<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.02.06.13:58:49"
 outputDirectory="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_cl_cvi_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_data"
       direction="input"
       role="vid_data"
       width="8" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_de"
       direction="input"
       role="vid_de"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_datavalid"
       direction="input"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_locked"
       direction="input"
       role="vid_locked"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_f"
       direction="input"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_v_sync"
       direction="input"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_h_sync"
       direction="input"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_color_encoding"
       direction="input"
       role="vid_color_encoding"
       width="8" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_vid_bit_width"
       direction="input"
       role="vid_bit_width"
       width="8" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_sof"
       direction="output"
       role="sof"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_sof_locked"
       direction="output"
       role="sof_locked"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_refclk_div"
       direction="output"
       role="refclk_div"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_clipping"
       direction="output"
       role="clipping"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_padding"
       direction="output"
       role="padding"
       width="1" />
   <port
       name="alt_vip_cl_cvi_0_clocked_video_overflow"
       direction="output"
       role="overflow"
       width="1" />
  </interface>
  <interface name="alt_vip_itc_mtlc_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_itc_mtlc_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="audio_avalon_controller_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_avalon_controller_conduit_end_CLK"
       direction="output"
       role="CLK"
       width="1" />
   <port
       name="audio_avalon_controller_conduit_end_LRCIN"
       direction="output"
       role="LRCIN"
       width="1" />
   <port
       name="audio_avalon_controller_conduit_end_DIN"
       direction="output"
       role="DIN"
       width="1" />
   <port
       name="audio_avalon_controller_conduit_end_LRCOUT"
       direction="output"
       role="LRCOUT"
       width="1" />
   <port
       name="audio_avalon_controller_conduit_end_DOUT"
       direction="input"
       role="DOUT"
       width="1" />
   <port
       name="audio_avalon_controller_conduit_end_BCLK"
       direction="output"
       role="BCLK"
       width="1" />
  </interface>
  <interface name="av_i2c_clk_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="av_i2c_clk_pio_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="av_i2c_data_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="av_i2c_data_pio_external_connection_export"
       direction="bidir"
       role="export"
       width="1" />
  </interface>
  <interface name="button_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="button_pio_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_mtlc" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="33333333" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_mtlc_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_sdram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="120000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sdram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_sys" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="120000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sys_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="led_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="led_pio_external_connection_export"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="pll_0_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_0_locked_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="13" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="td_reset_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="td_reset_pio_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="touch_i2c_opencores_export" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="touch_i2c_opencores_export_scl_pad_io"
       direction="bidir"
       role="scl_pad_io"
       width="1" />
   <port
       name="touch_i2c_opencores_export_sda_pad_io"
       direction="bidir"
       role="sda_pad_io"
       width="1" />
  </interface>
  <interface name="touch_int_n_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="touch_int_n_external_connection_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="DE10_Standard_Qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,AUTO_GENERATION_ID=1486360670,AUTO_UNIQUE_ID=(alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=0,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=800,RIGHT_OFFSET=0,RUNTIME_CONTROL=0,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=800,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=0,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=800,OUT_HEIGHT=480,OUT_WIDTH=800,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=0,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_cps:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,EXTRA_PIPELINING=0,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_FIFO=0,INPUT_0_FIFO_SIZE=128,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PATTERN=C,Y,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_FIFO=0,INPUT_1_FIFO_SIZE=8,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PATTERN=C0,C1,C2,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,INPUT_VALIDATION=1,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_FIFO=0,OUTPUT_0_FIFO_SIZE=128,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=C,Y,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_FIFO=0,OUTPUT_1_FIFO_SIZE=8,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=C0,C1,C2,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,OUTPUT_VALIDATION=1,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_cps_alg_core:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,NUMBER_ROUTING_ENGINES=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=0,1,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=0,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,PIPELINE_READY=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cps_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,LINE_SPLITTING_ALLOWED=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_WIDTH_MOD=0,OUTPUT_1_WIDTH_MOD=0,PIPELINE_READY=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=1,NUMBER_OF_COLOR_PLANES_OUT=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=8,DATA_WIDTH_INT=8,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_crs:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,LIMITED_READBACK=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,PIXELS_IN_PARALLEL=1,SHOW_HIDDEN_FEATURES=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP,VERT_ENABLE_LUMA_ADAPT=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cl_crs_422_to_var:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420=0,ENABLE_422=0,ENABLE_444=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=2,NUMBER_OF_COLOR_PLANES_OUT=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_crs_scheduler:16.1:ALGORITHM=BILINEAR,CO_SITING=TOP,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,LIMITED_READBACK=0,PIPELINE_READY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_csc:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,COEFFICIENT_A0=0,COEFFICIENT_A1=0,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=0,COEFFICIENT_B2=0,COEFFICIENT_C0=0,COEFFICIENT_C1=0,COEFFICIENT_C2=0,COEFFICIENT_INT_BITS=2,COEFFICIENT_S0=0,COEFFICIENT_S1=0,COEFFICIENT_S2=0,COEFFICIENT_SIGNED=1,COEF_SUM_FRACTION_BITS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONVERSION_MODE=LSB,FAMILY=Cyclone V,INPUT_BITS_PER_SYMBOL=8,INPUT_DATA_TYPE_GUARD_BAND=1,INPUT_DATA_TYPE_MAX=240,INPUT_DATA_TYPE_MIN=16,INPUT_DATA_TYPE_SIGNED=0,LIMITED_READBACK=0,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,OUTPUT_DATA_TYPE_GUARD_BAND=0,OUTPUT_DATA_TYPE_MAX=255,OUTPUT_DATA_TYPE_MIN=0,OUTPUT_DATA_TYPE_SIGNED=0,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,REMOVE_FRACTION_METHOD=1,REQ_FCOEFF_A0=2.018,REQ_FCOEFF_A1=-0.391,REQ_FCOEFF_A2=0.0,REQ_FCOEFF_B0=0.0,REQ_FCOEFF_B1=-0.813,REQ_FCOEFF_B2=1.596,REQ_FCOEFF_C0=1.164,REQ_FCOEFF_C1=1.164,REQ_FCOEFF_C2=1.164,REQ_FCOEFF_S0=-276.928,REQ_FCOEFF_S1=135.488,REQ_FCOEFF_S2=-222.912,RUNTIME_CONTROL=0,SIGN_TO_UNSIGN_METHOD=0,SUMMAND_INT_BITS=9,SUMMAND_SIGNED=1,USER_PACKET_SUPPORT=PASSTHROUGH,max_output_s1=0.0,max_output_s2=0.0,max_output_s3=0,max_output_s4=0,min_output_s1=0.0,min_output_s2=0.0,min_output_s3=0,min_output_s4=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_csc_alg_core:16.1:BITS_PER_SYMBOL_IN=8,BITS_PER_SYMBOL_OUT=8,COEFFICIENT_A0=517,COEFFICIENT_A1=-100,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=-208,COEFFICIENT_B2=409,COEFFICIENT_C0=298,COEFFICIENT_C1=298,COEFFICIENT_C2=298,COEFFICIENT_S0=-70894,COEFFICIENT_S1=34685,COEFFICIENT_S2=-57065,COEFF_FRACTION_BITS=8,COEFF_INTEGER_BITS=2,COEFF_SIGNED=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,ROUNDING_METHOD=ROUND_HALF_UP,RUNTIME_CONTROL=0,SOURCE_ID=0,SRC_WIDTH=8,SUMMAND_FRACTION_BITS=8,SUMMAND_INTEGER_BITS=9,SUMMAND_SIGNED=1,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_csc_scheduler:16.1:COEFF_WIDTH=18,LIMITED_READBACK=0,PIPELINE_READY=0,RUNTIME_CONTROL=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_bps_converter:16.1:COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CONVERSION_MODE=LSB,DST_WIDTH=8,INPUT_BITS_PER_SYMBOL=8,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_guard_bands_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,ENABLE_CMD_PORT=0,IS_422=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_GUARD_BAND_LOWER_0=16,OUTPUT_GUARD_BAND_LOWER_1=16,OUTPUT_GUARD_BAND_LOWER_2=16,OUTPUT_GUARD_BAND_LOWER_3=0,OUTPUT_GUARD_BAND_UPPER_0=240,OUTPUT_GUARD_BAND_UPPER_1=240,OUTPUT_GUARD_BAND_UPPER_2=240,OUTPUT_GUARD_BAND_UPPER_3=255,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SIGNED_INPUT=0,SIGNED_OUTPUT=0,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_cvi:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS_F0=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NO_OF_CHANNELS=1,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,STD_WIDTH=1,SYNC_TO=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288(alt_vip_cvi_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,BPS=8,CHANNEL_WIDTH=1,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FAMILY=Cyclone V,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,SEND_LINES=0,STD_WIDTH=1,SYNC_TO=0,USE_CHANNEL=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=0,DST_WIDTH=0,LOW_LATENCY_COMMAND_MODE=1,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=0,TASK_WIDTH=1,VIDEO_PROTOCOL_NO=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_dil:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOB_BEHAVIOUR=FRAME_FOR_FIELD,CADENCE_ALGORITHM_NAME=CADENCE_32_22_VOF,CADENCE_DETECTION=0,CLOCKS_ARE_SEPARATE=0,COLOR_PLANES_ARE_IN_PARALLEL=1,DEINTERLACE_ALGORITHM=BOB,DISABLE_EMBEDDED_STREAM_CLEANER=0,EDI_READ_MASTER_BURST_TARGET=32,EDI_READ_MASTER_FIFO_DEPTH=64,ENABLE_422_PROCESSING_FOR_INTERLACED_VIDEO=1,FAMILY=Cyclone V,FIELD_BUFFER_SIZE_IN_BYTES=589824,FIELD_LATENCY=0,IS_422=1,IS_YCBCR=1,LINE_BUFFER_SIZE=2048,MAX_HEIGHT=576,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MA_READ_MASTER_BURST_TARGET=32,MA_READ_MASTER_FIFO_DEPTH=64,MEM_BASE_ADDR=0,MEM_PORT_WIDTH=256,MEM_TOP_ADDR=3244032,MOTION_BLEED=1,MOTION_BPS=7,MOTION_BUFFER_SIZE_IN_BYTES=884736,MOTION_LINE_BUFFER_SIZE=3072,MOTION_READ_MASTER_BURST_TARGET=32,MOTION_READ_MASTER_FIFO_DEPTH=64,MOTION_WRITE_MASTER_BURST_TARGET=32,MOTION_WRITE_MASTER_FIFO_DEPTH=64,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKETS_MAX_STORAGE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,WRITE_MASTER_BURST_TARGET=32,WRITE_MASTER_FIFO_DEPTH=64(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:))(alt_vip_dil_algorithm:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,IS_422=1,NUMBER_OF_COLOR_PLANES=2,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_dil_bob_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD_TYPE_TO_DEINTERLACE=0,FRAME_FOR_FIELD_MODE=1,LIMITED_READBACK=0,MAX_FIELD_HEIGHT=288,MAX_LINE_LENGTH=4096,RUNTIME_CONTROL=0,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=1,FAMILY=Cyclone V,FIFO_SIZE=16,KERNEL_CENTER_0=1,KERNEL_CENTER_1=1,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=1,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=1,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=VARIABLE,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=2,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=16,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_packet_duplicator:16.1:ALWAYS_DUPLICATE_ALL=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DEPTH=4,DST_ID_0=0,DST_ID_1=0,DST_ID_10=0,DST_ID_11=0,DST_ID_12=0,DST_ID_13=0,DST_ID_14=0,DST_ID_15=0,DST_ID_2=0,DST_ID_3=0,DST_ID_4=0,DST_ID_5=0,DST_ID_6=0,DST_ID_7=0,DST_ID_8=0,DST_ID_9=0,DST_WIDTH=8,DUPLICATOR_FANOUT=2,NAME=undefined,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0,USE_COMMAND=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=3,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_mixer:16.1:ALPHA_ENABLE=0,ALPHA_STREAMS_ENABLE=0,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,FAMILY=Cyclone V,IS_422=1,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=800,NO_OF_INPUTS=2,NUMBER_OF_COLOR_PLANES=2,PATTERN=uniform,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_tpg_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=480,MAX_WIDTH=800,OUTPUT_FORMAT=4.4.4,PATTERN=uniform,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USE_BACKGROUND_AS_BORDER=1)(alt_vip_mix_alg_core:16.1:ALPHA_ENABLE=0,ALPHA_STREAMS_ENABLE=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=800,NO_OF_INPUTS=2,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_mix_scheduler:16.1:ALPHA_ENABLE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,FRAME_HEIGHT=480,FRAME_WIDTH=800,LAYER_POSITION_ENABLE=0,NO_OF_INPUTS=2,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKETS_SUPPORTED=0)(alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=1,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=7,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=4,MM_RW_REG_BYTES=4,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=0,NUM_RW_REGISTERS=1,NUM_TRIGGER_REGISTERS=18,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=1,RESP_DEST=1,RESP_SOURCE=1,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0)(alt_vip_message_sink_terminator:16.1:CONTEXT_WIDTH=8,DATA_WIDTH=32,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_vfb:16.1:ACTUAL_MAX_SYM_ANC_PACKET=10,ANC_BUFFER_LENGTH=256,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BURST_ALIGNMENT=1,CLOCKS_ARE_SEPARATE=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,FAMILY=Cyclone V,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=16777216,MEM_BUFFER_OFFSET=16777216,MEM_PORT_WIDTH=32,MULTI_FRAME_DELAY=1,NUMBER_OF_COLOR_PLANES=2,NUM_BUFFERS=3,PIXELS_IN_PARALLEL=1,READER_RUNTIME_CONTROL=0,READY_LATENCY=1,READ_BURST_TARGET=64,READ_FIFO_DEPTH=512,REPEAT_FRAMES=1,TEST_INIT=0,USER_PACKETS_MAX_STORAGE=0,USE_BUFFER_OFFSET=0,WRITER_RUNTIME_CONTROL=0,WRITE_BURST_TARGET=64,WRITE_FIFO_DEPTH=512(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_vfb_wr_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=10,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=64,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=8,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=4096,MAX_PACKET_SIZE_WRITE=345600,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_rd_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=64,BURST_TARGET_WRITE=8,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=8,CONTEXT_BUFFER_RATIO_WRITE=4,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=1,DOUT_SOURCE_ID_READ=1,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=1,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=0,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=16,MAX_PACKET_SIZE_READ=345600,MAX_PACKET_SIZE_WRITE=4096,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=4,OUTPUT_MSG_QUEUE_DEPTH_READ=2,PIPELINE_READY_READ=1,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=0,READ_ENABLE=1,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=0,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_sync_ctrl:16.1:ANC_BUFFER_LENGTH=256,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,DST_WIDTH=8,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=16777216,MULTI_FRAME_DELAY=1,NUM_BUFFERS=3,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=10,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=720,RIGHT_OFFSET=10,RUNTIME_CONTROL=1,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=3,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=10,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=720,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=576,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cts:14.0:AUTO_MAIN_CLOCK_CLOCK_RATE=120000000,BITS_PER_SYMBOL=8,COLOUR_PLANES_ARE_IN_PARALLEL=1,DISARM_ON_TRIGGER=1,FAMILY=Cyclone V,MAX_INSTRUCTION_COUNT=10,NUMBER_OF_COLOR_PLANES=3,TRIGGER_ON_HEIGHT_CHANGE=0,TRIGGER_ON_IMAGE_SOP=1,TRIGGER_ON_WIDTH_CHANGE=0)(alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=8000,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=800,H_BACK_PORCH=16,H_BLANK=0,H_FRONT_PORCH=210,H_SYNC_LENGTH=30,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=4000,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=10,V_BLANK=0,V_FRONT_PORCH=22,V_SYNC_LENGTH=13)(alt_vip_cl_scl:16.1:ALGORITHM_NAME=BILINEAR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=15,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=1,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_scaler_scheduler:16.1:ALGORITHM=BILINEAR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=7,H_TAPS=2,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=7,V_TAPS=2)(alt_vip_scaler_kernel_creator:16.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=7,FRAC_BITS_W=7,IS_422=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=BILINEAR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=2,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=2)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_vfr:14.0:AUTO_CLOCK_MASTER_CLOCK_RATE=120000000,AUTO_CLOCK_RESET_CLOCK_RATE=120000000,BITS_PER_PIXEL_PER_COLOR_PLANE=8,CLOCKS_ARE_SEPARATE=0,FAMILY=Cyclone V,MAX_IMAGE_HEIGHT=480,MAX_IMAGE_WIDTH=800,MEM_PORT_WIDTH=32,NUMBER_OF_CHANNELS_IN_PARALLEL=3,NUMBER_OF_CHANNELS_IN_SEQUENCE=1,RMASTER_BURST_TARGET=64,RMASTER_FIFO_DEPTH=1024)(audio_avalon_controller:2.0:)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=false,derived_has_tri=true,derived_irq_type=NONE,direction=Bidir,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=120000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=15,width=4)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=120000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=120000000,enableInteractiveInput=false,enableInteractiveOutput=true,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=256,readIRQThreshold=4,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=256,writeIRQThreshold=4)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=120000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=255,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=120000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=120000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=120000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=255,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:))(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=DE10_Standard_Qsys_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=DE10_Standard_Qsys_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=15,derived_set_addr_width2=15,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=131072,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=5,c_cnt_hi_div1=5,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=18,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=5,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=18,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=7,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=4,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=10,gui_actual_divide_factor1=10,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=36,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=24,gui_actual_multiply_factor1=24,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=24,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=120.0,gui_output_clock_frequency1=120.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=33.33333,gui_output_clock_frequency3=25.0,gui_output_clock_frequency4=0.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=12,12,256,256,false,true,false,false,5,5,4,7,ph_mux_clk,false,false,5,5,1,0,ph_mux_clk,false,false,18,18,1,0,ph_mux_clk,false,false,1,20,4000,1200.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=-5100,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=-65.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=12,m_cnt_lo_div=12,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=120.000000 MHz,output_clock_frequency1=120.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=33.333333 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=-5104 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=1200.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_new_sdram_controller:16.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=120000000,columnWidth=10,componentName=DE10_Standard_Qsys_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=67108864)(altera_avalon_timer:16.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=1199999,mult=0.001,period=10.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=120000000,ticksPerSec=100.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_sysid_qsys:16.1:id=0,timestamp=1486360670)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(i2c_opencores:12.0:)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x094016d0,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04001000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401580,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04001030,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04000800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401500,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x094015e0,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x094015c0,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401620,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401640,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x094016a0,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401660,defaultConnection=false)(avalon:16.1:arbitrationPriority=5,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04001020,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401300,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04000800,defaultConnection=false)(avalon:16.1:arbitrationPriority=5,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401800,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401580,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09401000,defaultConnection=false)(avalon:16.1:arbitrationPriority=20,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=20,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(interrupt:16.1:irqNumber=5)(interrupt:16.1:irqNumber=6)(interrupt:16.1:irqNumber=7)(interrupt:16.1:irqNumber=0)(interrupt:16.1:irqNumber=1)(interrupt:16.1:irqNumber=2)(interrupt:16.1:irqNumber=3)(interrupt:16.1:irqNumber=4)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DE10_Standard_Qsys"
   kind="DE10_Standard_Qsys"
   version="1.0"
   name="DE10_Standard_Qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1486360670" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/DE10_Standard_Qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_clp_1.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_bps_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cvi_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_register_addresses.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_av_st_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_embedded_sync_extractor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_resolution_detection.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sample_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_polarity_convertor.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_write_buffer_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_pixel_deprication.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vip_cvi_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_algorithm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_duplicator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_mixer_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_vfb_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_clip_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_clip_1.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_cts_instruction_writer.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_cts_core.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_cts.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_common_control_packet_decoder.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_common_stream_input.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_common_stream_output.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_scl_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_prc.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_prc_core.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc"
       type="SDC" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_avalon_controller_top.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_clk_gen.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_data_ctrl.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_interface.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_av_i2c_clk_pio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_av_i2c_data_pio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_button_pio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_led_pio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_opencores.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_defines.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_touch_int_n.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/alt_vip_cl_cps_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/cps_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/alt_vip_cps_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/alt_vip_cps_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_422_to_var_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/alt_vip_crs_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/alt_vip_cl_csc_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/csc_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/alt_vip_csc_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/alt_vip_csc_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/alt_vip_bps_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/alt_vip_guard_bands_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cvi/alt_vip_cl_cvi_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_dil/alt_vip_cl_dil_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/alt_vip_dil_bob_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/alt_vip_packet_duplicator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_mixer/alt_vip_cl_mixer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/alt_vip_mix_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/alt_vip_mix_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/alt_vip_message_sink_terminator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_vfb/alt_vip_cl_vfb_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/alt_vip_cts_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts_instruction_writer.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts_core.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/common_hdl/alt_vipcts131_common_control_packet_decoder.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/common_hdl/alt_vipcts131_common_stream_input.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/common_hdl/alt_vipcts131_common_stream_output.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vip_vfr_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_controller.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_core.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_read_master.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vipvfr131_vfr.sdc" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top_hw.tcl" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top.v" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_clk_gen.v" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_data_ctrl.v" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_interface.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file path="J:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/i2c_opencores/i2c_opencores_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 0 starting:DE10_Standard_Qsys "DE10_Standard_Qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>31</b> modules, <b>142</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>22</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>47</b> modules, <b>191</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_vfr_0.avalon_master and alt_vip_vfr_0_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.data_master and nios2_gen2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.instruction_master and nios2_gen2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_vfb_0.mem_master_rd and alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_vfb_0.mem_master_wr and alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cts_0.master and alt_vip_cts_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_vfr_0_avalon_slave_translator.avalon_anti_slave_0 and alt_vip_vfr_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces touch_i2c_opencores_avalon_slave_0_translator.avalon_anti_slave_0 and touch_i2c_opencores.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_scl_0_control_translator.avalon_anti_slave_0 and alt_vip_scl_0.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_clip_0_control_translator.avalon_anti_slave_0 and alt_vip_clip_0.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_mixer_0_control_translator.avalon_anti_slave_0 and alt_vip_cl_mixer_0.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_gen2_0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_clk_timer_s1_translator.avalon_anti_slave_0 and sys_clk_timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_pio_s1_translator.avalon_anti_slave_0 and led_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces button_pio_s1_translator.avalon_anti_slave_0 and button_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces av_i2c_clk_pio_s1_translator.avalon_anti_slave_0 and av_i2c_clk_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces av_i2c_data_pio_s1_translator.avalon_anti_slave_0 and av_i2c_data_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces td_reset_pio_s1_translator.avalon_anti_slave_0 and td_reset_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces audio_avalon_controller_s1_translator.avalon_anti_slave_0 and audio_avalon_controller.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces touch_int_n_s1_translator.avalon_anti_slave_0 and touch_int_n.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cts_0_slave_translator.avalon_anti_slave_0 and alt_vip_cts_0.slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>96</b> modules, <b>518</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>121</b> modules, <b>618</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>122</b> modules, <b>623</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>124</b> modules, <b>631</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>173</b> modules, <b>762</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>175</b> modules, <b>770</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src15 and cmd_mux_015.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src17 and cmd_mux_017.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_001.sink15</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux_001.sink17</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>181</b> modules, <b>812</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>181</b> modules, <b>813</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>185</b> modules, <b>1003</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>145</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>32</b> modules, <b>145</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>33</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>36</b> modules, <b>170</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>39</b> modules, <b>168</b> connections]]></message>
   <message level="Warning" culprit="DE10_Standard_Qsys">"No matching role found for audio_avalon_controller:s1:avs_s1_dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="DE10_Standard_Qsys">"No matching role found for audio_avalon_controller:s1:avs_s1_readyfordata (readyfordata)"</message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_clp</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_clp_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_cps</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_crs</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_csc</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_cvi</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_cvi_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_dil</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_mixer</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_mixer_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_vfb</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_clp</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_clip_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_clp</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_clip_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cts</b> "<b>submodules/alt_vipcts131_cts</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_itc</b> "<b>submodules/alt_vipitc131_IS2Vid</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_cl_scl</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_scl_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>alt_vip_vfr</b> "<b>submodules/alt_vipvfr131_vfr</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>audio_avalon_controller</b> "<b>submodules/audio_avalon_controller_top</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE10_Standard_Qsys_av_i2c_clk_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE10_Standard_Qsys_av_i2c_data_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE10_Standard_Qsys_button_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/DE10_Standard_Qsys_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE10_Standard_Qsys_led_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/DE10_Standard_Qsys_nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/DE10_Standard_Qsys_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_pll</b> "<b>submodules/DE10_Standard_Qsys_pll_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/DE10_Standard_Qsys_sdram</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/DE10_Standard_Qsys_sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/DE10_Standard_Qsys_sysid</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE10_Standard_Qsys_av_i2c_clk_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>i2c_opencores</b> "<b>submodules/i2c_opencores</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE10_Standard_Qsys_touch_int_n</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/DE10_Standard_Qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys"><![CDATA["<b>DE10_Standard_Qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 35 starting:alt_vip_cl_clp "submodules/DE10_Standard_Qsys_alt_vip_cl_clp_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_clp_1"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_cl_clp_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 41 starting:alt_vip_cl_cps "submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_alg_core</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_scheduler</b> "<b>submodules/alt_vip_cps_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cps_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_cps</b> "<b>alt_vip_cl_cps_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 253 starting:alt_vip_cps_alg_core "submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core"</message>
   <message level="Info" culprit="cps_core"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_alg_core</b> "<b>cps_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 252 starting:alt_vip_cps_scheduler "submodules/alt_vip_cps_scheduler"</message>
   <message level="Info" culprit="cps_scheduler"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_scheduler</b> "<b>cps_scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 48 starting:alt_vip_cl_crs "submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_cl_crs_422_to_var</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_crs_scheduler</b> "<b>submodules/alt_vip_crs_scheduler</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_crs_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_crs</b> "<b>alt_vip_cl_crs_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 243 starting:alt_vip_cl_crs_422_to_var "submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_crs_h_up_core</b> "<b>submodules/alt_vip_crs_h_up_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="inst_crs_int"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_cl_crs_422_to_var</b> "<b>inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 6 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_crs_scheduler "submodules/alt_vip_crs_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_crs_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 51 starting:alt_vip_cl_csc "submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_alg_core</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_scheduler</b> "<b>submodules/alt_vip_csc_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_bps_converter</b> "<b>submodules/alt_vip_bps_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_guard_bands_alg_core</b> "<b>submodules/alt_vip_guard_bands_alg_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_csc_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_csc</b> "<b>alt_vip_cl_csc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 247 starting:alt_vip_csc_alg_core "submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core"</message>
   <message level="Info" culprit="csc_core"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_alg_core</b> "<b>csc_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 243 starting:alt_vip_csc_scheduler "submodules/alt_vip_csc_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 241 starting:alt_vip_bps_converter "submodules/alt_vip_bps_converter"</message>
   <message level="Info" culprit="bps_converter"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_bps_converter</b> "<b>bps_converter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 239 starting:alt_vip_guard_bands_alg_core "submodules/alt_vip_guard_bands_alg_core"</message>
   <message level="Info" culprit="guard_band_in"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_guard_bands_alg_core</b> "<b>guard_band_in</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 59 starting:alt_vip_cl_cvi "submodules/DE10_Standard_Qsys_alt_vip_cl_cvi_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_cvi_core</b> "<b>submodules/alt_vip_cvi_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_cvi</b> "<b>alt_vip_cl_cvi_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 238 starting:alt_vip_cvi_core "submodules/alt_vip_cvi_core"</message>
   <message level="Info" culprit="cvi_core"><![CDATA["<b>alt_vip_cl_cvi_0</b>" instantiated <b>alt_vip_cvi_core</b> "<b>cvi_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 60 starting:alt_vip_cl_dil "submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_algorithm</b> "<b>submodules/alt_vip_dil_algorithm</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_bob_scheduler</b> "<b>submodules/alt_vip_dil_bob_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_duplicator</b> "<b>submodules/alt_vip_packet_duplicator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_dil_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_dil</b> "<b>alt_vip_cl_dil_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 236 starting:alt_vip_video_input_bridge "submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 237 starting:alt_vip_dil_algorithm "submodules/alt_vip_dil_algorithm"</message>
   <message level="Info" culprit="dil_algo"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_algorithm</b> "<b>dil_algo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 235 starting:alt_vip_dil_bob_scheduler "submodules/alt_vip_dil_bob_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_bob_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 234 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 233 starting:alt_vip_packet_duplicator "submodules/alt_vip_packet_duplicator"</message>
   <message level="Info" culprit="video_in_duplicator"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_packet_duplicator</b> "<b>video_in_duplicator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 69 starting:alt_vip_cl_mixer "submodules/DE10_Standard_Qsys_alt_vip_cl_mixer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_tpg_alg_core</b> "<b>submodules/alt_vip_tpg_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_alg_core</b> "<b>submodules/alt_vip_mix_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_scheduler</b> "<b>submodules/alt_vip_mix_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_control_slave</b> "<b>submodules/alt_vip_control_slave</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_message_sink_terminator</b> "<b>submodules/alt_vip_message_sink_terminator</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_mixer</b> "<b>alt_vip_cl_mixer_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 224 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 223 starting:alt_vip_mix_alg_core "submodules/alt_vip_mix_alg_core"</message>
   <message level="Info" culprit="mixer_core"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_alg_core</b> "<b>mixer_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 221 starting:alt_vip_mix_scheduler "submodules/alt_vip_mix_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 220 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 219 starting:alt_vip_message_sink_terminator "submodules/alt_vip_message_sink_terminator"</message>
   <message level="Info" culprit="cmd_mux_term"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_message_sink_terminator</b> "<b>cmd_mux_term</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 78 starting:alt_vip_cl_vfb "submodules/DE10_Standard_Qsys_alt_vip_cl_vfb_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_wr_ctrl</b> "<b>submodules/alt_vip_vfb_wr_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_rd_ctrl</b> "<b>submodules/alt_vip_vfb_rd_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_sync_ctrl</b> "<b>submodules/alt_vip_vfb_sync_ctrl</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_vfb</b> "<b>alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 216 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 215 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 214 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 211 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 85 starting:alt_vip_cl_clp "submodules/DE10_Standard_Qsys_alt_vip_clip_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_clip_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_clip_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 91 starting:alt_vip_cl_clp "submodules/DE10_Standard_Qsys_alt_vip_clip_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_clip_1"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_clip_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 97 starting:alt_vip_cts "submodules/alt_vipcts131_cts"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.540s</message>
   <message level="Debug">Command took 5.153s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0004_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\control_synchronizer\full_ip\control_synchronizer\src_hdl\alt_vipcts131_cts.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipcts131_cts "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=BITS_PER_SYMBOL=D\"8\";NUMBER_OF_COLOR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";TRIGGER_ON_WIDTH_CHANGE=D\"0\";TRIGGER_ON_HEIGHT_CHANGE=D\"0\";TRIGGER_ON_IMAGE_SOP=D\"1\";DISARM_ON_TRIGGER=D\"1\";MAX_INSTRUCTION_COUNT=D\"10\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.529s</message>
   <message level="Debug">Command took 2.092s</message>
   <message level="Info" culprit="alt_vip_cts_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cts</b> "<b>alt_vip_cts_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 96 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0005_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.571s</message>
   <message level="Debug">Command took 2.125s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0006_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\clocked_video_output\src_hdl\alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0006_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipitc131_IS2Vid "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=NUMBER_OF_COLOUR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";BPS=D\"8\";INTERLACED=D\"0\";H_ACTIVE_PIXELS=D\"800\";V_ACTIVE_LINES=D\"480\";ACCEPT_COLOURS_IN_SEQ=D\"0\";FIFO_DEPTH=D\"8000\";CLOCKS_ARE_SAME=D\"0\";USE_CONTROL=D\"0\";NO_OF_MODES=D\"1\";THRESHOLD=D\"4000\";STD_WIDTH=D\"1\";GENERATE_SYNC=D\"0\";USE_EMBEDDED_SYNCS=D\"0\";AP_LINE=D\"0\";V_BLANK=D\"0\";H_BLANK=D\"0\";H_SYNC_LENGTH=D\"30\";H_FRONT_PORCH=D\"210\";H_BACK_PORCH=D\"16\";V_SYNC_LENGTH=D\"13\";V_FRONT_PORCH=D\"22\";V_BACK_PORCH=D\"10\";F_RISING_EDGE=D\"0\";F_FALLING_EDGE=D\"0\";FIELD0_V_RISING_EDGE=D\"0\";FIELD0_V_BLANK=D\"0\";FIELD0_V_SYNC_LENGTH=D\"0\";FIELD0_V_FRONT_PORCH=D\"0\";FIELD0_V_BACK_PORCH=D\"0\";ANC_LINE=D\"0\";FIELD0_ANC_LINE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.538s</message>
   <message level="Debug">Command took 4.187s</message>
   <message level="Info" culprit="alt_vip_itc_mtlc"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_mtlc</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 95 starting:alt_vip_cl_scl "submodules/DE10_Standard_Qsys_alt_vip_scl_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_scl_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_scl</b> "<b>alt_vip_scl_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 194 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 193 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 234 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 189 starting:alt_vip_scaler_alg_core "submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 104 starting:alt_vip_vfr "submodules/alt_vipvfr131_vfr"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0007_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0007_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.537s</message>
   <message level="Debug">Command took 2.163s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\frame_reader\full_ip\frame_reader\src_hdl\alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0008_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipvfr131_vfr "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=BITS_PER_PIXEL_PER_COLOR_PLANE=D\"8\";NUMBER_OF_CHANNELS_IN_PARALLEL=D\"3\";NUMBER_OF_CHANNELS_IN_SEQUENCE=D\"1\";MAX_IMAGE_WIDTH=D\"800\";MAX_IMAGE_HEIGHT=D\"480\";MEM_PORT_WIDTH=D\"32\";RMASTER_FIFO_DEPTH=D\"1024\";RMASTER_BURST_TARGET=D\"64\";CLOCKS_ARE_SEPARATE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.579s</message>
   <message level="Debug">Command took 3.976s</message>
   <message level="Info" culprit="alt_vip_vfr_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_vfr</b> "<b>alt_vip_vfr_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 103 starting:audio_avalon_controller "submodules/audio_avalon_controller_top"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_clk_gen.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_data_ctrl.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_interface.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.931s</message>
   <message level="Info" culprit="audio_avalon_controller"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>audio_avalon_controller</b> "<b>audio_avalon_controller</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 102 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_av_i2c_clk_pio"</message>
   <message level="Info" culprit="av_i2c_clk_pio">Starting RTL generation for module 'DE10_Standard_Qsys_av_i2c_clk_pio'</message>
   <message level="Info" culprit="av_i2c_clk_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_av_i2c_clk_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0009_av_i2c_clk_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0009_av_i2c_clk_pio_gen//DE10_Standard_Qsys_av_i2c_clk_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="av_i2c_clk_pio">Done RTL generation for module 'DE10_Standard_Qsys_av_i2c_clk_pio'</message>
   <message level="Info" culprit="av_i2c_clk_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>av_i2c_clk_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 101 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_av_i2c_data_pio"</message>
   <message level="Info" culprit="av_i2c_data_pio">Starting RTL generation for module 'DE10_Standard_Qsys_av_i2c_data_pio'</message>
   <message level="Info" culprit="av_i2c_data_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_av_i2c_data_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0010_av_i2c_data_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0010_av_i2c_data_pio_gen//DE10_Standard_Qsys_av_i2c_data_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="av_i2c_data_pio">Done RTL generation for module 'DE10_Standard_Qsys_av_i2c_data_pio'</message>
   <message level="Info" culprit="av_i2c_data_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>av_i2c_data_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 100 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_button_pio"</message>
   <message level="Info" culprit="button_pio">Starting RTL generation for module 'DE10_Standard_Qsys_button_pio'</message>
   <message level="Info" culprit="button_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_button_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0011_button_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0011_button_pio_gen//DE10_Standard_Qsys_button_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button_pio">Done RTL generation for module 'DE10_Standard_Qsys_button_pio'</message>
   <message level="Info" culprit="button_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>button_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 99 starting:altera_avalon_jtag_uart "submodules/DE10_Standard_Qsys_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'DE10_Standard_Qsys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_Standard_Qsys_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0012_jtag_uart_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0012_jtag_uart_gen//DE10_Standard_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'DE10_Standard_Qsys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 98 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_led_pio"</message>
   <message level="Info" culprit="led_pio">Starting RTL generation for module 'DE10_Standard_Qsys_led_pio'</message>
   <message level="Info" culprit="led_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_led_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0013_led_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0013_led_pio_gen//DE10_Standard_Qsys_led_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_pio">Done RTL generation for module 'DE10_Standard_Qsys_led_pio'</message>
   <message level="Info" culprit="led_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>led_pio</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 97 starting:altera_nios2_gen2 "submodules/DE10_Standard_Qsys_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 186 starting:altera_nios2_gen2_unit "submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Standard_Qsys_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen/ --quartus_bindir=J:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen//DE10_Standard_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:39 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:39 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:41 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:41 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:46 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:47 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:48 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 97 starting:altera_avalon_onchip_memory2 "submodules/DE10_Standard_Qsys_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'DE10_Standard_Qsys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_Standard_Qsys_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0014_onchip_memory2_0_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0014_onchip_memory2_0_gen//DE10_Standard_Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'DE10_Standard_Qsys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 96 starting:altera_pll "submodules/DE10_Standard_Qsys_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 95 starting:altera_avalon_new_sdram_controller "submodules/DE10_Standard_Qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'DE10_Standard_Qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Standard_Qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0016_sdram_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0016_sdram_gen//DE10_Standard_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'DE10_Standard_Qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 94 starting:altera_avalon_timer "submodules/DE10_Standard_Qsys_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'DE10_Standard_Qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_Standard_Qsys_sys_clk_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0017_sys_clk_timer_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0017_sys_clk_timer_gen//DE10_Standard_Qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'DE10_Standard_Qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 93 starting:altera_avalon_sysid_qsys "submodules/DE10_Standard_Qsys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 91 starting:i2c_opencores "submodules/i2c_opencores"</message>
   <message level="Info" culprit="touch_i2c_opencores"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>i2c_opencores</b> "<b>touch_i2c_opencores</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 90 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_touch_int_n"</message>
   <message level="Info" culprit="touch_int_n">Starting RTL generation for module 'DE10_Standard_Qsys_touch_int_n'</message>
   <message level="Info" culprit="touch_int_n">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_touch_int_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0020_touch_int_n_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0020_touch_int_n_gen//DE10_Standard_Qsys_touch_int_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="touch_int_n">Done RTL generation for module 'DE10_Standard_Qsys_touch_int_n'</message>
   <message level="Info" culprit="touch_int_n"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>touch_int_n</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 89 starting:altera_mm_interconnect "submodules/DE10_Standard_Qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.025s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.017s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.018s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.013s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>182</b> modules, <b>619</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 185 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="alt_vip_vfr_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>alt_vip_vfr_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 179 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 160 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="alt_vip_vfr_0_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>alt_vip_vfr_0_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 154 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 153 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 112 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 111 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 110 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 109 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 107 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 106 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 105 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 104 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 98 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 90 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 87 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 86 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 84 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 83 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 82 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 79 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 78 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 77 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 62 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016"</message>
   <message level="Info" culprit="cmd_mux_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_016</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 59 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 56 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 40 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 38 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 35 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 34 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 32 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 1 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 11 starting:altera_avalon_st_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_016"><![CDATA["<b>avalon_st_adapter_016</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_016</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_016</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 266 starting:altera_irq_mapper "submodules/DE10_Standard_Qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 265 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 262 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=0,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=800,RIGHT_OFFSET=0,RUNTIME_CONTROL=0,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=800,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=0,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=800,OUT_HEIGHT=480,OUT_WIDTH=800,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=0,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1"
   kind="alt_vip_cl_clp"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_clp_1">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="LEFT_OFFSET" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="RIGHT_OFFSET" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MAX_IN_WIDTH" value="800" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="TOP_OFFSET" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="RECTANGLE_WIDTH" value="800" />
  <parameter name="BOTTOM_OFFSET" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="CLIPPING_METHOD" value="RECTANGLE" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="RECTANGLE_HEIGHT" value="480" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_clp_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_clp_1" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 35 starting:alt_vip_cl_clp "submodules/DE10_Standard_Qsys_alt_vip_cl_clp_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_clp_1"><![CDATA["<b>alt_vip_cl_clp_1</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_clp_1"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_cl_clp_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cps:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,EXTRA_PIPELINING=0,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_FIFO=0,INPUT_0_FIFO_SIZE=128,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PATTERN=C,Y,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_FIFO=0,INPUT_1_FIFO_SIZE=8,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PATTERN=C0,C1,C2,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,INPUT_VALIDATION=1,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_FIFO=0,OUTPUT_0_FIFO_SIZE=128,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=C,Y,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_FIFO=0,OUTPUT_1_FIFO_SIZE=8,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=C0,C1,C2,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,OUTPUT_VALIDATION=1,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_cps_alg_core:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,NUMBER_ROUTING_ENGINES=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=0,1,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=0,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,PIPELINE_READY=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cps_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,LINE_SPLITTING_ALLOWED=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_WIDTH_MOD=0,OUTPUT_1_WIDTH_MOD=0,PIPELINE_READY=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=1,NUMBER_OF_COLOR_PLANES_OUT=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=8,DATA_WIDTH_INT=8,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_cps_0"
   kind="alt_vip_cl_cps"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_cps_0">
  <parameter name="NUMBER_OF_OUTPUTS" value="1" />
  <parameter name="INPUT_1_FIFO" value="0" />
  <parameter name="OUTPUT_0_FIFO" value="0" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="INPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="INPUT_0_FIFO_SIZE" value="128" />
  <parameter name="OUTPUT_0_PATTERN" value="C,Y" />
  <parameter name="OUTPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="NUMBER_OF_INPUTS" value="1" />
  <parameter name="INPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_1_PATTERN" value="C0,C1,C2" />
  <parameter name="INPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="INPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="INPUT_VALIDATION" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="OUTPUT_VALIDATION" value="1" />
  <parameter name="OUTPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="OUTPUT_0_FIFO_SIZE" value="128" />
  <parameter name="USER_PKT_1_TO_0" value="0" />
  <parameter name="USER_PKT_1_TO_1" value="1" />
  <parameter name="USER_PKT_0_TO_1" value="0" />
  <parameter name="USER_PKT_0_TO_0" value="1" />
  <parameter name="INPUT_1_PATTERN" value="C0,C1,C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="INPUT_1_FIFO_SIZE" value="8" />
  <parameter name="INPUT_0_FIFO" value="0" />
  <parameter name="INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_PATTERN" value="C,Y" />
  <parameter name="INPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="OUTPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_FIFO" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="OUTPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="OUTPUT_1_FIFO_SIZE" value="8" />
  <parameter name="OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/alt_vip_cl_cps_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_cps/cps_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/alt_vip_cps_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/alt_vip_cps_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_cps_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 41 starting:alt_vip_cl_cps "submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_alg_core</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cps_scheduler</b> "<b>submodules/alt_vip_cps_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cps_0"><![CDATA["<b>alt_vip_cl_cps_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cps_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_cps</b> "<b>alt_vip_cl_cps_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 253 starting:alt_vip_cps_alg_core "submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core"</message>
   <message level="Info" culprit="cps_core"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_alg_core</b> "<b>cps_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 252 starting:alt_vip_cps_scheduler "submodules/alt_vip_cps_scheduler"</message>
   <message level="Info" culprit="cps_scheduler"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_scheduler</b> "<b>cps_scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_crs:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,LIMITED_READBACK=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,PIXELS_IN_PARALLEL=1,SHOW_HIDDEN_FEATURES=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP,VERT_ENABLE_LUMA_ADAPT=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_cl_crs_422_to_var:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420=0,ENABLE_422=0,ENABLE_444=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=2,NUMBER_OF_COLOR_PLANES_OUT=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_crs_scheduler:16.1:ALGORITHM=BILINEAR,CO_SITING=TOP,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,LIMITED_READBACK=0,PIPELINE_READY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_crs_0"
   kind="alt_vip_cl_crs"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_crs_0">
  <parameter name="VERT_CO_SITING" value="TOP" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="VARIABLE_SIDE" value="NEITHER" />
  <parameter name="SHOW_HIDDEN_FEATURES" value="0" />
  <parameter name="PIP_IN" value="1" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="HORIZ_CO_SITING" value="LEFT" />
  <parameter name="HORIZ_ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="VERT_ALGORITHM" value="BILINEAR" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="ENABLE_444_IN" value="0" />
  <parameter name="HORIZ_ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="VERT_ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="ENABLE_420_OUT" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="ENABLE_422_OUT" value="0" />
  <parameter name="ENABLE_422_IN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="ENABLE_420_IN" value="0" />
  <parameter name="ENABLE_444_OUT" value="1" />
  <parameter name="PIP_OUT" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_422_to_var_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/alt_vip_crs_scheduler_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_crs_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 48 starting:alt_vip_cl_crs "submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_cl_crs_422_to_var</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_crs_0"><![CDATA["<b>alt_vip_cl_crs_0</b>" reuses <b>alt_vip_crs_scheduler</b> "<b>submodules/alt_vip_crs_scheduler</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_crs_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_crs</b> "<b>alt_vip_cl_crs_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 243 starting:alt_vip_cl_crs_422_to_var "submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_crs_h_up_core</b> "<b>submodules/alt_vip_crs_h_up_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="inst_crs_int"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_cl_crs_422_to_var</b> "<b>inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 6 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_crs_scheduler "submodules/alt_vip_crs_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_crs_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_csc:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,COEFFICIENT_A0=0,COEFFICIENT_A1=0,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=0,COEFFICIENT_B2=0,COEFFICIENT_C0=0,COEFFICIENT_C1=0,COEFFICIENT_C2=0,COEFFICIENT_INT_BITS=2,COEFFICIENT_S0=0,COEFFICIENT_S1=0,COEFFICIENT_S2=0,COEFFICIENT_SIGNED=1,COEF_SUM_FRACTION_BITS=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONVERSION_MODE=LSB,FAMILY=Cyclone V,INPUT_BITS_PER_SYMBOL=8,INPUT_DATA_TYPE_GUARD_BAND=1,INPUT_DATA_TYPE_MAX=240,INPUT_DATA_TYPE_MIN=16,INPUT_DATA_TYPE_SIGNED=0,LIMITED_READBACK=0,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,OUTPUT_DATA_TYPE_GUARD_BAND=0,OUTPUT_DATA_TYPE_MAX=255,OUTPUT_DATA_TYPE_MIN=0,OUTPUT_DATA_TYPE_SIGNED=0,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,REMOVE_FRACTION_METHOD=1,REQ_FCOEFF_A0=2.018,REQ_FCOEFF_A1=-0.391,REQ_FCOEFF_A2=0.0,REQ_FCOEFF_B0=0.0,REQ_FCOEFF_B1=-0.813,REQ_FCOEFF_B2=1.596,REQ_FCOEFF_C0=1.164,REQ_FCOEFF_C1=1.164,REQ_FCOEFF_C2=1.164,REQ_FCOEFF_S0=-276.928,REQ_FCOEFF_S1=135.488,REQ_FCOEFF_S2=-222.912,RUNTIME_CONTROL=0,SIGN_TO_UNSIGN_METHOD=0,SUMMAND_INT_BITS=9,SUMMAND_SIGNED=1,USER_PACKET_SUPPORT=PASSTHROUGH,max_output_s1=0.0,max_output_s2=0.0,max_output_s3=0,max_output_s4=0,min_output_s1=0.0,min_output_s2=0.0,min_output_s3=0,min_output_s4=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_csc_alg_core:16.1:BITS_PER_SYMBOL_IN=8,BITS_PER_SYMBOL_OUT=8,COEFFICIENT_A0=517,COEFFICIENT_A1=-100,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=-208,COEFFICIENT_B2=409,COEFFICIENT_C0=298,COEFFICIENT_C1=298,COEFFICIENT_C2=298,COEFFICIENT_S0=-70894,COEFFICIENT_S1=34685,COEFFICIENT_S2=-57065,COEFF_FRACTION_BITS=8,COEFF_INTEGER_BITS=2,COEFF_SIGNED=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,ROUNDING_METHOD=ROUND_HALF_UP,RUNTIME_CONTROL=0,SOURCE_ID=0,SRC_WIDTH=8,SUMMAND_FRACTION_BITS=8,SUMMAND_INTEGER_BITS=9,SUMMAND_SIGNED=1,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_csc_scheduler:16.1:COEFF_WIDTH=18,LIMITED_READBACK=0,PIPELINE_READY=0,RUNTIME_CONTROL=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_bps_converter:16.1:COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CONVERSION_MODE=LSB,DST_WIDTH=8,INPUT_BITS_PER_SYMBOL=8,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_guard_bands_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,ENABLE_CMD_PORT=0,IS_422=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_GUARD_BAND_LOWER_0=16,OUTPUT_GUARD_BAND_LOWER_1=16,OUTPUT_GUARD_BAND_LOWER_2=16,OUTPUT_GUARD_BAND_LOWER_3=0,OUTPUT_GUARD_BAND_UPPER_0=240,OUTPUT_GUARD_BAND_UPPER_1=240,OUTPUT_GUARD_BAND_UPPER_2=240,OUTPUT_GUARD_BAND_UPPER_3=255,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SIGNED_INPUT=0,SIGNED_OUTPUT=0,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_csc_0"
   kind="alt_vip_cl_csc"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_csc_0">
  <parameter name="SUMMAND_INT_BITS" value="9" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="REMOVE_FRACTION_METHOD" value="1" />
  <parameter name="INPUT_DATA_TYPE_MIN" value="16" />
  <parameter name="OUTPUT_DATA_TYPE_GUARD_BAND" value="0" />
  <parameter name="SUMMAND_SIGNED" value="1" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_DATA_TYPE_SIGNED" value="0" />
  <parameter name="REQ_FCOEFF_A0" value="2.018" />
  <parameter name="REQ_FCOEFF_A1" value="-0.391" />
  <parameter name="SIGN_TO_UNSIGN_METHOD" value="0" />
  <parameter name="REQ_FCOEFF_A2" value="0.0" />
  <parameter name="INPUT_DATA_TYPE_MAX" value="240" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="CONVERSION_MODE" value="LSB" />
  <parameter name="min_output_s4" value="0" />
  <parameter name="OUTPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="min_output_s2" value="0.0" />
  <parameter name="min_output_s3" value="0" />
  <parameter name="INPUT_DATA_TYPE_SIGNED" value="0" />
  <parameter name="min_output_s1" value="0.0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="max_output_s4" value="0" />
  <parameter name="COEFFICIENT_A0" value="0" />
  <parameter name="max_output_s1" value="0.0" />
  <parameter name="COEFFICIENT_A1" value="0" />
  <parameter name="max_output_s2" value="0.0" />
  <parameter name="INPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="COEFFICIENT_A2" value="0" />
  <parameter name="max_output_s3" value="0" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="REQ_FCOEFF_S2" value="-222.912" />
  <parameter name="REQ_FCOEFF_S0" value="-276.928" />
  <parameter name="REQ_FCOEFF_S1" value="135.488" />
  <parameter name="COEFFICIENT_INT_BITS" value="2" />
  <parameter name="PIPELINE_DATA_OUTPUT" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COEF_SUM_FRACTION_BITS" value="8" />
  <parameter name="REQ_FCOEFF_C2" value="1.164" />
  <parameter name="REQ_FCOEFF_C0" value="1.164" />
  <parameter name="REQ_FCOEFF_C1" value="1.164" />
  <parameter name="COEFFICIENT_B0" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="COEFFICIENT_B1" value="0" />
  <parameter name="COEFFICIENT_B2" value="0" />
  <parameter name="COEFFICIENT_S0" value="0" />
  <parameter name="COEFFICIENT_SIGNED" value="1" />
  <parameter name="OUTPUT_DATA_TYPE_MAX" value="255" />
  <parameter name="COEFFICIENT_S1" value="0" />
  <parameter name="COEFFICIENT_S2" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="INPUT_DATA_TYPE_GUARD_BAND" value="1" />
  <parameter name="MOVE_BINARY_POINT_RIGHT" value="0" />
  <parameter name="COEFFICIENT_C0" value="0" />
  <parameter name="REQ_FCOEFF_B1" value="-0.813" />
  <parameter name="REQ_FCOEFF_B2" value="1.596" />
  <parameter name="REQ_FCOEFF_B0" value="0.0" />
  <parameter name="COEFFICIENT_C1" value="0" />
  <parameter name="COEFFICIENT_C2" value="0" />
  <parameter name="OUTPUT_DATA_TYPE_MIN" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_bps_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/alt_vip_cl_csc_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/full_ip/cl_csc/csc_helper.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/alt_vip_csc_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/alt_vip_csc_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/alt_vip_bps_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/alt_vip_guard_bands_alg_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_csc_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 51 starting:alt_vip_cl_csc "submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>31</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_alg_core</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_csc_scheduler</b> "<b>submodules/alt_vip_csc_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_bps_converter</b> "<b>submodules/alt_vip_bps_converter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_csc_0"><![CDATA["<b>alt_vip_cl_csc_0</b>" reuses <b>alt_vip_guard_bands_alg_core</b> "<b>submodules/alt_vip_guard_bands_alg_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_csc_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_csc</b> "<b>alt_vip_cl_csc_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 247 starting:alt_vip_csc_alg_core "submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core"</message>
   <message level="Info" culprit="csc_core"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_alg_core</b> "<b>csc_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 243 starting:alt_vip_csc_scheduler "submodules/alt_vip_csc_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 241 starting:alt_vip_bps_converter "submodules/alt_vip_bps_converter"</message>
   <message level="Info" culprit="bps_converter"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_bps_converter</b> "<b>bps_converter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 239 starting:alt_vip_guard_bands_alg_core "submodules/alt_vip_guard_bands_alg_core"</message>
   <message level="Info" culprit="guard_band_in"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_guard_bands_alg_core</b> "<b>guard_band_in</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cvi:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS_F0=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NO_OF_CHANNELS=1,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,STD_WIDTH=1,SYNC_TO=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288(alt_vip_cvi_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,BPS=8,CHANNEL_WIDTH=1,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FAMILY=Cyclone V,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,SEND_LINES=0,STD_WIDTH=1,SYNC_TO=0,USE_CHANNEL=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=0,CONTEXT_WIDTH=0,DST_WIDTH=0,LOW_LATENCY_COMMAND_MODE=1,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=0,TASK_WIDTH=1,VIDEO_PROTOCOL_NO=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_cvi_0"
   kind="alt_vip_cl_cvi"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_cvi_0">
  <parameter name="FIFO_DEPTH" value="2048" />
  <parameter name="BPS" value="8" />
  <parameter name="GENERATE_VID_F" value="0" />
  <parameter name="GENERATE_ANC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="H_ACTIVE_PIXELS_F0" value="720" />
  <parameter name="V_ACTIVE_LINES_F0" value="288" />
  <parameter name="V_ACTIVE_LINES_F1" value="288" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="OVERFLOW_HANDLING" value="0" />
  <parameter name="ANC_DEPTH" value="1" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_STD" value="0" />
  <parameter name="INTERLACED" value="1" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="USE_HDMI_DEPRICATION" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MATCH_CTRLDATA_PKT_PAD_ADV" value="0" />
  <parameter name="SYNC_TO" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="EXTRACT_TOTAL_RESOLUTION" value="1" />
  <parameter name="MATCH_CTRLDATA_PKT_CLIP_BASIC" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="1" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cvi_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_register_addresses.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_av_st_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_embedded_sync_extractor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_resolution_detection.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sample_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_polarity_convertor.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_write_buffer_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_pixel_deprication.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vip_cvi_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_cvi/alt_vip_cl_cvi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_cvi_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 59 starting:alt_vip_cl_cvi "submodules/DE10_Standard_Qsys_alt_vip_cl_cvi_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_cvi_core</b> "<b>submodules/alt_vip_cvi_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>alt_vip_cl_cvi_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvi_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_cvi</b> "<b>alt_vip_cl_cvi_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 238 starting:alt_vip_cvi_core "submodules/alt_vip_cvi_core"</message>
   <message level="Info" culprit="cvi_core"><![CDATA["<b>alt_vip_cl_cvi_0</b>" instantiated <b>alt_vip_cvi_core</b> "<b>cvi_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_dil:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOB_BEHAVIOUR=FRAME_FOR_FIELD,CADENCE_ALGORITHM_NAME=CADENCE_32_22_VOF,CADENCE_DETECTION=0,CLOCKS_ARE_SEPARATE=0,COLOR_PLANES_ARE_IN_PARALLEL=1,DEINTERLACE_ALGORITHM=BOB,DISABLE_EMBEDDED_STREAM_CLEANER=0,EDI_READ_MASTER_BURST_TARGET=32,EDI_READ_MASTER_FIFO_DEPTH=64,ENABLE_422_PROCESSING_FOR_INTERLACED_VIDEO=1,FAMILY=Cyclone V,FIELD_BUFFER_SIZE_IN_BYTES=589824,FIELD_LATENCY=0,IS_422=1,IS_YCBCR=1,LINE_BUFFER_SIZE=2048,MAX_HEIGHT=576,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MA_READ_MASTER_BURST_TARGET=32,MA_READ_MASTER_FIFO_DEPTH=64,MEM_BASE_ADDR=0,MEM_PORT_WIDTH=256,MEM_TOP_ADDR=3244032,MOTION_BLEED=1,MOTION_BPS=7,MOTION_BUFFER_SIZE_IN_BYTES=884736,MOTION_LINE_BUFFER_SIZE=3072,MOTION_READ_MASTER_BURST_TARGET=32,MOTION_READ_MASTER_FIFO_DEPTH=64,MOTION_WRITE_MASTER_BURST_TARGET=32,MOTION_WRITE_MASTER_FIFO_DEPTH=64,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,USER_PACKETS_MAX_STORAGE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,WRITE_MASTER_BURST_TARGET=32,WRITE_MASTER_FIFO_DEPTH=64(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:))(alt_vip_dil_algorithm:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,IS_422=1,NUMBER_OF_COLOR_PLANES=2,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_dil_bob_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD_TYPE_TO_DEINTERLACE=0,FRAME_FOR_FIELD_MODE=1,LIMITED_READBACK=0,MAX_FIELD_HEIGHT=288,MAX_LINE_LENGTH=4096,RUNTIME_CONTROL=0,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=1,FAMILY=Cyclone V,FIFO_SIZE=16,KERNEL_CENTER_0=1,KERNEL_CENTER_1=1,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=1,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=1,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=VARIABLE,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=2,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=16,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_packet_duplicator:16.1:ALWAYS_DUPLICATE_ALL=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DEPTH=4,DST_ID_0=0,DST_ID_1=0,DST_ID_10=0,DST_ID_11=0,DST_ID_12=0,DST_ID_13=0,DST_ID_14=0,DST_ID_15=0,DST_ID_2=0,DST_ID_3=0,DST_ID_4=0,DST_ID_5=0,DST_ID_6=0,DST_ID_7=0,DST_ID_8=0,DST_ID_9=0,DST_WIDTH=8,DUPLICATOR_FANOUT=2,NAME=undefined,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0,USE_COMMAND=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=3,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0"
   kind="alt_vip_cl_dil"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_dil_0">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="0" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="BOB_BEHAVIOUR" value="FRAME_FOR_FIELD" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="CADENCE_DETECTION" value="0" />
  <parameter name="MOTION_READ_MASTER_BURST_TARGET" value="32" />
  <parameter name="MOTION_BUFFER_SIZE_IN_BYTES" value="884736" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="MA_READ_MASTER_BURST_TARGET" value="32" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="FIELD_LATENCY" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MOTION_WRITE_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="MAX_HEIGHT" value="576" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="MOTION_WRITE_MASTER_BURST_TARGET" value="32" />
  <parameter name="FIELD_BUFFER_SIZE_IN_BYTES" value="589824" />
  <parameter name="MEM_TOP_ADDR" value="3244032" />
  <parameter name="DEINTERLACE_ALGORITHM" value="BOB" />
  <parameter name="WRITE_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="MEM_PORT_WIDTH" value="256" />
  <parameter name="CADENCE_ALGORITHM_NAME" value="CADENCE_32_22_VOF" />
  <parameter name="MOTION_READ_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="IS_YCBCR" value="1" />
  <parameter name="ENABLE_422_PROCESSING_FOR_INTERLACED_VIDEO" value="1" />
  <parameter name="DISABLE_EMBEDDED_STREAM_CLEANER" value="0" />
  <parameter name="MOTION_BLEED" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="MEM_BASE_ADDR" value="0" />
  <parameter name="LINE_BUFFER_SIZE" value="2048" />
  <parameter name="MOTION_BPS" value="7" />
  <parameter name="EDI_READ_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="MOTION_LINE_BUFFER_SIZE" value="3072" />
  <parameter name="WRITE_MASTER_BURST_TARGET" value="32" />
  <parameter name="MA_READ_MASTER_FIFO_DEPTH" value="64" />
  <parameter name="EDI_READ_MASTER_BURST_TARGET" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_algorithm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_duplicator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_dil/alt_vip_cl_dil_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/alt_vip_dil_bob_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/alt_vip_packet_duplicator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_dil_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 60 starting:alt_vip_cl_dil "submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_algorithm</b> "<b>submodules/alt_vip_dil_algorithm</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_dil_bob_scheduler</b> "<b>submodules/alt_vip_dil_bob_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_duplicator</b> "<b>submodules/alt_vip_packet_duplicator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_dil_0"><![CDATA["<b>alt_vip_cl_dil_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_dil_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_dil</b> "<b>alt_vip_cl_dil_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 236 starting:alt_vip_video_input_bridge "submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 237 starting:alt_vip_dil_algorithm "submodules/alt_vip_dil_algorithm"</message>
   <message level="Info" culprit="dil_algo"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_algorithm</b> "<b>dil_algo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 235 starting:alt_vip_dil_bob_scheduler "submodules/alt_vip_dil_bob_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_bob_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 234 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 233 starting:alt_vip_packet_duplicator "submodules/alt_vip_packet_duplicator"</message>
   <message level="Info" culprit="video_in_duplicator"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_packet_duplicator</b> "<b>video_in_duplicator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_mixer:16.1:ALPHA_ENABLE=0,ALPHA_STREAMS_ENABLE=0,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,FAMILY=Cyclone V,IS_422=1,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=800,NO_OF_INPUTS=2,NUMBER_OF_COLOR_PLANES=2,PATTERN=uniform,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_tpg_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=480,MAX_WIDTH=800,OUTPUT_FORMAT=4.4.4,PATTERN=uniform,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USE_BACKGROUND_AS_BORDER=1)(alt_vip_mix_alg_core:16.1:ALPHA_ENABLE=0,ALPHA_STREAMS_ENABLE=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=800,NO_OF_INPUTS=2,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_mix_scheduler:16.1:ALPHA_ENABLE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,FRAME_HEIGHT=480,FRAME_WIDTH=800,LAYER_POSITION_ENABLE=0,NO_OF_INPUTS=2,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKETS_SUPPORTED=0)(alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=1,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=7,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=4,MM_RW_REG_BYTES=4,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=0,NUM_RW_REGISTERS=1,NUM_TRIGGER_REGISTERS=18,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=1,RESP_DEST=1,RESP_SOURCE=1,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0)(alt_vip_message_sink_terminator:16.1:CONTEXT_WIDTH=8,DATA_WIDTH=32,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_mixer_0"
   kind="alt_vip_cl_mixer"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_mixer_0">
  <parameter name="USER_PACKET_SUPPORT" value="DISCARD" />
  <parameter name="UNIFORM_VALUE_RY" value="0" />
  <parameter name="NO_OF_INPUTS" value="2" />
  <parameter name="MAX_WIDTH" value="800" />
  <parameter name="LAYER_POSITION_ENABLE" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="UNIFORM_VALUE_BCR" value="0" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="ALPHA_ENABLE" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="uniform" />
  <parameter name="ALPHA_STREAMS_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="UNIFORM_VALUE_GCB" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_mixer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_mixer/alt_vip_cl_mixer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/alt_vip_mix_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/alt_vip_mix_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/alt_vip_message_sink_terminator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_mixer_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 69 starting:alt_vip_cl_mixer "submodules/DE10_Standard_Qsys_alt_vip_cl_mixer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_tpg_alg_core</b> "<b>submodules/alt_vip_tpg_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_alg_core</b> "<b>submodules/alt_vip_mix_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_scheduler</b> "<b>submodules/alt_vip_mix_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_control_slave</b> "<b>submodules/alt_vip_control_slave</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_message_sink_terminator</b> "<b>submodules/alt_vip_message_sink_terminator</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_mixer</b> "<b>alt_vip_cl_mixer_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 224 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 223 starting:alt_vip_mix_alg_core "submodules/alt_vip_mix_alg_core"</message>
   <message level="Info" culprit="mixer_core"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_alg_core</b> "<b>mixer_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 221 starting:alt_vip_mix_scheduler "submodules/alt_vip_mix_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 220 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 219 starting:alt_vip_message_sink_terminator "submodules/alt_vip_message_sink_terminator"</message>
   <message level="Info" culprit="cmd_mux_term"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_message_sink_terminator</b> "<b>cmd_mux_term</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_vfb:16.1:ACTUAL_MAX_SYM_ANC_PACKET=10,ANC_BUFFER_LENGTH=256,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BURST_ALIGNMENT=1,CLOCKS_ARE_SEPARATE=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,FAMILY=Cyclone V,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=16777216,MEM_BUFFER_OFFSET=16777216,MEM_PORT_WIDTH=32,MULTI_FRAME_DELAY=1,NUMBER_OF_COLOR_PLANES=2,NUM_BUFFERS=3,PIXELS_IN_PARALLEL=1,READER_RUNTIME_CONTROL=0,READY_LATENCY=1,READ_BURST_TARGET=64,READ_FIFO_DEPTH=512,REPEAT_FRAMES=1,TEST_INIT=0,USER_PACKETS_MAX_STORAGE=0,USE_BUFFER_OFFSET=0,WRITER_RUNTIME_CONTROL=0,WRITE_BURST_TARGET=64,WRITE_FIFO_DEPTH=512(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_vfb_wr_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=10,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=64,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=8,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=4096,MAX_PACKET_SIZE_WRITE=345600,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_rd_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=64,BURST_TARGET_WRITE=8,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=8,CONTEXT_BUFFER_RATIO_WRITE=4,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=1,DOUT_SOURCE_ID_READ=1,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=1,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=0,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=16,MAX_PACKET_SIZE_READ=345600,MAX_PACKET_SIZE_WRITE=4096,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=4,OUTPUT_MSG_QUEUE_DEPTH_READ=2,PIPELINE_READY_READ=1,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=0,READ_ENABLE=1,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=0,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_sync_ctrl:16.1:ANC_BUFFER_LENGTH=256,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,DST_WIDTH=8,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=16777216,MULTI_FRAME_DELAY=1,NUM_BUFFERS=3,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_vfb_0"
   kind="alt_vip_cl_vfb"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_vfb_0">
  <parameter name="READER_RUNTIME_CONTROL" value="0" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="IS_FRAME_READER" value="0" />
  <parameter name="INTERLACED_SUPPORT" value="0" />
  <parameter name="USE_BUFFER_OFFSET" value="0" />
  <parameter name="MEM_BUFFER_OFFSET" value="16777216" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="BURST_ALIGNMENT" value="1" />
  <parameter name="DROP_INVALID_FIELDS" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="IS_SYNC_SLAVE" value="0" />
  <parameter name="ACTUAL_MAX_SYM_ANC_PACKET" value="10" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="FRAME_BUFFER_LENGTH" value="691200" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="IS_SYNC_MASTER" value="0" />
  <parameter name="WRITE_BURST_TARGET" value="64" />
  <parameter name="NUM_BUFFERS" value="3" />
  <parameter name="TEST_INIT" value="0" />
  <parameter name="MULTI_FRAME_DELAY" value="1" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="READ_FIFO_DEPTH" value="512" />
  <parameter name="READY_LATENCY" value="1" />
  <parameter name="CONTROLLED_DROP_REPEAT" value="0" />
  <parameter name="ANC_BUFFER_LENGTH" value="256" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="REPEAT_FRAMES" value="1" />
  <parameter name="DROP_FRAMES" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="MEM_BASE_ADDR" value="16777216" />
  <parameter name="READ_BURST_TARGET" value="64" />
  <parameter name="WRITE_FIFO_DEPTH" value="512" />
  <parameter name="WRITER_RUNTIME_CONTROL" value="0" />
  <parameter name="DROP_REPEAT_USER" value="1" />
  <parameter name="IS_FRAME_WRITER" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_vfb_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_vfb/alt_vip_cl_vfb_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cl_vfb_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 78 starting:alt_vip_cl_vfb "submodules/DE10_Standard_Qsys_alt_vip_cl_vfb_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_wr_ctrl</b> "<b>submodules/alt_vip_vfb_wr_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_rd_ctrl</b> "<b>submodules/alt_vip_vfb_rd_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_sync_ctrl</b> "<b>submodules/alt_vip_vfb_sync_ctrl</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_vfb</b> "<b>alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 216 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 215 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 214 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 211 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=10,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=720,RIGHT_OFFSET=10,RUNTIME_CONTROL=1,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=3,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_clip_0"
   kind="alt_vip_cl_clp"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_clip_0">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="LEFT_OFFSET" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="RIGHT_OFFSET" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="TOP_OFFSET" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="RECTANGLE_WIDTH" value="720" />
  <parameter name="BOTTOM_OFFSET" value="10" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="CLIPPING_METHOD" value="RECTANGLE" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="RECTANGLE_HEIGHT" value="480" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_clip_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_clip_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 85 starting:alt_vip_cl_clp "submodules/DE10_Standard_Qsys_alt_vip_clip_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_0"><![CDATA["<b>alt_vip_clip_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_clip_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_clip_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_clp:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,BOTTOM_OFFSET=10,CLIPPING_METHOD=RECTANGLE,COLOR_PLANES_ARE_IN_PARALLEL=1,EXTRA_PIPELINING=0,FAMILY=Cyclone V,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,RECTANGLE_HEIGHT=480,RECTANGLE_WIDTH=720,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=576,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=720,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=10,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=576,MAX_IN_WIDTH=720,OUT_HEIGHT=480,OUT_WIDTH=720,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=10,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=24,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_clip_1"
   kind="alt_vip_cl_clp"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_clip_1">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="LEFT_OFFSET" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="RIGHT_OFFSET" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="TOP_OFFSET" value="24" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="RECTANGLE_WIDTH" value="720" />
  <parameter name="BOTTOM_OFFSET" value="10" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="CLIPPING_METHOD" value="RECTANGLE" />
  <parameter name="MAX_IN_HEIGHT" value="576" />
  <parameter name="RECTANGLE_HEIGHT" value="480" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_clip_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_clipper/alt_vip_cl_clp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_clip_1" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 91 starting:alt_vip_cl_clp "submodules/DE10_Standard_Qsys_alt_vip_clip_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_alg_core</b> "<b>submodules/alt_vip_clipper_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_clipper_scheduler</b> "<b>submodules/alt_vip_clipper_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_clip_1"><![CDATA["<b>alt_vip_clip_1</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_clip_1"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_clp</b> "<b>alt_vip_clip_1</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cts:14.0:AUTO_MAIN_CLOCK_CLOCK_RATE=120000000,BITS_PER_SYMBOL=8,COLOUR_PLANES_ARE_IN_PARALLEL=1,DISARM_ON_TRIGGER=1,FAMILY=Cyclone V,MAX_INSTRUCTION_COUNT=10,NUMBER_OF_COLOR_PLANES=3,TRIGGER_ON_HEIGHT_CHANGE=0,TRIGGER_ON_IMAGE_SOP=1,TRIGGER_ON_WIDTH_CHANGE=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cts_0"
   kind="alt_vip_cts"
   version="14.0"
   name="alt_vipcts131_cts">
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="120000000" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_cts_instruction_writer.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_cts_core.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_cts.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_common_control_packet_decoder.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_common_stream_input.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipcts131_common_stream_output.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/alt_vip_cts_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts_instruction_writer.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts_core.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/common_hdl/alt_vipcts131_common_control_packet_decoder.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/common_hdl/alt_vipcts131_common_stream_input.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/control_synchronizer/common_hdl/alt_vipcts131_common_stream_output.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_cts_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 97 starting:alt_vip_cts "submodules/alt_vipcts131_cts"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/control_synchronizer/full_ip/control_synchronizer/src_hdl/alt_vipcts131_cts.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.540s</message>
   <message level="Debug">Command took 5.153s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0004_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\control_synchronizer\full_ip\control_synchronizer\src_hdl\alt_vipcts131_cts.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0004_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipcts131_cts "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=BITS_PER_SYMBOL=D\"8\";NUMBER_OF_COLOR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";TRIGGER_ON_WIDTH_CHANGE=D\"0\";TRIGGER_ON_HEIGHT_CHANGE=D\"0\";TRIGGER_ON_IMAGE_SOP=D\"1\";DISARM_ON_TRIGGER=D\"1\";MAX_INSTRUCTION_COUNT=D\"10\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.529s</message>
   <message level="Debug">Command took 2.092s</message>
   <message level="Info" culprit="alt_vip_cts_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cts</b> "<b>alt_vip_cts_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=8000,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=800,H_BACK_PORCH=16,H_BLANK=0,H_FRONT_PORCH=210,H_SYNC_LENGTH=30,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=4000,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=10,V_BLANK=0,V_FRONT_PORCH=22,V_SYNC_LENGTH=13"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_itc_mtlc"
   kind="alt_vip_itc"
   version="14.0"
   name="alt_vipitc131_IS2Vid">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_itc_mtlc" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 96 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0005_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.571s</message>
   <message level="Debug">Command took 2.125s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0006_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\clocked_video_output\src_hdl\alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0006_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipitc131_IS2Vid "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=NUMBER_OF_COLOUR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";BPS=D\"8\";INTERLACED=D\"0\";H_ACTIVE_PIXELS=D\"800\";V_ACTIVE_LINES=D\"480\";ACCEPT_COLOURS_IN_SEQ=D\"0\";FIFO_DEPTH=D\"8000\";CLOCKS_ARE_SAME=D\"0\";USE_CONTROL=D\"0\";NO_OF_MODES=D\"1\";THRESHOLD=D\"4000\";STD_WIDTH=D\"1\";GENERATE_SYNC=D\"0\";USE_EMBEDDED_SYNCS=D\"0\";AP_LINE=D\"0\";V_BLANK=D\"0\";H_BLANK=D\"0\";H_SYNC_LENGTH=D\"30\";H_FRONT_PORCH=D\"210\";H_BACK_PORCH=D\"16\";V_SYNC_LENGTH=D\"13\";V_FRONT_PORCH=D\"22\";V_BACK_PORCH=D\"10\";F_RISING_EDGE=D\"0\";F_FALLING_EDGE=D\"0\";FIELD0_V_RISING_EDGE=D\"0\";FIELD0_V_BLANK=D\"0\";FIELD0_V_SYNC_LENGTH=D\"0\";FIELD0_V_FRONT_PORCH=D\"0\";FIELD0_V_BACK_PORCH=D\"0\";ANC_LINE=D\"0\";FIELD0_ANC_LINE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.538s</message>
   <message level="Debug">Command took 4.187s</message>
   <message level="Info" culprit="alt_vip_itc_mtlc"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_mtlc</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_scl:16.1:ALGORITHM_NAME=BILINEAR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=15,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=1,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=720,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=720,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_scaler_scheduler:16.1:ALGORITHM=BILINEAR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=7,H_TAPS=2,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=7,V_TAPS=2)(alt_vip_scaler_kernel_creator:16.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=7,FRAC_BITS_W=7,IS_422=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=BILINEAR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=2,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=2)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_scl_0"
   kind="alt_vip_cl_scl"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_scl_0">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="MAX_OUT_WIDTH" value="800" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="ALGORITHM_NAME" value="BILINEAR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="IS_422" value="0" />
  <parameter name="IS_420" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PRESERVE_BITS" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="V_TAPS" value="8" />
  <parameter name="V_INTEGER_BITS" value="1" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="ENABLE_FIR" value="0" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="DEFAULT_UPPER_BLUR" value="15" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="H_INTEGER_BITS" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="ALWAYS_DOWNSCALE" value="0" />
  <parameter name="V_SIGNED" value="1" />
  <parameter name="DEFAULT_LOWER_BLUR" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="H_TAPS" value="8" />
  <parameter name="SYMBOLS_IN_PAR" value="3" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="H_SIGNED" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_scl_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_scl_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 95 starting:alt_vip_cl_scl "submodules/DE10_Standard_Qsys_alt_vip_scl_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_scl_0"><![CDATA["<b>alt_vip_scl_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_scl_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_cl_scl</b> "<b>alt_vip_scl_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 194 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 193 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 234 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 189 starting:alt_vip_scaler_alg_core "submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfr:14.0:AUTO_CLOCK_MASTER_CLOCK_RATE=120000000,AUTO_CLOCK_RESET_CLOCK_RATE=120000000,BITS_PER_PIXEL_PER_COLOR_PLANE=8,CLOCKS_ARE_SEPARATE=0,FAMILY=Cyclone V,MAX_IMAGE_HEIGHT=480,MAX_IMAGE_WIDTH=800,MEM_PORT_WIDTH=32,NUMBER_OF_CHANNELS_IN_PARALLEL=3,NUMBER_OF_CHANNELS_IN_SEQUENCE=1,RMASTER_BURST_TARGET=64,RMASTER_FIFO_DEPTH=1024"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_vfr_0"
   kind="alt_vip_vfr"
   version="14.0"
   name="alt_vipvfr131_vfr">
  <parameter name="AUTO_CLOCK_MASTER_CLOCK_RATE" value="120000000" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="120000000" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_prc.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_prc_core.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vip_vfr_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_controller.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_core.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_read_master.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd" />
   <file
       path="J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vipvfr131_vfr.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="alt_vip_vfr_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 104 starting:alt_vip_vfr "submodules/alt_vipvfr131_vfr"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0007_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/intelfpga/16.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0007_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.537s</message>
   <message level="Debug">Command took 2.163s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:\intelfpga\16.1\ip\altera\frame_reader\full_ip\frame_reader\src_hdl\alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0008_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipvfr131_vfr "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=BITS_PER_PIXEL_PER_COLOR_PLANE=D\"8\";NUMBER_OF_CHANNELS_IN_PARALLEL=D\"3\";NUMBER_OF_CHANNELS_IN_SEQUENCE=D\"1\";MAX_IMAGE_WIDTH=D\"800\";MAX_IMAGE_HEIGHT=D\"480\";MEM_PORT_WIDTH=D\"32\";RMASTER_FIFO_DEPTH=D\"1024\";RMASTER_BURST_TARGET=D\"64\";CLOCKS_ARE_SEPARATE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.579s</message>
   <message level="Debug">Command took 3.976s</message>
   <message level="Info" culprit="alt_vip_vfr_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>alt_vip_vfr</b> "<b>alt_vip_vfr_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="audio_avalon_controller:2.0:"
   instancePathKey="DE10_Standard_Qsys:.:audio_avalon_controller"
   kind="audio_avalon_controller"
   version="2.0"
   name="audio_avalon_controller_top">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_avalon_controller_top.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_clk_gen.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_data_ctrl.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/audio_interface.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top_hw.tcl" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top.v" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_clk_gen.v" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_data_ctrl.v" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_interface.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="audio_avalon_controller" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 103 starting:audio_avalon_controller "submodules/audio_avalon_controller_top"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/intelfpga/16.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_clk_gen.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_data_ctrl.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_interface.v --source=K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/audio_avalon_controller/audio_avalon_controller_top.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.931s</message>
   <message level="Info" culprit="audio_avalon_controller"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>audio_avalon_controller</b> "<b>audio_avalon_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="DE10_Standard_Qsys:.:av_i2c_clk_pio"
   kind="altera_avalon_pio"
   version="16.1"
   name="DE10_Standard_Qsys_av_i2c_clk_pio">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="120000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_av_i2c_clk_pio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="av_i2c_clk_pio,td_reset_pio" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 102 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_av_i2c_clk_pio"</message>
   <message level="Info" culprit="av_i2c_clk_pio">Starting RTL generation for module 'DE10_Standard_Qsys_av_i2c_clk_pio'</message>
   <message level="Info" culprit="av_i2c_clk_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_av_i2c_clk_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0009_av_i2c_clk_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0009_av_i2c_clk_pio_gen//DE10_Standard_Qsys_av_i2c_clk_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="av_i2c_clk_pio">Done RTL generation for module 'DE10_Standard_Qsys_av_i2c_clk_pio'</message>
   <message level="Info" culprit="av_i2c_clk_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>av_i2c_clk_pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=false,derived_has_tri=true,derived_irq_type=NONE,direction=Bidir,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1"
   instancePathKey="DE10_Standard_Qsys:.:av_i2c_data_pio"
   kind="altera_avalon_pio"
   version="16.1"
   name="DE10_Standard_Qsys_av_i2c_data_pio">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="120000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="true" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Bidir" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_av_i2c_data_pio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="av_i2c_data_pio" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 101 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_av_i2c_data_pio"</message>
   <message level="Info" culprit="av_i2c_data_pio">Starting RTL generation for module 'DE10_Standard_Qsys_av_i2c_data_pio'</message>
   <message level="Info" culprit="av_i2c_data_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_av_i2c_data_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0010_av_i2c_data_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0010_av_i2c_data_pio_gen//DE10_Standard_Qsys_av_i2c_data_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="av_i2c_data_pio">Done RTL generation for module 'DE10_Standard_Qsys_av_i2c_data_pio'</message>
   <message level="Info" culprit="av_i2c_data_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>av_i2c_data_pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=120000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=15,width=4"
   instancePathKey="DE10_Standard_Qsys:.:button_pio"
   kind="altera_avalon_pio"
   version="16.1"
   name="DE10_Standard_Qsys_button_pio">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="120000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="15" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_button_pio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="button_pio" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 100 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_button_pio"</message>
   <message level="Info" culprit="button_pio">Starting RTL generation for module 'DE10_Standard_Qsys_button_pio'</message>
   <message level="Info" culprit="button_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_button_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0011_button_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0011_button_pio_gen//DE10_Standard_Qsys_button_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button_pio">Done RTL generation for module 'DE10_Standard_Qsys_button_pio'</message>
   <message level="Info" culprit="button_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>button_pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:16.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=120000000,enableInteractiveInput=false,enableInteractiveOutput=true,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=256,readIRQThreshold=4,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=256,writeIRQThreshold=4"
   instancePathKey="DE10_Standard_Qsys:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="16.1"
   name="DE10_Standard_Qsys_jtag_uart">
  <parameter name="readBufferDepth" value="256" />
  <parameter name="clkFreq" value="120000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="4" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="enableInteractiveOutput" value="true" />
  <parameter name="writeIRQThreshold" value="4" />
  <parameter name="writeBufferDepth" value="256" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 99 starting:altera_avalon_jtag_uart "submodules/DE10_Standard_Qsys_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'DE10_Standard_Qsys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_Standard_Qsys_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0012_jtag_uart_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0012_jtag_uart_gen//DE10_Standard_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'DE10_Standard_Qsys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=120000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="DE10_Standard_Qsys:.:led_pio"
   kind="altera_avalon_pio"
   version="16.1"
   name="DE10_Standard_Qsys_led_pio">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="120000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_led_pio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="led_pio" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 98 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_led_pio"</message>
   <message level="Info" culprit="led_pio">Starting RTL generation for module 'DE10_Standard_Qsys_led_pio'</message>
   <message level="Info" culprit="led_pio">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_led_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0013_led_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0013_led_pio_gen//DE10_Standard_Qsys_led_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_pio">Done RTL generation for module 'DE10_Standard_Qsys_led_pio'</message>
   <message level="Info" culprit="led_pio"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>led_pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:16.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_SPEEDGRADE=6_H6,bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=120000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=255,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=120000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=120000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=120000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=255,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="16.1"
   name="DE10_Standard_Qsys_nios2_gen2_0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="255" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="28" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="120000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sdram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="67110944" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="nios2_gen2_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 97 starting:altera_nios2_gen2 "submodules/DE10_Standard_Qsys_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 186 starting:altera_nios2_gen2_unit "submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Standard_Qsys_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen/ --quartus_bindir=J:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen//DE10_Standard_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:39 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:39 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:41 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:41 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:46 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:47 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:48 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=DE10_Standard_Qsys_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=DE10_Standard_Qsys_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=15,derived_set_addr_width2=15,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=131072,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="DE10_Standard_Qsys:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="DE10_Standard_Qsys_onchip_memory2_0">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="DE10_Standard_Qsys_onchip_memory2_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="15" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="15" />
  <parameter
     name="derived_init_file_name"
     value="DE10_Standard_Qsys_onchip_memory2_0.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="131072" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 97 starting:altera_avalon_onchip_memory2 "submodules/DE10_Standard_Qsys_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'DE10_Standard_Qsys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_Standard_Qsys_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0014_onchip_memory2_0_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0014_onchip_memory2_0_gen//DE10_Standard_Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'DE10_Standard_Qsys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:16.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=false,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=false,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=5,c_cnt_hi_div1=5,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=18,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=5,c_cnt_lo_div1=5,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=18,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=7,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=4,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSXFC6D6F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=10,gui_actual_divide_factor1=10,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=36,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=24,gui_actual_multiply_factor1=24,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=24,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=3,gui_operation_mode=direct,gui_output_clock_frequency0=120.0,gui_output_clock_frequency1=120.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=33.33333,gui_output_clock_frequency3=25.0,gui_output_clock_frequency4=0.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=12,12,256,256,false,true,false,false,5,5,4,7,ph_mux_clk,false,false,5,5,1,0,ph_mux_clk,false,false,18,18,1,0,ph_mux_clk,false,false,1,20,4000,1200.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=-5100,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=-65.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=true,m_cnt_bypass_en=false,m_cnt_hi_div=12,m_cnt_lo_div=12,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=3,operation_mode=direct,output_clock_frequency0=120.000000 MHz,output_clock_frequency1=120.000000 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=33.333333 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=-5104 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=1200.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=1,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="DE10_Standard_Qsys:.:pll_0"
   kind="altera_pll"
   version="16.1"
   name="DE10_Standard_Qsys_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="4" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="36" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="10" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="10" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="12" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="1200.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="-5100" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="-65.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="3" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="120.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="25.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="0.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="120.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="33.33333" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="24" />
  <parameter name="gui_actual_multiply_factor1" value="24" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="24" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="5" />
  <parameter name="c_cnt_hi_div1" value="5" />
  <parameter name="c_cnt_hi_div2" value="18" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="12" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="7" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="12,12,256,256,false,true,false,false,5,5,4,7,ph_mux_clk,false,false,5,5,1,0,ph_mux_clk,false,false,18,18,1,0,ph_mux_clk,false,false,1,20,4000,1200.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="5" />
  <parameter name="c_cnt_lo_div2" value="18" />
  <parameter name="c_cnt_lo_div0" value="5" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="-5104 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="3" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,C-Counter-1 Hi Divide,C-Counter-1 Low Divide,C-Counter-1 Coarse Phase Shift,C-Counter-1 VCO Phase Tap,C-Counter-1 Input Source,C-Counter-1 Bypass Enable,C-Counter-1 Odd Divide Enable,C-Counter-2 Hi Divide,C-Counter-2 Low Divide,C-Counter-2 Coarse Phase Shift,C-Counter-2 VCO Phase Tap,C-Counter-2 Input Source,C-Counter-2 Bypass Enable,C-Counter-2 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="120.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="120.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="33.333333 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="J:/intelfpga/16.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="pll_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 96 starting:altera_pll "submodules/DE10_Standard_Qsys_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:16.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=120000000,columnWidth=10,componentName=DE10_Standard_Qsys_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=67108864"
   instancePathKey="DE10_Standard_Qsys:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="16.1"
   name="DE10_Standard_Qsys_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="120000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="DE10_Standard_Qsys_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="67108864" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="sdram" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 95 starting:altera_avalon_new_sdram_controller "submodules/DE10_Standard_Qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'DE10_Standard_Qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Standard_Qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0016_sdram_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0016_sdram_gen//DE10_Standard_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'DE10_Standard_Qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:16.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=1199999,mult=0.001,period=10.0,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=120000000,ticksPerSec=100.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="DE10_Standard_Qsys:.:sys_clk_timer"
   kind="altera_avalon_timer"
   version="16.1"
   name="DE10_Standard_Qsys_sys_clk_timer">
  <parameter name="loadValue" value="1199999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="10.0" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="100.0" />
  <parameter name="systemFrequency" value="120000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="sys_clk_timer" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 94 starting:altera_avalon_timer "submodules/DE10_Standard_Qsys_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'DE10_Standard_Qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_Standard_Qsys_sys_clk_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0017_sys_clk_timer_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0017_sys_clk_timer_gen//DE10_Standard_Qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'DE10_Standard_Qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:16.1:id=0,timestamp=1486360670"
   instancePathKey="DE10_Standard_Qsys:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="16.1"
   name="DE10_Standard_Qsys_sysid">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1486360670" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="sysid" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 93 starting:altera_avalon_sysid_qsys "submodules/DE10_Standard_Qsys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="i2c_opencores:12.0:"
   instancePathKey="DE10_Standard_Qsys:.:touch_i2c_opencores"
   kind="i2c_opencores"
   version="12.0"
   name="i2c_opencores">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_opencores.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_defines.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/ip/i2c_opencores/i2c_opencores_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="touch_i2c_opencores" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 91 starting:i2c_opencores "submodules/i2c_opencores"</message>
   <message level="Info" culprit="touch_i2c_opencores"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>i2c_opencores</b> "<b>touch_i2c_opencores</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="DE10_Standard_Qsys:.:touch_int_n"
   kind="altera_avalon_pio"
   version="16.1"
   name="DE10_Standard_Qsys_touch_int_n">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_touch_int_n.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="touch_int_n" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 90 starting:altera_avalon_pio "submodules/DE10_Standard_Qsys_touch_int_n"</message>
   <message level="Info" culprit="touch_int_n">Starting RTL generation for module 'DE10_Standard_Qsys_touch_int_n'</message>
   <message level="Info" culprit="touch_int_n">  Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_touch_int_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0020_touch_int_n_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0020_touch_int_n_gen//DE10_Standard_Qsys_touch_int_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="touch_int_n">Done RTL generation for module 'DE10_Standard_Qsys_touch_int_n'</message>
   <message level="Info" culprit="touch_int_n"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>touch_int_n</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {alt_vip_vfr_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {SYNC_RESET} {0};add_instance {alt_vip_cts_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfr_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {touch_i2c_opencores_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_scl_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_clip_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_mixer_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {button_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {button_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {button_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {av_i2c_clk_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {av_i2c_data_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {td_reset_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {audio_avalon_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {touch_int_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {touch_int_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_int_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {touch_int_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {touch_int_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {touch_int_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cts_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfr_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ID} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094016d0&quot;
   end=&quot;0x000000000094016d8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401200&quot;
   end=&quot;0x00000000009401280&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001000&quot;
   end=&quot;0x00000000004001020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;alt_vip_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401800&quot;
   end=&quot;0x00000000009401a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_clip_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401580&quot;
   end=&quot;0x000000000094015a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401000&quot;
   end=&quot;0x00000000009401200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001030&quot;
   end=&quot;0x00000000004001038&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401500&quot;
   end=&quot;0x00000000009401520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;led_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094015e0&quot;
   end=&quot;0x000000000094015f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;button_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094015c0&quot;
   end=&quot;0x000000000094015d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;av_i2c_clk_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401620&quot;
   end=&quot;0x00000000009401630&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;av_i2c_data_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401640&quot;
   end=&quot;0x00000000009401650&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;td_reset_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094016a0&quot;
   end=&quot;0x000000000094016b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;audio_avalon_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401660&quot;
   end=&quot;0x00000000009401680&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;touch_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001020&quot;
   end=&quot;0x00000000004001030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cts_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401300&quot;
   end=&quot;0x00000000009401380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {4};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {5};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cts_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cts_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401000&quot;
   end=&quot;0x00000000009401200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401200&quot;
   end=&quot;0x00000000009401280&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;alt_vip_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401800&quot;
   end=&quot;0x00000000009401a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_clip_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401580&quot;
   end=&quot;0x000000000094015a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cts_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ID} {2};set_instance_parameter_value {alt_vip_cts_0_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_cts_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cts_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {12};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {9};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ID} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_i2c_opencores_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ST_DATA_W} {118};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ID} {17};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_scl_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_scl_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_scl_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_scl_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_scl_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ID} {3};set_instance_parameter_value {alt_vip_scl_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_scl_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_clip_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_clip_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_clip_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_clip_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_clip_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ID} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_clip_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cl_mixer_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_control_slave_agent} {ID} {15};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {11};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {14};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {led_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {led_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_pio_s1_agent} {ID} {10};set_instance_parameter_value {led_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {ECC_ENABLE} {0};add_instance {led_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {button_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {button_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {button_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {button_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {button_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {button_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {button_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {button_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {button_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {button_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {button_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {button_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {button_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {button_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {button_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {button_pio_s1_agent} {ID} {8};set_instance_parameter_value {button_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_pio_s1_agent} {ECC_ENABLE} {0};add_instance {button_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {av_i2c_clk_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ID} {6};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ECC_ENABLE} {0};add_instance {av_i2c_clk_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {av_i2c_data_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ID} {7};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ECC_ENABLE} {0};add_instance {av_i2c_data_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {td_reset_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {td_reset_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {td_reset_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {td_reset_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {td_reset_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {td_reset_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {td_reset_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {td_reset_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {td_reset_pio_s1_agent} {ID} {16};set_instance_parameter_value {td_reset_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {ECC_ENABLE} {0};add_instance {td_reset_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {audio_avalon_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {audio_avalon_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {audio_avalon_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {audio_avalon_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {audio_avalon_controller_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ID} {5};set_instance_parameter_value {audio_avalon_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ECC_ENABLE} {0};add_instance {audio_avalon_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {audio_avalon_controller_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {88};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_s1_agent} {ID} {13};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_int_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {touch_int_n_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {touch_int_n_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {touch_int_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_int_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_int_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_int_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {touch_int_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {touch_int_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {touch_int_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {touch_int_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {touch_int_n_s1_agent} {ID} {18};set_instance_parameter_value {touch_int_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_agent} {ECC_ENABLE} {0};add_instance {touch_int_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_int_n_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cts_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ID} {2};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cts_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {12 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8020000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {118};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {12};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {13 11 17 18 15 12 0 4 2 14 1 8 10 6 7 5 16 9 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0010000000000000000 0000000000100000000 0000000000000001000 0100000000000000000 0000000000010000000 0000000000000000001 0000000000001000000 0000000000000000100 1000000000000000000 0000000001000000000 0000000000000100000 0000000100000000000 0000000010000000000 0000001000000000000 0000010000000000000 0001000000000000000 0000100000000000000 0000000000000000010 0000000000000010000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both read both both both both both both both both both both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x4000800 0x4001000 0x4001020 0x4001030 0x8000000 0x9401000 0x9401200 0x9401300 0x9401500 0x9401580 0x94015c0 0x94015e0 0x9401620 0x9401640 0x9401660 0x94016a0 0x94016d0 0x9401800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x4001000 0x4001020 0x4001030 0x4001038 0x8020000 0x9401200 0x9401280 0x9401380 0x9401520 0x94015a0 0x94015d0 0x94015f0 0x9401630 0x9401650 0x9401680 0x94016b0 0x94016d8 0x9401a00 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {118};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {16};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {13 11 };set_instance_parameter_value {router_002} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x4000800 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 0x4001000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {118};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {13 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {118};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {13 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {118};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 4 1 3 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1000 0001 0100 0010 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x9401000 0x9401200 0x9401580 0x9401800 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x9401200 0x9401280 0x94015a0 0x9401a00 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {118};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 4 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {118};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {4 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {118};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {118};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {4 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {118};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {118};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {118};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {118};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {4 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {118};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {4 5 };set_instance_parameter_value {router_014} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {118};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {4 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {118};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {4 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {118};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {4 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {118};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {4 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {118};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {4 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {118};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {4 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {118};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {4 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {118};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {4 5 0 1 };set_instance_parameter_value {router_022} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {49};set_instance_parameter_value {router_022} {PKT_ADDR_L} {18};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {90};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {88};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {86};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_022} {ST_DATA_W} {100};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {4 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {118};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {4 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {118};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_gen2_0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {REORDER} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {118};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {85};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {19};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {5 5 20 20 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {19};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {118};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {alt_vip_vfr_0_clock_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {touch_i2c_opencores_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {120000000};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0} {alt_vip_vfr_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_vfr_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_vfr_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_rd_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_wr_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {qsys_mm.response};add_connection {alt_vip_cts_0_master_translator.avalon_universal_master_0} {alt_vip_cts_0_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_cts_0_master_translator.avalon_universal_master_0/alt_vip_cts_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cts_0_master_translator.avalon_universal_master_0/alt_vip_cts_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cts_0_master_translator.avalon_universal_master_0/alt_vip_cts_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {alt_vip_cts_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/alt_vip_cts_0_master_agent.rp} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_slave_agent.m0} {alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_vfr_0_avalon_slave_agent.rf_source} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.out} {alt_vip_vfr_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_src} {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {alt_vip_vfr_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/alt_vip_vfr_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {touch_i2c_opencores_avalon_slave_0_agent.m0} {touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {touch_i2c_opencores_avalon_slave_0_agent.m0/touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {touch_i2c_opencores_avalon_slave_0_agent.m0/touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {touch_i2c_opencores_avalon_slave_0_agent.m0/touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {touch_i2c_opencores_avalon_slave_0_agent.rf_source} {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.out} {touch_i2c_opencores_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {touch_i2c_opencores_avalon_slave_0_agent.rdata_fifo_src} {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.out} {touch_i2c_opencores_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {touch_i2c_opencores_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/touch_i2c_opencores_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {alt_vip_scl_0_control_agent.m0} {alt_vip_scl_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_scl_0_control_agent.m0/alt_vip_scl_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_scl_0_control_agent.m0/alt_vip_scl_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_scl_0_control_agent.m0/alt_vip_scl_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_scl_0_control_agent.rf_source} {alt_vip_scl_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_scl_0_control_agent_rsp_fifo.out} {alt_vip_scl_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_scl_0_control_agent.rdata_fifo_src} {alt_vip_scl_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {alt_vip_scl_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/alt_vip_scl_0_control_agent.cp} {qsys_mm.command};add_connection {alt_vip_clip_0_control_agent.m0} {alt_vip_clip_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_clip_0_control_agent.m0/alt_vip_clip_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_clip_0_control_agent.m0/alt_vip_clip_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_clip_0_control_agent.m0/alt_vip_clip_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_clip_0_control_agent.rf_source} {alt_vip_clip_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_clip_0_control_agent_rsp_fifo.out} {alt_vip_clip_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_clip_0_control_agent.rdata_fifo_src} {alt_vip_clip_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {alt_vip_clip_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/alt_vip_clip_0_control_agent.cp} {qsys_mm.command};add_connection {alt_vip_cl_mixer_0_control_agent.m0} {alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_mixer_0_control_agent.rf_source} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent_rsp_fifo.out} {alt_vip_cl_mixer_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent.rdata_fifo_src} {alt_vip_cl_mixer_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {alt_vip_cl_mixer_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/alt_vip_cl_mixer_0_control_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {led_pio_s1_agent.m0} {led_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_pio_s1_agent.rf_source} {led_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_pio_s1_agent_rsp_fifo.out} {led_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {led_pio_s1_agent.rdata_fifo_src} {led_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {led_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/led_pio_s1_agent.cp} {qsys_mm.command};add_connection {button_pio_s1_agent.m0} {button_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_pio_s1_agent.m0/button_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_pio_s1_agent.m0/button_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_pio_s1_agent.m0/button_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_pio_s1_agent.rf_source} {button_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_pio_s1_agent_rsp_fifo.out} {button_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {button_pio_s1_agent.rdata_fifo_src} {button_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {button_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/button_pio_s1_agent.cp} {qsys_mm.command};add_connection {av_i2c_clk_pio_s1_agent.m0} {av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {av_i2c_clk_pio_s1_agent.m0/av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {av_i2c_clk_pio_s1_agent.m0/av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {av_i2c_clk_pio_s1_agent.m0/av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {av_i2c_clk_pio_s1_agent.rf_source} {av_i2c_clk_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {av_i2c_clk_pio_s1_agent_rsp_fifo.out} {av_i2c_clk_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {av_i2c_clk_pio_s1_agent.rdata_fifo_src} {av_i2c_clk_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {av_i2c_clk_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/av_i2c_clk_pio_s1_agent.cp} {qsys_mm.command};add_connection {av_i2c_data_pio_s1_agent.m0} {av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {av_i2c_data_pio_s1_agent.m0/av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {av_i2c_data_pio_s1_agent.m0/av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {av_i2c_data_pio_s1_agent.m0/av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {av_i2c_data_pio_s1_agent.rf_source} {av_i2c_data_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {av_i2c_data_pio_s1_agent_rsp_fifo.out} {av_i2c_data_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {av_i2c_data_pio_s1_agent.rdata_fifo_src} {av_i2c_data_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {av_i2c_data_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/av_i2c_data_pio_s1_agent.cp} {qsys_mm.command};add_connection {td_reset_pio_s1_agent.m0} {td_reset_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {td_reset_pio_s1_agent.m0/td_reset_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {td_reset_pio_s1_agent.m0/td_reset_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {td_reset_pio_s1_agent.m0/td_reset_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {td_reset_pio_s1_agent.rf_source} {td_reset_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {td_reset_pio_s1_agent_rsp_fifo.out} {td_reset_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {td_reset_pio_s1_agent.rdata_fifo_src} {td_reset_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {td_reset_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/td_reset_pio_s1_agent.cp} {qsys_mm.command};add_connection {audio_avalon_controller_s1_agent.m0} {audio_avalon_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {audio_avalon_controller_s1_agent.m0/audio_avalon_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {audio_avalon_controller_s1_agent.m0/audio_avalon_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {audio_avalon_controller_s1_agent.m0/audio_avalon_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {audio_avalon_controller_s1_agent.rf_source} {audio_avalon_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {audio_avalon_controller_s1_agent_rsp_fifo.out} {audio_avalon_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {audio_avalon_controller_s1_agent.rdata_fifo_src} {audio_avalon_controller_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {audio_avalon_controller_s1_agent_rdata_fifo.out} {audio_avalon_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {audio_avalon_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/audio_avalon_controller_s1_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {touch_int_n_s1_agent.m0} {touch_int_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {touch_int_n_s1_agent.m0/touch_int_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {touch_int_n_s1_agent.m0/touch_int_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {touch_int_n_s1_agent.m0/touch_int_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {touch_int_n_s1_agent.rf_source} {touch_int_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {touch_int_n_s1_agent_rsp_fifo.out} {touch_int_n_s1_agent.rf_sink} {avalon_streaming};add_connection {touch_int_n_s1_agent.rdata_fifo_src} {touch_int_n_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {touch_int_n_s1_agent_rdata_fifo.out} {touch_int_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {touch_int_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/touch_int_n_s1_agent.cp} {qsys_mm.command};add_connection {alt_vip_cts_0_slave_agent.m0} {alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cts_0_slave_agent.m0/alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cts_0_slave_agent.m0/alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cts_0_slave_agent.m0/alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cts_0_slave_agent.rf_source} {alt_vip_cts_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cts_0_slave_agent_rsp_fifo.out} {alt_vip_cts_0_slave_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cts_0_slave_agent.rdata_fifo_src} {alt_vip_cts_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {alt_vip_cts_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/alt_vip_cts_0_slave_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_rd_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_rd_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_wr_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_wr_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {alt_vip_cts_0_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cts_0_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {touch_i2c_opencores_avalon_slave_0_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {touch_i2c_opencores_avalon_slave_0_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {alt_vip_scl_0_control_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_scl_0_control_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {alt_vip_clip_0_control_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_clip_0_control_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {alt_vip_cl_mixer_0_control_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_mixer_0_control_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {led_pio_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {led_pio_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {button_pio_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {button_pio_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {av_i2c_clk_pio_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {av_i2c_clk_pio_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {av_i2c_data_pio_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {av_i2c_data_pio_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {td_reset_pio_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {td_reset_pio_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {audio_avalon_controller_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {audio_avalon_controller_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {touch_int_n_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {touch_int_n_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {alt_vip_cts_0_slave_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cts_0_slave_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router_002.src} {nios2_gen2_0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/nios2_gen2_0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {nios2_gen2_0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/nios2_gen2_0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.rsp_src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.rsp_src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_016.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_016.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_016.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_016.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src2} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src2/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src3} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src3/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_005.sink2} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_005.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_005.sink3} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_016.src2} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src2/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_016.src3} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src3/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_001.sink18} {qsys_mm.response};add_connection {router_022.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {cmd_mux_016.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src15} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src17} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_017.sink0} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src0} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux_001.sink15} {qsys_mm.response};add_connection {rsp_demux_017.src0} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_001.sink17} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_scl_0_control_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_clip_0_control_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {led_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {button_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_clk_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_data_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {td_reset_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_scl_0_control_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_scl_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_clip_0_control_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_clip_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {led_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {led_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {button_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {button_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_clk_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_clk_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_data_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_data_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {td_reset_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {td_reset_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_limiter.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_translator.reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_translator.reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_translator.reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_agent.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_agent.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_agent.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_scl_0_control_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_clip_0_control_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {led_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {button_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_clk_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_data_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {td_reset_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_scl_0_control_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_scl_0_control_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_clip_0_control_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_clip_0_control_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {led_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {led_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {button_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {button_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_clk_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_clk_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_data_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_data_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {td_reset_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {td_reset_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_limiter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_clock_master_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_clock_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {alt_vip_vfr_0_clock_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_vfr_0_clock_master_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_vfr_0_clock_master_reset_reset_bridge.in_reset};add_interface {touch_i2c_opencores_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {touch_i2c_opencores_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {touch_i2c_opencores_clock_reset_reset_bridge.in_reset};add_interface {alt_vip_cl_vfb_0_mem_master_rd} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_rd} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0};add_interface {alt_vip_cl_vfb_0_mem_master_wr} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_wr} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0};add_interface {alt_vip_cts_0_master} {avalon} {slave};set_interface_property {alt_vip_cts_0_master} {EXPORT_OF} {alt_vip_cts_0_master_translator.avalon_anti_master_0};add_interface {alt_vip_vfr_0_avalon_master} {avalon} {slave};set_interface_property {alt_vip_vfr_0_avalon_master} {EXPORT_OF} {alt_vip_vfr_0_avalon_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {alt_vip_cl_mixer_0_control} {avalon} {master};set_interface_property {alt_vip_cl_mixer_0_control} {EXPORT_OF} {alt_vip_cl_mixer_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_clip_0_control} {avalon} {master};set_interface_property {alt_vip_clip_0_control} {EXPORT_OF} {alt_vip_clip_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_cts_0_slave} {avalon} {master};set_interface_property {alt_vip_cts_0_slave} {EXPORT_OF} {alt_vip_cts_0_slave_translator.avalon_anti_slave_0};add_interface {alt_vip_scl_0_control} {avalon} {master};set_interface_property {alt_vip_scl_0_control} {EXPORT_OF} {alt_vip_scl_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_vfr_0_avalon_slave} {avalon} {master};set_interface_property {alt_vip_vfr_0_avalon_slave} {EXPORT_OF} {alt_vip_vfr_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {audio_avalon_controller_s1} {avalon} {master};set_interface_property {audio_avalon_controller_s1} {EXPORT_OF} {audio_avalon_controller_s1_translator.avalon_anti_slave_0};add_interface {av_i2c_clk_pio_s1} {avalon} {master};set_interface_property {av_i2c_clk_pio_s1} {EXPORT_OF} {av_i2c_clk_pio_s1_translator.avalon_anti_slave_0};add_interface {av_i2c_data_pio_s1} {avalon} {master};set_interface_property {av_i2c_data_pio_s1} {EXPORT_OF} {av_i2c_data_pio_s1_translator.avalon_anti_slave_0};add_interface {button_pio_s1} {avalon} {master};set_interface_property {button_pio_s1} {EXPORT_OF} {button_pio_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_pio_s1} {avalon} {master};set_interface_property {led_pio_s1} {EXPORT_OF} {led_pio_s1_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {td_reset_pio_s1} {avalon} {master};set_interface_property {td_reset_pio_s1} {EXPORT_OF} {td_reset_pio_s1_translator.avalon_anti_slave_0};add_interface {touch_i2c_opencores_avalon_slave_0} {avalon} {master};set_interface_property {touch_i2c_opencores_avalon_slave_0} {EXPORT_OF} {touch_i2c_opencores_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {touch_int_n_s1} {avalon} {master};set_interface_property {touch_int_n_s1} {EXPORT_OF} {touch_int_n_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_mixer_0.control} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_rd} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_wr} {1};set_module_assignment {interconnect_id.alt_vip_clip_0.control} {1};set_module_assignment {interconnect_id.alt_vip_cts_0.master} {2};set_module_assignment {interconnect_id.alt_vip_cts_0.slave} {2};set_module_assignment {interconnect_id.alt_vip_scl_0.control} {3};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_master} {3};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_slave} {4};set_module_assignment {interconnect_id.audio_avalon_controller.s1} {5};set_module_assignment {interconnect_id.av_i2c_clk_pio.s1} {6};set_module_assignment {interconnect_id.av_i2c_data_pio.s1} {7};set_module_assignment {interconnect_id.button_pio.s1} {8};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {9};set_module_assignment {interconnect_id.led_pio.s1} {10};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {4};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {11};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {5};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {12};set_module_assignment {interconnect_id.sdram.s1} {13};set_module_assignment {interconnect_id.sys_clk_timer.s1} {14};set_module_assignment {interconnect_id.sysid.control_slave} {15};set_module_assignment {interconnect_id.td_reset_pio.s1} {16};set_module_assignment {interconnect_id.touch_i2c_opencores.avalon_slave_0} {17};set_module_assignment {interconnect_id.touch_int_n.s1} {18};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094016d0&quot;
   end=&quot;0x000000000094016d8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401200&quot;
   end=&quot;0x00000000009401280&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001000&quot;
   end=&quot;0x00000000004001020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;alt_vip_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401800&quot;
   end=&quot;0x00000000009401a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_clip_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401580&quot;
   end=&quot;0x000000000094015a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401000&quot;
   end=&quot;0x00000000009401200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001030&quot;
   end=&quot;0x00000000004001038&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401500&quot;
   end=&quot;0x00000000009401520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;led_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094015e0&quot;
   end=&quot;0x000000000094015f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;button_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094015c0&quot;
   end=&quot;0x000000000094015d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;av_i2c_clk_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401620&quot;
   end=&quot;0x00000000009401630&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;av_i2c_data_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401640&quot;
   end=&quot;0x00000000009401650&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;td_reset_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094016a0&quot;
   end=&quot;0x000000000094016b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;audio_avalon_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401660&quot;
   end=&quot;0x00000000009401680&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;touch_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001020&quot;
   end=&quot;0x00000000004001030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cts_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401300&quot;
   end=&quot;0x00000000009401380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401000&quot;
   end=&quot;0x00000000009401200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401200&quot;
   end=&quot;0x00000000009401280&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;alt_vip_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401800&quot;
   end=&quot;0x00000000009401a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_clip_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401580&quot;
   end=&quot;0x000000000094015a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=86,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=99,PKT_ORI_BURST_SIZE_L=97,PKT_PROTECTION_H=90,PKT_PROTECTION_L=88,PKT_RESPONSE_STATUS_H=96,PKT_RESPONSE_STATUS_L=95,PKT_SRC_ID_H=81,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=100,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=101,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=12,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,END_ADDRESS=0x8020000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=12:1:0x8000000:0x8020000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=0010000000000000000,0000000000100000000,0000000000000001000,0100000000000000000,0000000000010000000,0000000000000000001,0000000000001000000,0000000000000000100,1000000000000000000,0000000001000000000,0000000000000100000,0000000100000000000,0000000010000000000,0000001000000000000,0000010000000000000,0001000000000000000,0000100000000000000,0000000000000000010,0000000000000010000,DECODER_TYPE=0,DEFAULT_CHANNEL=16,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,11,17,18,15,12,0,4,2,14,1,8,10,6,7,5,16,9,3,END_ADDRESS=0x4000000,0x4001000,0x4001020,0x4001030,0x4001038,0x8020000,0x9401200,0x9401280,0x9401380,0x9401520,0x94015a0,0x94015d0,0x94015f0,0x9401630,0x9401650,0x9401680,0x94016b0,0x94016d8,0x9401a00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=13:0010000000000000000:0x0:0x4000000:both:1:0:0:1,11:0000000000100000000:0x4000800:0x4001000:both:1:0:0:1,17:0000000000000001000:0x4001000:0x4001020:both:1:0:0:1,18:0100000000000000000:0x4001020:0x4001030:both:1:0:0:1,15:0000000000010000000:0x4001030:0x4001038:read:1:0:0:1,12:0000000000000000001:0x8000000:0x8020000:both:1:0:0:1,0:0000000000001000000:0x9401000:0x9401200:both:1:0:0:1,4:0000000000000000100:0x9401200:0x9401280:both:1:0:0:1,2:1000000000000000000:0x9401300:0x9401380:both:1:0:0:1,14:0000000001000000000:0x9401500:0x9401520:both:1:0:0:1,1:0000000000000100000:0x9401580:0x94015a0:both:1:0:0:1,8:0000000100000000000:0x94015c0:0x94015d0:both:1:0:0:1,10:0000000010000000000:0x94015e0:0x94015f0:both:1:0:0:1,6:0000001000000000000:0x9401620:0x9401630:both:1:0:0:1,7:0000010000000000000:0x9401640:0x9401650:both:1:0:0:1,5:0001000000000000000:0x9401660:0x9401680:both:1:0:0:1,16:0000100000000000000:0x94016a0:0x94016b0:both:1:0:0:1,9:0000000000000000010:0x94016d0:0x94016d8:both:1:0:0:1,3:0000000000000010000:0x9401800:0x9401a00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000800,0x4001000,0x4001020,0x4001030,0x8000000,0x9401000,0x9401200,0x9401300,0x9401500,0x9401580,0x94015c0,0x94015e0,0x9401620,0x9401640,0x9401660,0x94016a0,0x94016d0,0x9401800,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both,both,both,read,both,both,both,both,both,both,both,both,both,both,both,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,11,END_ADDRESS=0x4000000,0x4001000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=13:10:0x0:0x4000000:both:1:0:0:1,11:01:0x4000800:0x4001000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000800,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=13:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=13:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1000,0001,0100,0010,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,4,1,3,END_ADDRESS=0x9401200,0x9401280,0x94015a0,0x9401a00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x9401000:0x9401200:both:1:0:0:1,4:0001:0x9401200:0x9401280:both:1:0:0:1,1:0100:0x9401580:0x94015a0:both:1:0:0:1,3:0010:0x9401800:0x9401a00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x9401000,0x9401200,0x9401580,0x9401800,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:read:1:0:0:1,4:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=read,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,write)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,write)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,write)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,write)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,5:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,0,1,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=86,PKT_DEST_ID_L=82,PKT_PROTECTION_H=90,PKT_PROTECTION_L=88,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:0001:0x0:0x0:both:1:0:0:1,5:0010:0x0:0x0:read:1:0:0:1,0:0100:0x0:0x0:read:1:0:0:1,1:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=100,TYPE_OF_TRANSACTION=both,read,read,write)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=85,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=118)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=67,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BURST_TYPE_H=72,PKT_BURST_TYPE_L=71,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=19,ST_DATA_W=100)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=19,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=19)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=5,5,20,20,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=19,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=67,IN_PKT_BURSTWRAP_L=65,IN_PKT_BURST_SIZE_H=70,IN_PKT_BURST_SIZE_L=68,IN_PKT_BURST_TYPE_H=72,IN_PKT_BURST_TYPE_L=71,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=64,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=99,IN_PKT_ORI_BURST_SIZE_L=97,IN_PKT_RESPONSE_STATUS_H=96,IN_PKT_RESPONSE_STATUS_L=95,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=100,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=88,OUT_PKT_BURST_SIZE_L=86,OUT_PKT_BURST_TYPE_H=90,OUT_PKT_BURST_TYPE_L=89,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=82,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=117,OUT_PKT_ORI_BURST_SIZE_L=115,OUT_PKT_RESPONSE_STATUS_H=114,OUT_PKT_RESPONSE_STATUS_L=113,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=118,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=85,IN_PKT_BURSTWRAP_L=83,IN_PKT_BURST_SIZE_H=88,IN_PKT_BURST_SIZE_L=86,IN_PKT_BURST_TYPE_H=90,IN_PKT_BURST_TYPE_L=89,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=82,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=117,IN_PKT_ORI_BURST_SIZE_L=115,IN_PKT_RESPONSE_STATUS_H=114,IN_PKT_RESPONSE_STATUS_L=113,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=118,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=70,OUT_PKT_BURST_SIZE_L=68,OUT_PKT_BURST_TYPE_H=72,OUT_PKT_BURST_TYPE_L=71,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=64,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=99,OUT_PKT_ORI_BURST_SIZE_L=97,OUT_PKT_RESPONSE_STATUS_H=96,OUT_PKT_RESPONSE_STATUS_L=95,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=100,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=19)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=120000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=120000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=120000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=120000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=120000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=120000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=120000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=120000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {alt_vip_vfr_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {SYNC_RESET} {0};add_instance {alt_vip_cts_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cts_0_master_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfr_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {touch_i2c_opencores_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_scl_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_scl_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_clip_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_clip_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_mixer_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {button_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {button_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {button_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {button_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {button_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {button_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {button_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {button_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {button_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {button_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {button_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {button_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {button_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {button_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {button_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {button_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {button_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {button_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {button_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {av_i2c_clk_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {av_i2c_data_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {av_i2c_data_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {td_reset_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {td_reset_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {audio_avalon_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {audio_avalon_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {touch_int_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {touch_int_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_int_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {touch_int_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {touch_int_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {touch_int_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_int_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {touch_int_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {touch_int_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cts_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cts_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfr_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ID} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094016d0&quot;
   end=&quot;0x000000000094016d8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401200&quot;
   end=&quot;0x00000000009401280&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001000&quot;
   end=&quot;0x00000000004001020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;alt_vip_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401800&quot;
   end=&quot;0x00000000009401a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_clip_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401580&quot;
   end=&quot;0x000000000094015a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401000&quot;
   end=&quot;0x00000000009401200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001030&quot;
   end=&quot;0x00000000004001038&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401500&quot;
   end=&quot;0x00000000009401520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;led_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094015e0&quot;
   end=&quot;0x000000000094015f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;button_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094015c0&quot;
   end=&quot;0x000000000094015d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;av_i2c_clk_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401620&quot;
   end=&quot;0x00000000009401630&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;av_i2c_data_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401640&quot;
   end=&quot;0x00000000009401650&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;td_reset_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000094016a0&quot;
   end=&quot;0x000000000094016b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;audio_avalon_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401660&quot;
   end=&quot;0x00000000009401680&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;touch_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004001020&quot;
   end=&quot;0x00000000004001030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cts_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401300&quot;
   end=&quot;0x00000000009401380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {4};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000800&quot;
   end=&quot;0x00000000004001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {5};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cts_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_QOS_H} {94};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_QOS_L} {94};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_SIDEBAND_H} {92};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_SIDEBAND_L} {92};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_CACHE_H} {112};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_CACHE_L} {109};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cts_0_master_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cts_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401000&quot;
   end=&quot;0x00000000009401200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401200&quot;
   end=&quot;0x00000000009401280&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;alt_vip_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401800&quot;
   end=&quot;0x00000000009401a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_clip_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000009401580&quot;
   end=&quot;0x000000000094015a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cts_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {ID} {2};set_instance_parameter_value {alt_vip_cts_0_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {alt_vip_cts_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cts_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {12};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {9};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ID} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_i2c_opencores_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ST_DATA_W} {118};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ID} {17};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_scl_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_scl_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_scl_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_scl_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_scl_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ID} {3};set_instance_parameter_value {alt_vip_scl_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_scl_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_scl_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_clip_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_clip_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_clip_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_clip_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_clip_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ID} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_clip_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_clip_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cl_mixer_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_control_slave_agent} {ID} {15};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {11};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {14};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {led_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {led_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_pio_s1_agent} {ID} {10};set_instance_parameter_value {led_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {ECC_ENABLE} {0};add_instance {led_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {button_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {button_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {button_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {button_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {button_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {button_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {button_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {button_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {button_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {button_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {button_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {button_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {button_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {button_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {button_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {button_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {button_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {button_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {button_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {button_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {button_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {button_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {button_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {button_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {button_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {button_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {button_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {button_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {button_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {button_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {button_pio_s1_agent} {ID} {8};set_instance_parameter_value {button_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {button_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {button_pio_s1_agent} {ECC_ENABLE} {0};add_instance {button_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {button_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {av_i2c_clk_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ID} {6};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent} {ECC_ENABLE} {0};add_instance {av_i2c_clk_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {av_i2c_clk_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {av_i2c_data_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ID} {7};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent} {ECC_ENABLE} {0};add_instance {av_i2c_data_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {av_i2c_data_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {td_reset_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {td_reset_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {td_reset_pio_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {td_reset_pio_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {td_reset_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {td_reset_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {td_reset_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {td_reset_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {td_reset_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {td_reset_pio_s1_agent} {ID} {16};set_instance_parameter_value {td_reset_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {td_reset_pio_s1_agent} {ECC_ENABLE} {0};add_instance {td_reset_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {td_reset_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {audio_avalon_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {audio_avalon_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {audio_avalon_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {audio_avalon_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {audio_avalon_controller_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ID} {5};set_instance_parameter_value {audio_avalon_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent} {ECC_ENABLE} {0};add_instance {audio_avalon_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {audio_avalon_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {audio_avalon_controller_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {audio_avalon_controller_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {90};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {88};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {86};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_s1_agent} {ID} {13};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_int_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {touch_int_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {touch_int_n_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {touch_int_n_s1_agent} {ST_DATA_W} {118};set_instance_parameter_value {touch_int_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {touch_int_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {touch_int_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {touch_int_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {touch_int_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {touch_int_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {touch_int_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {touch_int_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {touch_int_n_s1_agent} {ID} {18};set_instance_parameter_value {touch_int_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {touch_int_n_s1_agent} {ECC_ENABLE} {0};add_instance {touch_int_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_int_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {touch_int_n_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {touch_int_n_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cts_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_PROTECTION_H} {108};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_PROTECTION_L} {106};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_SRC_ID_H} {99};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_SRC_ID_L} {95};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DEST_ID_H} {104};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_DEST_ID_L} {100};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ST_DATA_W} {118};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ID} {2};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cts_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cts_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {12 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8020000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {118};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {12};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {13 11 17 18 15 12 0 4 2 14 1 8 10 6 7 5 16 9 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {0010000000000000000 0000000000100000000 0000000000000001000 0100000000000000000 0000000000010000000 0000000000000000001 0000000000001000000 0000000000000000100 1000000000000000000 0000000001000000000 0000000000000100000 0000000100000000000 0000000010000000000 0000001000000000000 0000010000000000000 0001000000000000000 0000100000000000000 0000000000000000010 0000000000000010000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both read both both both both both both both both both both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x4000800 0x4001000 0x4001020 0x4001030 0x8000000 0x9401000 0x9401200 0x9401300 0x9401500 0x9401580 0x94015c0 0x94015e0 0x9401620 0x9401640 0x9401660 0x94016a0 0x94016d0 0x9401800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000000 0x4001000 0x4001020 0x4001030 0x4001038 0x8020000 0x9401200 0x9401280 0x9401380 0x9401520 0x94015a0 0x94015d0 0x94015f0 0x9401630 0x9401650 0x9401680 0x94016b0 0x94016d8 0x9401a00 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {118};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {16};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {13 11 };set_instance_parameter_value {router_002} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x4000800 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x4000000 0x4001000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {118};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {13 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {118};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {13 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x4000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {118};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {13};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 4 1 3 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1000 0001 0100 0010 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x9401000 0x9401200 0x9401580 0x9401800 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x9401200 0x9401280 0x94015a0 0x9401a00 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {118};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 4 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {118};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {4 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {118};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {118};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {4 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {118};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {118};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {118};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {4 2 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {118};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {4 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {118};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {4 5 };set_instance_parameter_value {router_014} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {118};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {4 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {118};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {4 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {118};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {4 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {118};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {4 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {118};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {4 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {118};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {4 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {118};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {4 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {67};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_021} {ST_DATA_W} {118};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {4 5 0 1 };set_instance_parameter_value {router_022} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {49};set_instance_parameter_value {router_022} {PKT_ADDR_L} {18};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {90};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {88};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {86};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_022} {ST_DATA_W} {100};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {4 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {67};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_023} {ST_DATA_W} {118};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {4 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {108};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {106};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {104};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {100};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {118};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_gen2_0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_H} {104};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_DEST_ID_L} {100};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_H} {99};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_SRC_ID_L} {95};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_H} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PKT_THREAD_ID_L} {105};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_DATA_W} {118};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_limiter} {REORDER} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {93};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {88};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {86};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {90};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {89};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {85};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {118};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {85};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {19};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {5 5 20 20 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {19};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {85};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {83};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {88};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {86};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {114};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {113};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {90};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {89};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {97};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {99};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {100};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {118};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {118};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {118};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {alt_vip_vfr_0_clock_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_vfr_0_clock_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {touch_i2c_opencores_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {touch_i2c_opencores_clock_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {EXPLICIT_CLOCK_RATE} {120000000};set_instance_parameter_value {pll_0_outclk1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0} {alt_vip_vfr_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_vfr_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_vfr_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_rd_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_wr_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {qsys_mm.response};add_connection {alt_vip_cts_0_master_translator.avalon_universal_master_0} {alt_vip_cts_0_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_cts_0_master_translator.avalon_universal_master_0/alt_vip_cts_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cts_0_master_translator.avalon_universal_master_0/alt_vip_cts_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cts_0_master_translator.avalon_universal_master_0/alt_vip_cts_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {alt_vip_cts_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/alt_vip_cts_0_master_agent.rp} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_slave_agent.m0} {alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_vfr_0_avalon_slave_agent.rf_source} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.out} {alt_vip_vfr_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_src} {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {alt_vip_vfr_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/alt_vip_vfr_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {touch_i2c_opencores_avalon_slave_0_agent.m0} {touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {touch_i2c_opencores_avalon_slave_0_agent.m0/touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {touch_i2c_opencores_avalon_slave_0_agent.m0/touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {touch_i2c_opencores_avalon_slave_0_agent.m0/touch_i2c_opencores_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {touch_i2c_opencores_avalon_slave_0_agent.rf_source} {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.out} {touch_i2c_opencores_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {touch_i2c_opencores_avalon_slave_0_agent.rdata_fifo_src} {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.out} {touch_i2c_opencores_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {touch_i2c_opencores_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/touch_i2c_opencores_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {alt_vip_scl_0_control_agent.m0} {alt_vip_scl_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_scl_0_control_agent.m0/alt_vip_scl_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_scl_0_control_agent.m0/alt_vip_scl_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_scl_0_control_agent.m0/alt_vip_scl_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_scl_0_control_agent.rf_source} {alt_vip_scl_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_scl_0_control_agent_rsp_fifo.out} {alt_vip_scl_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_scl_0_control_agent.rdata_fifo_src} {alt_vip_scl_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {alt_vip_scl_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/alt_vip_scl_0_control_agent.cp} {qsys_mm.command};add_connection {alt_vip_clip_0_control_agent.m0} {alt_vip_clip_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_clip_0_control_agent.m0/alt_vip_clip_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_clip_0_control_agent.m0/alt_vip_clip_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_clip_0_control_agent.m0/alt_vip_clip_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_clip_0_control_agent.rf_source} {alt_vip_clip_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_clip_0_control_agent_rsp_fifo.out} {alt_vip_clip_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_clip_0_control_agent.rdata_fifo_src} {alt_vip_clip_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {alt_vip_clip_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/alt_vip_clip_0_control_agent.cp} {qsys_mm.command};add_connection {alt_vip_cl_mixer_0_control_agent.m0} {alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_mixer_0_control_agent.rf_source} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent_rsp_fifo.out} {alt_vip_cl_mixer_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent.rdata_fifo_src} {alt_vip_cl_mixer_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {alt_vip_cl_mixer_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/alt_vip_cl_mixer_0_control_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {led_pio_s1_agent.m0} {led_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_pio_s1_agent.rf_source} {led_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_pio_s1_agent_rsp_fifo.out} {led_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {led_pio_s1_agent.rdata_fifo_src} {led_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {led_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/led_pio_s1_agent.cp} {qsys_mm.command};add_connection {button_pio_s1_agent.m0} {button_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {button_pio_s1_agent.m0/button_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {button_pio_s1_agent.m0/button_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {button_pio_s1_agent.m0/button_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {button_pio_s1_agent.rf_source} {button_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {button_pio_s1_agent_rsp_fifo.out} {button_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {button_pio_s1_agent.rdata_fifo_src} {button_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {button_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/button_pio_s1_agent.cp} {qsys_mm.command};add_connection {av_i2c_clk_pio_s1_agent.m0} {av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {av_i2c_clk_pio_s1_agent.m0/av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {av_i2c_clk_pio_s1_agent.m0/av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {av_i2c_clk_pio_s1_agent.m0/av_i2c_clk_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {av_i2c_clk_pio_s1_agent.rf_source} {av_i2c_clk_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {av_i2c_clk_pio_s1_agent_rsp_fifo.out} {av_i2c_clk_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {av_i2c_clk_pio_s1_agent.rdata_fifo_src} {av_i2c_clk_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {av_i2c_clk_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/av_i2c_clk_pio_s1_agent.cp} {qsys_mm.command};add_connection {av_i2c_data_pio_s1_agent.m0} {av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {av_i2c_data_pio_s1_agent.m0/av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {av_i2c_data_pio_s1_agent.m0/av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {av_i2c_data_pio_s1_agent.m0/av_i2c_data_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {av_i2c_data_pio_s1_agent.rf_source} {av_i2c_data_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {av_i2c_data_pio_s1_agent_rsp_fifo.out} {av_i2c_data_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {av_i2c_data_pio_s1_agent.rdata_fifo_src} {av_i2c_data_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {av_i2c_data_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/av_i2c_data_pio_s1_agent.cp} {qsys_mm.command};add_connection {td_reset_pio_s1_agent.m0} {td_reset_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {td_reset_pio_s1_agent.m0/td_reset_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {td_reset_pio_s1_agent.m0/td_reset_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {td_reset_pio_s1_agent.m0/td_reset_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {td_reset_pio_s1_agent.rf_source} {td_reset_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {td_reset_pio_s1_agent_rsp_fifo.out} {td_reset_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {td_reset_pio_s1_agent.rdata_fifo_src} {td_reset_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {td_reset_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/td_reset_pio_s1_agent.cp} {qsys_mm.command};add_connection {audio_avalon_controller_s1_agent.m0} {audio_avalon_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {audio_avalon_controller_s1_agent.m0/audio_avalon_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {audio_avalon_controller_s1_agent.m0/audio_avalon_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {audio_avalon_controller_s1_agent.m0/audio_avalon_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {audio_avalon_controller_s1_agent.rf_source} {audio_avalon_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {audio_avalon_controller_s1_agent_rsp_fifo.out} {audio_avalon_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {audio_avalon_controller_s1_agent.rdata_fifo_src} {audio_avalon_controller_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {audio_avalon_controller_s1_agent_rdata_fifo.out} {audio_avalon_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {audio_avalon_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/audio_avalon_controller_s1_agent.cp} {qsys_mm.command};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {touch_int_n_s1_agent.m0} {touch_int_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {touch_int_n_s1_agent.m0/touch_int_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {touch_int_n_s1_agent.m0/touch_int_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {touch_int_n_s1_agent.m0/touch_int_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {touch_int_n_s1_agent.rf_source} {touch_int_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {touch_int_n_s1_agent_rsp_fifo.out} {touch_int_n_s1_agent.rf_sink} {avalon_streaming};add_connection {touch_int_n_s1_agent.rdata_fifo_src} {touch_int_n_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {touch_int_n_s1_agent_rdata_fifo.out} {touch_int_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {touch_int_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/touch_int_n_s1_agent.cp} {qsys_mm.command};add_connection {alt_vip_cts_0_slave_agent.m0} {alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cts_0_slave_agent.m0/alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cts_0_slave_agent.m0/alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cts_0_slave_agent.m0/alt_vip_cts_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cts_0_slave_agent.rf_source} {alt_vip_cts_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cts_0_slave_agent_rsp_fifo.out} {alt_vip_cts_0_slave_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cts_0_slave_agent.rdata_fifo_src} {alt_vip_cts_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {alt_vip_cts_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/alt_vip_cts_0_slave_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_rd_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_rd_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_wr_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_wr_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {alt_vip_cts_0_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cts_0_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {touch_i2c_opencores_avalon_slave_0_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {touch_i2c_opencores_avalon_slave_0_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {alt_vip_scl_0_control_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_scl_0_control_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {alt_vip_clip_0_control_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_clip_0_control_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {alt_vip_cl_mixer_0_control_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_mixer_0_control_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {led_pio_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {led_pio_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {button_pio_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {button_pio_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {av_i2c_clk_pio_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {av_i2c_clk_pio_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {av_i2c_data_pio_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {av_i2c_data_pio_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {td_reset_pio_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {td_reset_pio_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {audio_avalon_controller_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {audio_avalon_controller_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {sdram_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {touch_int_n_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {touch_int_n_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {alt_vip_cts_0_slave_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cts_0_slave_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router_002.src} {nios2_gen2_0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/nios2_gen2_0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {nios2_gen2_0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/nios2_gen2_0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.rsp_src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_limiter.rsp_src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_016.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_016.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_016.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_016.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_016.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src2} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src2/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src3} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src3/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_005.sink2} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_005.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_005.sink3} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_016.src2} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src2/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_016.src3} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src3/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_001.sink18} {qsys_mm.response};add_connection {router_022.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {cmd_mux_016.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src3} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src15} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src17} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_017.sink0} {qsys_mm.command};add_connection {rsp_demux_003.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src0} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux_001.sink15} {qsys_mm.response};add_connection {rsp_demux_017.src0} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_001.sink17} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_master_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_scl_0_control_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_clip_0_control_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {led_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {button_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_clk_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_data_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {td_reset_pio_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_slave_translator.reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_master_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_scl_0_control_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_scl_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_clip_0_control_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_clip_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {led_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {led_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {button_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {button_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_clk_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_clk_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_data_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {av_i2c_data_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {td_reset_pio_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {td_reset_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_slave_agent.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {alt_vip_cts_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_limiter.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {alt_vip_vfr_0_clock_master_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_translator.reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_translator.reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_translator.reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_agent.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_agent.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {audio_avalon_controller_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_agent.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {touch_int_n_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {touch_i2c_opencores_clock_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_master_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_scl_0_control_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_clip_0_control_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {led_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {button_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_clk_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_data_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {td_reset_pio_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_slave_translator.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_master_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_scl_0_control_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_scl_0_control_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_clip_0_control_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_clip_0_control_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {led_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {led_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {button_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {button_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_clk_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_clk_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_data_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {av_i2c_data_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {td_reset_pio_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {td_reset_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_slave_agent.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_cts_0_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_limiter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {pll_0_outclk1_clock_bridge.out_clk} {alt_vip_vfr_0_clock_master_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {audio_avalon_controller_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_int_n_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {touch_i2c_opencores_clock_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {pll_0_outclk1} {clock} {slave};set_interface_property {pll_0_outclk1} {EXPORT_OF} {pll_0_outclk1_clock_bridge.in_clk};add_interface {alt_vip_vfr_0_clock_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_vfr_0_clock_master_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_vfr_0_clock_master_reset_reset_bridge.in_reset};add_interface {touch_i2c_opencores_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {touch_i2c_opencores_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {touch_i2c_opencores_clock_reset_reset_bridge.in_reset};add_interface {alt_vip_cl_vfb_0_mem_master_rd} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_rd} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0};add_interface {alt_vip_cl_vfb_0_mem_master_wr} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_wr} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0};add_interface {alt_vip_cts_0_master} {avalon} {slave};set_interface_property {alt_vip_cts_0_master} {EXPORT_OF} {alt_vip_cts_0_master_translator.avalon_anti_master_0};add_interface {alt_vip_vfr_0_avalon_master} {avalon} {slave};set_interface_property {alt_vip_vfr_0_avalon_master} {EXPORT_OF} {alt_vip_vfr_0_avalon_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {alt_vip_cl_mixer_0_control} {avalon} {master};set_interface_property {alt_vip_cl_mixer_0_control} {EXPORT_OF} {alt_vip_cl_mixer_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_clip_0_control} {avalon} {master};set_interface_property {alt_vip_clip_0_control} {EXPORT_OF} {alt_vip_clip_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_cts_0_slave} {avalon} {master};set_interface_property {alt_vip_cts_0_slave} {EXPORT_OF} {alt_vip_cts_0_slave_translator.avalon_anti_slave_0};add_interface {alt_vip_scl_0_control} {avalon} {master};set_interface_property {alt_vip_scl_0_control} {EXPORT_OF} {alt_vip_scl_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_vfr_0_avalon_slave} {avalon} {master};set_interface_property {alt_vip_vfr_0_avalon_slave} {EXPORT_OF} {alt_vip_vfr_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {audio_avalon_controller_s1} {avalon} {master};set_interface_property {audio_avalon_controller_s1} {EXPORT_OF} {audio_avalon_controller_s1_translator.avalon_anti_slave_0};add_interface {av_i2c_clk_pio_s1} {avalon} {master};set_interface_property {av_i2c_clk_pio_s1} {EXPORT_OF} {av_i2c_clk_pio_s1_translator.avalon_anti_slave_0};add_interface {av_i2c_data_pio_s1} {avalon} {master};set_interface_property {av_i2c_data_pio_s1} {EXPORT_OF} {av_i2c_data_pio_s1_translator.avalon_anti_slave_0};add_interface {button_pio_s1} {avalon} {master};set_interface_property {button_pio_s1} {EXPORT_OF} {button_pio_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_pio_s1} {avalon} {master};set_interface_property {led_pio_s1} {EXPORT_OF} {led_pio_s1_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {td_reset_pio_s1} {avalon} {master};set_interface_property {td_reset_pio_s1} {EXPORT_OF} {td_reset_pio_s1_translator.avalon_anti_slave_0};add_interface {touch_i2c_opencores_avalon_slave_0} {avalon} {master};set_interface_property {touch_i2c_opencores_avalon_slave_0} {EXPORT_OF} {touch_i2c_opencores_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {touch_int_n_s1} {avalon} {master};set_interface_property {touch_int_n_s1} {EXPORT_OF} {touch_int_n_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_mixer_0.control} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_rd} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_wr} {1};set_module_assignment {interconnect_id.alt_vip_clip_0.control} {1};set_module_assignment {interconnect_id.alt_vip_cts_0.master} {2};set_module_assignment {interconnect_id.alt_vip_cts_0.slave} {2};set_module_assignment {interconnect_id.alt_vip_scl_0.control} {3};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_master} {3};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_slave} {4};set_module_assignment {interconnect_id.audio_avalon_controller.s1} {5};set_module_assignment {interconnect_id.av_i2c_clk_pio.s1} {6};set_module_assignment {interconnect_id.av_i2c_data_pio.s1} {7};set_module_assignment {interconnect_id.button_pio.s1} {8};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {9};set_module_assignment {interconnect_id.led_pio.s1} {10};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {4};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {11};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {5};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {12};set_module_assignment {interconnect_id.sdram.s1} {13};set_module_assignment {interconnect_id.sys_clk_timer.s1} {14};set_module_assignment {interconnect_id.sysid.control_slave} {15};set_module_assignment {interconnect_id.td_reset_pio.s1} {16};set_module_assignment {interconnect_id.touch_i2c_opencores.avalon_slave_0} {17};set_module_assignment {interconnect_id.touch_int_n.s1} {18};" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016.v"
       type="VERILOG" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 89 starting:altera_mm_interconnect "submodules/DE10_Standard_Qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>163</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.025s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.017s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.018s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.013s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>182</b> modules, <b>619</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 185 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="alt_vip_vfr_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>alt_vip_vfr_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 179 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 160 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="alt_vip_vfr_0_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>alt_vip_vfr_0_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 154 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 153 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 112 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 111 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 110 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 109 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 107 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 106 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 105 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 104 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 98 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 90 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 87 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 86 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 84 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 83 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 82 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 79 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 78 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 77 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 62 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016"</message>
   <message level="Info" culprit="cmd_mux_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_016</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 59 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 56 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 40 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 38 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 35 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 34 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 32 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 1 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 11 starting:altera_avalon_st_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_016"><![CDATA["<b>avalon_st_adapter_016</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_016</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_016</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:16.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:5,1:6,2:7,3:0,4:1,5:2,6:3,7:4,NUM_RCVRS=8,SENDER_IRQ_WIDTH=32"
   instancePathKey="DE10_Standard_Qsys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="16.1"
   name="DE10_Standard_Qsys_irq_mapper">
  <parameter name="NUM_RCVRS" value="8" />
  <parameter name="IRQ_MAP" value="0:5,1:6,2:7,3:0,4:1,5:2,6:3,7:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 266 starting:altera_irq_mapper "submodules/DE10_Standard_Qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:16.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="DE10_Standard_Qsys:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="16.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys"
     as="irq_synchronizer,irq_synchronizer_001,irq_synchronizer_002" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 265 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="DE10_Standard_Qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys"
     as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 262 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DE10_Standard_Qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=800,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=800,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:video_in_resp"
   kind="alt_vip_video_input_bridge_resp"
   version="16.1"
   name="alt_vip_video_input_bridge_resp">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="800" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="800" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="VIB_MODE" value="FULL" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1" as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0"
     as="video_in_resp_0" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0" as="video_in_resp" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0"
     as="vib_resp0,vib_resp1" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0" as="video_in_resp" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_0" as="video_in_resp" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_1" as="video_in_resp" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="video_in_resp" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in"
     as="vid_front" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:video_out"
   kind="alt_vip_video_output_bridge"
   version="16.1"
   name="alt_vip_video_output_bridge">
  <parameter name="LOW_LATENCY_COMMAND_MODE" value="0" />
  <parameter name="SOP_PRE_ALIGNED" value="0" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="NO_CONCATENATION" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0" as="video_out_0" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cvi_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0" as="vob" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_0" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_1" as="video_out" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="video_out" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 259 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:video_in_cmd"
   kind="alt_vip_video_input_bridge_cmd"
   version="16.1"
   name="alt_vip_video_input_bridge_cmd">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1" as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0"
     as="video_in_cmd_0" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0"
     as="vib_cmd0,vib_cmd1" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0" as="video_in_cmd" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_0" as="video_in_cmd" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_1" as="video_in_cmd" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="video_in_cmd" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in"
     as="vid_back" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_clipper_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LEFT_OFFSET=800,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PIPELINE_DATA_OUTPUT=0,PIXELS_IN_PARALLEL=1,RIGHT_OFFSET=480,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:clipper_core"
   kind="alt_vip_clipper_alg_core"
   version="16.1"
   name="alt_vip_clipper_alg_core">
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LEFT_OFFSET" value="800" />
  <parameter name="PIPELINE_DATA_OUTPUT" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="RIGHT_OFFSET" value="480" />
  <parameter name="MAX_IN_WIDTH" value="800" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="2" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_clipper_alg_core/alt_vip_clipper_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1" as="clipper_core" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_0" as="clipper_core" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_1" as="clipper_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 257 starting:alt_vip_clipper_alg_core "submodules/alt_vip_clipper_alg_core"</message>
   <message level="Info" culprit="clipper_core"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_alg_core</b> "<b>clipper_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_clipper_scheduler:16.1:BOTTOM_OFFSET=0,CONTEXT_WIDTH=8,DST_WIDTH=8,LEFT_OFFSET=0,LIMITED_READBACK=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=800,OUT_HEIGHT=480,OUT_WIDTH=800,PIPELINE_READY=1,RECTANGLE_MODE=1,RIGHT_OFFSET=0,RUNTIME_CONTROL=0,SRC_WIDTH=8,TASK_WIDTH=8,TOP_OFFSET=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:scheduler"
   kind="alt_vip_clipper_scheduler"
   version="16.1"
   name="alt_vip_clipper_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="OUT_WIDTH" value="800" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LEFT_OFFSET" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="RIGHT_OFFSET" value="0" />
  <parameter name="MAX_IN_WIDTH" value="800" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="TOP_OFFSET" value="0" />
  <parameter name="BOTTOM_OFFSET" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="OUT_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="RECTANGLE_MODE" value="1" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_clipper_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_clipper_scheduler/alt_vip_clipper_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1" as="scheduler" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_0" as="scheduler" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_1" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 256 starting:alt_vip_clipper_scheduler "submodules/alt_vip_clipper_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_clipper_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:user_packet_demux"
   kind="alt_vip_packet_demux"
   version="16.1"
   name="alt_vip_packet_demux">
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="SHIFT_ADDRESS_BITS" value="0" />
  <parameter name="DATA_WIDTH_INT" value="24" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="24" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="CLIP_ADDRESS_BITS" value="0" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1"
     as="user_packet_demux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0" as="input_0_demux" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0"
     as="user_packet_demux" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_clip_0"
     as="user_packet_demux" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_clip_1"
     as="user_packet_demux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="input_demux" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="middle_demux" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_clp_1:.:user_packet_mux"
   kind="alt_vip_packet_mux"
   version="16.1"
   name="alt_vip_packet_mux">
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="DATA_WIDTH_INT" value="24" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="NAME" value="undefined" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="24" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_clp_1"
     as="user_packet_mux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0" as="output_0_mux" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0"
     as="user_packet_mux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0" as="output_mux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_0" as="user_packet_mux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_clip_1" as="user_packet_mux" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="output_mux" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="middle_mux" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cps_alg_core:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=0,INPUT_0_NUMBER_OF_COLOR_PLANES=2,INPUT_0_PIXELS_IN_PARALLEL=1,INPUT_0_TWO_PIXELS_PATTERN=0,INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,INPUT_1_NUMBER_OF_COLOR_PLANES=3,INPUT_1_PIXELS_IN_PARALLEL=1,INPUT_1_TWO_PIXELS_PATTERN=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,NUMBER_ROUTING_ENGINES=1,OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_0_NUMBER_OF_COLOR_PLANES=2,OUTPUT_0_PATTERN=0,1,OUTPUT_0_PIXELS_IN_PARALLEL=1,OUTPUT_0_TWO_PIXELS_PATTERN=0,OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL=1,OUTPUT_1_NUMBER_OF_COLOR_PLANES=3,OUTPUT_1_PATTERN=0,OUTPUT_1_PIXELS_IN_PARALLEL=1,OUTPUT_1_TWO_PIXELS_PATTERN=0,PIPELINE_READY=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_cps_0:.:cps_core"
   kind="alt_vip_cps_alg_core"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core">
  <parameter name="NUMBER_OF_OUTPUTS" value="1" />
  <parameter name="INPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_0_PATTERN" value="0,1" />
  <parameter name="OUTPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="NUMBER_OF_INPUTS" value="1" />
  <parameter name="INPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_1_PATTERN" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="INPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="INPUT_1_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="OUTPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="INPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="NUMBER_ROUTING_ENGINES" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="INPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_1_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="INPUT_0_NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_0_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_TWO_PIXELS_PATTERN" value="0" />
  <parameter name="OUTPUT_1_NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="OUTPUT_0_COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_cps_alg_core/alt_vip_cps_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0" as="cps_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 253 starting:alt_vip_cps_alg_core "submodules/DE10_Standard_Qsys_alt_vip_cl_cps_0_cps_core"</message>
   <message level="Info" culprit="cps_core"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_alg_core</b> "<b>cps_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cps_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,LINE_SPLITTING_ALLOWED=0,NUMBER_OF_INPUTS=1,NUMBER_OF_OUTPUTS=1,OUTPUT_0_WIDTH_MOD=0,OUTPUT_1_WIDTH_MOD=0,PIPELINE_READY=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKET_SUPPORT=PASSTHROUGH,USER_PKT_0_TO_0=1,USER_PKT_0_TO_1=0,USER_PKT_1_TO_0=0,USER_PKT_1_TO_1=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_cps_0:.:cps_scheduler"
   kind="alt_vip_cps_scheduler"
   version="16.1"
   name="alt_vip_cps_scheduler">
  <parameter name="NUMBER_OF_OUTPUTS" value="1" />
  <parameter name="USER_PKT_0_TO_1" value="0" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="USER_PKT_0_TO_0" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUMBER_OF_INPUTS" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_1_WIDTH_MOD" value="0" />
  <parameter name="LINE_SPLITTING_ALLOWED" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_PKT_1_TO_0" value="0" />
  <parameter name="OUTPUT_0_WIDTH_MOD" value="0" />
  <parameter name="USER_PKT_1_TO_1" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cps_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cps_scheduler/alt_vip_cps_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0" as="cps_scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 252 starting:alt_vip_cps_scheduler "submodules/alt_vip_cps_scheduler"</message>
   <message level="Info" culprit="cps_scheduler"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cps_scheduler</b> "<b>cps_scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=1,NUMBER_OF_COLOR_PLANES_OUT=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_cps_0:.:input_0_user_pkt_conv"
   kind="alt_vip_cpp_converter"
   version="16.1"
   name="alt_vip_cpp_converter">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES_IN" value="1" />
  <parameter name="PIXELS_IN_PARALLEL_IN" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL_OUT" value="1" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES_OUT" value="2" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_cps_0"
     as="input_0_user_pkt_conv" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="symbol_conv" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_crs_422_to_var:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,ENABLE_420=0,ENABLE_422=0,ENABLE_444=1,HORIZ_ALGORITHM=NEAREST_NEIGHBOUR,HORIZ_CO_SITING=LEFT,HORIZ_ENABLE_LUMA_ADAPT=0,MAX_HEIGHT=480,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIP_IN=1,PIP_OUT=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VERT_ALGORITHM=BILINEAR,VERT_CO_SITING=TOP(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1)(alt_vip_cpp_converter:16.1:BITS_PER_SYMBOL=8,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=2,NUMBER_OF_COLOR_PLANES_OUT=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_crs_0:.:inst_crs_int"
   kind="alt_vip_cl_crs_422_to_var"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int">
  <parameter name="VERT_CO_SITING" value="TOP" />
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="PIP_IN" value="1" />
  <parameter name="ENABLE_420" value="0" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="HORIZ_CO_SITING" value="LEFT" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="HORIZ_ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="VERT_ALGORITHM" value="BILINEAR" />
  <parameter name="ENABLE_444" value="1" />
  <parameter name="ENABLE_422" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="HORIZ_ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIP_OUT" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cpp_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/full_ip/cl_crs/alt_vip_cl_crs_422_to_var_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_cpp_converter/alt_vip_cpp_converter_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0" as="inst_crs_int" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 243 starting:alt_vip_cl_crs_422_to_var "submodules/DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_crs_h_up_core</b> "<b>submodules/alt_vip_crs_h_up_core</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_cpp_converter</b> "<b>submodules/alt_vip_cpp_converter</b>"]]></message>
   <message level="Debug" culprit="inst_crs_int"><![CDATA["<b>inst_crs_int</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="inst_crs_int"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_cl_crs_422_to_var</b> "<b>inst_crs_int</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 255 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="user_packet_demux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_demux</b> "<b>user_packet_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 6 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_cpp_converter "submodules/alt_vip_cpp_converter"</message>
   <message level="Info" culprit="input_0_user_pkt_conv"><![CDATA["<b>alt_vip_cl_cps_0</b>" instantiated <b>alt_vip_cpp_converter</b> "<b>input_0_user_pkt_conv</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 254 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="user_packet_mux"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_packet_mux</b> "<b>user_packet_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_crs_scheduler:16.1:ALGORITHM=BILINEAR,CO_SITING=TOP,ENABLE_420_IN=0,ENABLE_420_OUT=0,ENABLE_422_IN=1,ENABLE_422_OUT=0,ENABLE_444_IN=0,ENABLE_444_OUT=1,LIMITED_READBACK=0,PIPELINE_READY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,VARIABLE_SIDE=NEITHER"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_crs_0:.:scheduler"
   kind="alt_vip_crs_scheduler"
   version="16.1"
   name="alt_vip_crs_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="VARIABLE_SIDE" value="NEITHER" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="ENABLE_422_OUT" value="0" />
  <parameter name="CO_SITING" value="TOP" />
  <parameter name="ENABLE_422_IN" value="1" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="ENABLE_444_IN" value="0" />
  <parameter name="ENABLE_420_IN" value="0" />
  <parameter name="ENABLE_444_OUT" value="1" />
  <parameter name="ENABLE_420_OUT" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_crs_scheduler/alt_vip_crs_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 248 starting:alt_vip_crs_scheduler "submodules/alt_vip_crs_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_crs_0</b>" instantiated <b>alt_vip_crs_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_csc_alg_core:16.1:BITS_PER_SYMBOL_IN=8,BITS_PER_SYMBOL_OUT=8,COEFFICIENT_A0=517,COEFFICIENT_A1=-100,COEFFICIENT_A2=0,COEFFICIENT_B0=0,COEFFICIENT_B1=-208,COEFFICIENT_B2=409,COEFFICIENT_C0=298,COEFFICIENT_C1=298,COEFFICIENT_C2=298,COEFFICIENT_S0=-70894,COEFFICIENT_S1=34685,COEFFICIENT_S2=-57065,COEFF_FRACTION_BITS=8,COEFF_INTEGER_BITS=2,COEFF_SIGNED=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,MOVE_BINARY_POINT_RIGHT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,ROUNDING_METHOD=ROUND_HALF_UP,RUNTIME_CONTROL=0,SOURCE_ID=0,SRC_WIDTH=8,SUMMAND_FRACTION_BITS=8,SUMMAND_INTEGER_BITS=9,SUMMAND_SIGNED=1,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_csc_0:.:csc_core"
   kind="alt_vip_csc_alg_core"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core">
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="SUMMAND_INTEGER_BITS" value="9" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="ROUNDING_METHOD" value="ROUND_HALF_UP" />
  <parameter name="SUMMAND_SIGNED" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SUMMAND_FRACTION_BITS" value="8" />
  <parameter name="BITS_PER_SYMBOL_OUT" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="COEFFICIENT_B0" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="COEFFICIENT_B1" value="-208" />
  <parameter name="COEFFICIENT_B2" value="409" />
  <parameter name="COEFF_SIGNED" value="1" />
  <parameter name="COEFFICIENT_S0" value="-70894" />
  <parameter name="SOURCE_ID" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="COEFFICIENT_S1" value="34685" />
  <parameter name="COEFFICIENT_S2" value="-57065" />
  <parameter name="MOVE_BINARY_POINT_RIGHT" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="COEFFICIENT_C0" value="298" />
  <parameter name="COEFF_INTEGER_BITS" value="2" />
  <parameter name="BITS_PER_SYMBOL_IN" value="8" />
  <parameter name="COEFFICIENT_C1" value="298" />
  <parameter name="COEFFICIENT_A0" value="517" />
  <parameter name="COEFFICIENT_C2" value="298" />
  <parameter name="COEFF_FRACTION_BITS" value="8" />
  <parameter name="COEFFICIENT_A1" value="-100" />
  <parameter name="COEFFICIENT_A2" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_csc_alg_core/alt_vip_csc_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="csc_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 247 starting:alt_vip_csc_alg_core "submodules/DE10_Standard_Qsys_alt_vip_cl_csc_0_csc_core"</message>
   <message level="Info" culprit="csc_core"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_alg_core</b> "<b>csc_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_csc_scheduler:16.1:COEFF_WIDTH=18,LIMITED_READBACK=0,PIPELINE_READY=0,RUNTIME_CONTROL=0,USER_PACKET_SUPPORT=PASSTHROUGH"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_csc_0:.:scheduler"
   kind="alt_vip_csc_scheduler"
   version="16.1"
   name="alt_vip_csc_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="COEFF_WIDTH" value="18" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_csc_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_csc_scheduler/alt_vip_csc_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 243 starting:alt_vip_csc_scheduler "submodules/alt_vip_csc_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_csc_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_bps_converter:16.1:COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CONVERSION_MODE=LSB,DST_WIDTH=8,INPUT_BITS_PER_SYMBOL=8,NUMBER_OF_COLOR_PLANES=3,OUTPUT_BITS_PER_SYMBOL=8,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_csc_0:.:bps_converter"
   kind="alt_vip_bps_converter"
   version="16.1"
   name="alt_vip_bps_converter">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="CONVERSION_MODE" value="LSB" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="OUTPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="INPUT_BITS_PER_SYMBOL" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_bps_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_bps_converter/alt_vip_bps_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="bps_converter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 241 starting:alt_vip_bps_converter "submodules/alt_vip_bps_converter"</message>
   <message level="Info" culprit="bps_converter"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_bps_converter</b> "<b>bps_converter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_guard_bands_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,ENABLE_CMD_PORT=0,IS_422=0,NUMBER_OF_COLOR_PLANES=3,OUTPUT_GUARD_BAND_LOWER_0=16,OUTPUT_GUARD_BAND_LOWER_1=16,OUTPUT_GUARD_BAND_LOWER_2=16,OUTPUT_GUARD_BAND_LOWER_3=0,OUTPUT_GUARD_BAND_UPPER_0=240,OUTPUT_GUARD_BAND_UPPER_1=240,OUTPUT_GUARD_BAND_UPPER_2=240,OUTPUT_GUARD_BAND_UPPER_3=255,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SIGNED_INPUT=0,SIGNED_OUTPUT=0,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_csc_0:.:guard_band_in"
   kind="alt_vip_guard_bands_alg_core"
   version="16.1"
   name="alt_vip_guard_bands_alg_core">
  <parameter name="OUTPUT_GUARD_BAND_LOWER_0" value="16" />
  <parameter name="SIGNED_INPUT" value="0" />
  <parameter name="OUTPUT_GUARD_BAND_LOWER_1" value="16" />
  <parameter name="OUTPUT_GUARD_BAND_LOWER_2" value="16" />
  <parameter name="SIGNED_OUTPUT" value="0" />
  <parameter name="OUTPUT_GUARD_BAND_LOWER_3" value="0" />
  <parameter name="SOURCE_ID" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_1" value="240" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_2" value="240" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_0" value="240" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_GUARD_BAND_UPPER_3" value="255" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ENABLE_CMD_PORT" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_guard_bands_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_guard_bands_alg_core/alt_vip_guard_bands_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_csc_0" as="guard_band_in" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 239 starting:alt_vip_guard_bands_alg_core "submodules/alt_vip_guard_bands_alg_core"</message>
   <message level="Info" culprit="guard_band_in"><![CDATA["<b>alt_vip_cl_csc_0</b>" instantiated <b>alt_vip_guard_bands_alg_core</b> "<b>guard_band_in</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvi_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_DEPTH=1,BPS=8,CHANNEL_WIDTH=1,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=0,EXTRACT_TOTAL_RESOLUTION=1,FAMILY=Cyclone V,FIFO_DEPTH=2048,GENERATE_ANC=0,GENERATE_VID_F=0,H_ACTIVE_PIXELS=720,INTERLACED=1,MATCH_CTRLDATA_PKT_CLIP_BASIC=0,MATCH_CTRLDATA_PKT_PAD_ADV=0,NUMBER_OF_COLOUR_PLANES=2,OVERFLOW_HANDLING=0,PIXELS_IN_PARALLEL=1,SEND_LINES=0,STD_WIDTH=1,SYNC_TO=0,USE_CHANNEL=0,USE_CONTROL=0,USE_EMBEDDED_SYNCS=1,USE_HDMI_DEPRICATION=0,USE_STD=0,V_ACTIVE_LINES_F0=288,V_ACTIVE_LINES_F1=288"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_cvi_0:.:cvi_core"
   kind="alt_vip_cvi_core"
   version="16.1"
   name="alt_vip_cvi_core">
  <parameter name="FIFO_DEPTH" value="2048" />
  <parameter name="BPS" value="8" />
  <parameter name="GENERATE_VID_F" value="0" />
  <parameter name="GENERATE_ANC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="V_ACTIVE_LINES_F0" value="288" />
  <parameter name="V_ACTIVE_LINES_F1" value="288" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="SEND_LINES" value="0" />
  <parameter name="OVERFLOW_HANDLING" value="0" />
  <parameter name="USE_CHANNEL" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="720" />
  <parameter name="ANC_DEPTH" value="1" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="USE_STD" value="0" />
  <parameter name="INTERLACED" value="1" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="USE_HDMI_DEPRICATION" value="0" />
  <parameter name="MATCH_CTRLDATA_PKT_PAD_ADV" value="0" />
  <parameter name="SYNC_TO" value="0" />
  <parameter name="EXTRACT_TOTAL_RESOLUTION" value="1" />
  <parameter name="MATCH_CTRLDATA_PKT_CLIP_BASIC" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_register_addresses.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_av_st_output.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_embedded_sync_extractor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_resolution_detection.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sample_counter.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_polarity_convertor.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_write_buffer_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_sync_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_pixel_deprication.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vip_cvi_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_cvi_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvi_core/alt_vip_cvi_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_cvi_0" as="cvi_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 238 starting:alt_vip_cvi_core "submodules/alt_vip_cvi_core"</message>
   <message level="Info" culprit="cvi_core"><![CDATA["<b>alt_vip_cl_cvi_0</b>" instantiated <b>alt_vip_cvi_core</b> "<b>cvi_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=4096,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0:.:video_in"
   kind="alt_vip_video_input_bridge"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="4096" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6_H6" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="FULL" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0" as="video_in" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 236 starting:alt_vip_video_input_bridge "submodules/DE10_Standard_Qsys_alt_vip_cl_dil_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 260 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 258 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_clp_1</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_dil_algorithm:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,IS_422=1,NUMBER_OF_COLOR_PLANES=2,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0:.:dil_algo"
   kind="alt_vip_dil_algorithm"
   version="16.1"
   name="alt_vip_dil_algorithm">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_algorithm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_dil_algorithm/alt_vip_dil_algorithm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0" as="dil_algo" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 237 starting:alt_vip_dil_algorithm "submodules/alt_vip_dil_algorithm"</message>
   <message level="Info" culprit="dil_algo"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_algorithm</b> "<b>dil_algo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_dil_bob_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD_TYPE_TO_DEINTERLACE=0,FRAME_FOR_FIELD_MODE=1,LIMITED_READBACK=0,MAX_FIELD_HEIGHT=288,MAX_LINE_LENGTH=4096,RUNTIME_CONTROL=0,SOURCE_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0:.:scheduler"
   kind="alt_vip_dil_bob_scheduler"
   version="16.1"
   name="alt_vip_dil_bob_scheduler">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_dil_bob_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_dil_bob_scheduler/alt_vip_dil_bob_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 235 starting:alt_vip_dil_bob_scheduler "submodules/alt_vip_dil_bob_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_dil_bob_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=1,FAMILY=Cyclone V,FIFO_SIZE=16,KERNEL_CENTER_0=1,KERNEL_CENTER_1=1,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=2,KERNEL_SIZE_1=1,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=1,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=720,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=VARIABLE,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=2,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=16,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0:.:edi_line_buffer"
   kind="alt_vip_line_buffer"
   version="16.1"
   name="alt_vip_line_buffer">
  <parameter name="OUTPUT_PORTS" value="2" />
  <parameter name="SOURCE_ADDRESS" value="0" />
  <parameter name="TRACK_LINE_LENGTH" value="1" />
  <parameter name="FIFO_SIZE" value="16" />
  <parameter name="KERNEL_SIZE_2" value="8" />
  <parameter name="KERNEL_SIZE_3" value="8" />
  <parameter name="OUTPUT_MUX_SEL" value="VARIABLE" />
  <parameter name="KERNEL_SIZE_0" value="2" />
  <parameter name="MODE" value="RATE_MATCHING" />
  <parameter name="KERNEL_SIZE_1" value="1" />
  <parameter name="KERNEL_SIZE_6" value="8" />
  <parameter name="KERNEL_SIZE_7" value="8" />
  <parameter name="KERNEL_SIZE_4" value="8" />
  <parameter name="ENABLE_PIPELINE_REG" value="0" />
  <parameter name="KERNEL_SIZE_5" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="PIXEL_WIDTH" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="ENABLE_FIFOS" value="0" />
  <parameter name="CONVERT_TO_1_PIP" value="0" />
  <parameter name="ENABLE_RECEIVE_ONLY_CMD" value="1" />
  <parameter name="KERNEL_CENTER_5" value="3" />
  <parameter name="KERNEL_CENTER_4" value="3" />
  <parameter name="KERNEL_CENTER_7" value="3" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="KERNEL_CENTER_6" value="3" />
  <parameter name="KERNEL_CENTER_1" value="1" />
  <parameter name="KERNEL_CENTER_0" value="1" />
  <parameter name="KERNEL_CENTER_3" value="3" />
  <parameter name="KERNEL_CENTER_2" value="3" />
  <parameter name="OUTPUT_OPTION" value="UNPIPELINED" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="KERNEL_START_2" value="0" />
  <parameter name="KERNEL_START_1" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="KERNEL_START_6" value="0" />
  <parameter name="KERNEL_START_5" value="0" />
  <parameter name="KERNEL_START_4" value="0" />
  <parameter name="KERNEL_START_3" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="KERNEL_START_7" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0"
     as="edi_line_buffer" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="line_buffer_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 234 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="edi_line_buffer"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>edi_line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_duplicator:16.1:ALWAYS_DUPLICATE_ALL=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=16,DATA_WIDTH_INT=16,DEPTH=4,DST_ID_0=0,DST_ID_1=0,DST_ID_10=0,DST_ID_11=0,DST_ID_12=0,DST_ID_13=0,DST_ID_14=0,DST_ID_15=0,DST_ID_2=0,DST_ID_3=0,DST_ID_4=0,DST_ID_5=0,DST_ID_6=0,DST_ID_7=0,DST_ID_8=0,DST_ID_9=0,DST_WIDTH=8,DUPLICATOR_FANOUT=2,NAME=undefined,PIPELINE_READY=1,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0,USE_COMMAND=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0:.:video_in_duplicator"
   kind="alt_vip_packet_duplicator"
   version="16.1"
   name="alt_vip_packet_duplicator">
  <parameter name="DST_ID_3" value="0" />
  <parameter name="DST_ID_2" value="0" />
  <parameter name="DST_ID_5" value="0" />
  <parameter name="DST_ID_4" value="0" />
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="DST_ID_7" value="0" />
  <parameter name="DST_ID_6" value="0" />
  <parameter name="DATA_WIDTH_INT" value="16" />
  <parameter name="DST_ID_9" value="0" />
  <parameter name="DST_ID_8" value="0" />
  <parameter name="DUPLICATOR_FANOUT" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_ID_1" value="0" />
  <parameter name="DST_ID_0" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="DST_ID_12" value="0" />
  <parameter name="DST_ID_11" value="0" />
  <parameter name="DST_ID_10" value="0" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="DST_ID_15" value="0" />
  <parameter name="DST_ID_14" value="0" />
  <parameter name="DST_ID_13" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <parameter name="USE_COMMAND" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="NAME" value="undefined" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ALWAYS_DUPLICATE_ALL" value="0" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="DEPTH" value="4" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_duplicator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_duplicator/alt_vip_packet_duplicator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0"
     as="video_in_duplicator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 233 starting:alt_vip_packet_duplicator "submodules/alt_vip_packet_duplicator"</message>
   <message level="Info" culprit="video_in_duplicator"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_packet_duplicator</b> "<b>video_in_duplicator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=16,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=16,PIPELINE_READY=1,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=16,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_dil_0:.:video_in_op0_pipNto1"
   kind="alt_vip_pip_converter_core"
   version="16.1"
   name="alt_vip_pip_converter_core">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="PIXELS_IN_PARALLEL_IN" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL_OUT" value="1" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="INPUT_FIFO_DEPTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="OUTPUT_FIFO_DEPTH" value="16" />
  <parameter name="PIXEL_WIDTH" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_dil_0"
     as="video_in_op0_pipNto1,edi_line_buffer_pip_convertor,dil_algo_pip_convertor" />
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="seq_to_par_0" />
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="pip_other" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 232 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="video_in_op0_pipNto1"><![CDATA["<b>alt_vip_cl_dil_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>video_in_op0_pipNto1</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=480,MAX_WIDTH=800,OUTPUT_FORMAT=4.4.4,PATTERN=uniform,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USE_BACKGROUND_AS_BORDER=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_mixer_0:.:tpg"
   kind="alt_vip_tpg_alg_core"
   version="16.1"
   name="alt_vip_tpg_alg_core">
  <parameter name="UNIFORM_VALUE_RY" value="0" />
  <parameter name="MAX_WIDTH" value="800" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="INTERLACING" value="prog" />
  <parameter name="UNIFORM_VALUE_BCR" value="0" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="uniform" />
  <parameter name="USE_BACKGROUND_AS_BORDER" value="1" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="UNIFORM_VALUE_GCB" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0" as="tpg" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 224 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_mix_alg_core:16.1:ALPHA_ENABLE=0,ALPHA_STREAMS_ENABLE=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=800,NO_OF_INPUTS=2,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_mixer_0:.:mixer_core"
   kind="alt_vip_mix_alg_core"
   version="16.1"
   name="alt_vip_mix_alg_core">
  <parameter name="NO_OF_INPUTS" value="2" />
  <parameter name="MAX_WIDTH" value="800" />
  <parameter name="LAYER_POSITION_ENABLE" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="2" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ALPHA_ENABLE" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ALPHA_STREAMS_ENABLE" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/alt_vip_mix_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0" as="mixer_core" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 223 starting:alt_vip_mix_alg_core "submodules/alt_vip_mix_alg_core"</message>
   <message level="Info" culprit="mixer_core"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_alg_core</b> "<b>mixer_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_mix_scheduler:16.1:ALPHA_ENABLE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,FRAME_HEIGHT=480,FRAME_WIDTH=800,LAYER_POSITION_ENABLE=0,NO_OF_INPUTS=2,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKETS_SUPPORTED=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_mixer_0:.:scheduler"
   kind="alt_vip_mix_scheduler"
   version="16.1"
   name="alt_vip_mix_scheduler">
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="USER_PACKETS_SUPPORTED" value="0" />
  <parameter name="UNIFORM_VALUE_RY" value="0" />
  <parameter name="NO_OF_INPUTS" value="2" />
  <parameter name="FRAME_HEIGHT" value="480" />
  <parameter name="LAYER_POSITION_ENABLE" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="UNIFORM_VALUE_BCR" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ALPHA_ENABLE" value="0" />
  <parameter name="FRAME_WIDTH" value="800" />
  <parameter name="UNIFORM_VALUE_GCB" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/alt_vip_mix_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 221 starting:alt_vip_mix_scheduler "submodules/alt_vip_mix_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=1,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=7,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=4,MM_RW_REG_BYTES=4,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=0,NUM_RW_REGISTERS=1,NUM_TRIGGER_REGISTERS=18,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=1,RESP_DEST=1,RESP_SOURCE=1,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_mixer_0:.:control"
   kind="alt_vip_control_slave"
   version="16.1"
   name="alt_vip_control_slave">
  <parameter name="PIPELINE_DATA" value="0" />
  <parameter name="RESP_SOURCE" value="1" />
  <parameter name="DOUT_SOURCE" value="1" />
  <parameter name="MM_TRIGGER_REG_BYTES" value="4" />
  <parameter name="NUM_RW_REGISTERS" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="USE_MEMORY" value="0" />
  <parameter name="RESP_DEST" value="1" />
  <parameter name="MM_RW_REG_BYTES" value="4" />
  <parameter name="FAST_REGISTER_UPDATES" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUM_INTERRUPTS" value="0" />
  <parameter name="MM_CONTROL_REG_BYTES" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="USE_16BIT_ADDRESSING" value="0" />
  <parameter name="NUM_BLOCKING_TRIGGER_REGISTERS" value="0" />
  <parameter name="DATA_INPUT" value="0" />
  <parameter name="DATA_OUTPUT" value="0" />
  <parameter name="PIPELINE_RESPONSE" value="0" />
  <parameter name="NUM_TRIGGER_REGISTERS" value="18" />
  <parameter name="MM_READ_REG_BYTES" value="4" />
  <parameter name="RESP_CONTEXT" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="MM_ADDR_WIDTH" value="7" />
  <parameter name="PIPELINE_READ" value="0" />
  <parameter name="NUM_READ_REGISTERS" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0" as="control" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 220 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_message_sink_terminator:16.1:CONTEXT_WIDTH=8,DATA_WIDTH=32,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_mixer_0:.:cmd_mux_term"
   kind="alt_vip_message_sink_terminator"
   version="16.1"
   name="alt_vip_message_sink_terminator">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/alt_vip_message_sink_terminator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_mixer_0"
     as="cmd_mux_term" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 219 starting:alt_vip_message_sink_terminator "submodules/alt_vip_message_sink_terminator"</message>
   <message level="Info" culprit="cmd_mux_term"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_message_sink_terminator</b> "<b>cmd_mux_term</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_wr_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=10,MAX_WIDTH=720,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_vfb_0:.:wr_ctrl"
   kind="alt_vip_vfb_wr_ctrl"
   version="16.1"
   name="alt_vip_vfb_wr_ctrl">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_SYMBOLS_IN_ANC_PACKET" value="10" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0" as="wr_ctrl" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 216 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_transfer:16.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=64,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=8,CONTEXT_WIDTH=8,DATA_WIDTH=16,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone V,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=4096,MAX_PACKET_SIZE_WRITE=345600,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_vfb_0:.:pkt_trans_wr"
   kind="alt_vip_packet_transfer"
   version="16.1"
   name="alt_vip_packet_transfer">
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="MAX_CONTEXT_NUMBER_WRITE" value="1" />
  <parameter name="CONTEXT_BUFFER_RATIO_READ" value="4" />
  <parameter name="MAX_PACKET_SIZE_READ" value="4096" />
  <parameter name="ENABLE_MM_OUTPUT_REGISTER" value="0" />
  <parameter name="RESPONSE_DETINATION_ID_WRITE" value="0" />
  <parameter name="RESPONSE_SOURCE_ID_WRITE" value="0" />
  <parameter name="WRITE_ENABLE" value="1" />
  <parameter name="BURST_ALIGNMENT" value="1" />
  <parameter name="ENABLE_MANY_COMMAND_WRITE" value="0" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="LOGIC_ONLY_SCFIFO_READ" value="1" />
  <parameter name="DOUT_MAX_DESTINATION_ID_NUM_READ" value="32" />
  <parameter name="ENABLE_ADV_SETTING_READ" value="0" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="USE_RESPONSE_WRITE" value="0" />
  <parameter name="PIPELINE_READY_READ" value="0" />
  <parameter name="READ_ENABLE" value="0" />
  <parameter name="ENABLE_PERIOD_MODE_READ" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="BURST_TARGET_WRITE" value="64" />
  <parameter name="MEM_ADDR_WIDTH" value="32" />
  <parameter name="SUPPORT_BEATS_OVERFLOW_PRETECTION" value="1" />
  <parameter name="DOUT_SOURCE_ID_READ" value="0" />
  <parameter name="COMB_OUTPUT_WRITE" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="COMB_OUTPUT_READ" value="0" />
  <parameter name="PIPELINE_READY_WRITE" value="0" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="CONTEXT_BUFFER_RATIO_WRITE" value="8" />
  <parameter name="MM_MSG_QUEUE_DEPTH_READ" value="8" />
  <parameter name="WRITE_HAS_PRIORITY" value="1" />
  <parameter name="ENABLE_COMMAND_BUFFER_READ" value="0" />
  <parameter name="PREFETCH_THRESHOLD_READ" value="1" />
  <parameter name="BURST_TARGET_READ" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ELEMENTS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_MSG_QUEUE_DEPTH_READ" value="4" />
  <parameter name="ENABLE_PERIOD_MODE_WRITE" value="0" />
  <parameter name="MAX_CONTEXT_NUMBER_READ" value="1" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="MAX_PACKET_SIZE_WRITE" value="345600" />
  <parameter name="ENABLE_ADV_SETTING_WRITE" value="0" />
  <parameter name="ENABLE_MANY_COMMAND_READ" value="0" />
  <parameter name="MAX_PACKET_NUM_WRITE" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0"
     as="pkt_trans_wr,pkt_trans_rd" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 215 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_rd_ctrl:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=2,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_vfb_0:.:rd_ctrl"
   kind="alt_vip_vfb_rd_ctrl"
   version="16.1"
   name="alt_vip_vfb_rd_ctrl">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0" as="rd_ctrl" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 214 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_sync_ctrl:16.1:ANC_BUFFER_LENGTH=256,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=1,DROP_INVALID_FIELDS=1,DROP_REPEAT_USER=1,DST_WIDTH=8,FRAME_BUFFER_LENGTH=691200,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=720,MEM_BASE_ADDR=16777216,MULTI_FRAME_DELAY=1,NUM_BUFFERS=3,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_vfb_0:.:sync_ctrl"
   kind="alt_vip_vfb_sync_ctrl"
   version="16.1"
   name="alt_vip_vfb_sync_ctrl">
  <parameter name="READER_RUNTIME_CONTROL" value="0" />
  <parameter name="MAX_WIDTH" value="720" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="IS_FRAME_READER" value="0" />
  <parameter name="INTERLACED_SUPPORT" value="0" />
  <parameter name="DROP_INVALID_FIELDS" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_SYNC_SLAVE" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="FRAME_BUFFER_LENGTH" value="691200" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="IS_SYNC_MASTER" value="0" />
  <parameter name="NUM_BUFFERS" value="3" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MULTI_FRAME_DELAY" value="1" />
  <parameter name="ANC_BUFFER_LENGTH" value="256" />
  <parameter name="CONTROLLED_DROP_REPEAT" value="0" />
  <parameter name="REPEAT_FRAMES" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DROP_FRAMES" value="1" />
  <parameter name="MEM_BASE_ADDR" value="16777216" />
  <parameter name="WRITER_RUNTIME_CONTROL" value="0" />
  <parameter name="DROP_REPEAT_USER" value="1" />
  <parameter name="IS_FRAME_WRITER" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_cl_vfb_0" as="sync_ctrl" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 211 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_scheduler:16.1:ALGORITHM=BILINEAR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=7,H_TAPS=2,IS_422=0,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=7,V_TAPS=2"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_scl_0:.:scheduler"
   kind="alt_vip_scaler_scheduler"
   version="16.1"
   name="alt_vip_scaler_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="MAX_OUT_WIDTH" value="800" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="COEFF_WIDTH" value="0" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="IS_422" value="0" />
  <parameter name="H_PHASE_BITS" value="7" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="H_TAPS" value="2" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="V_PHASE_BITS" value="7" />
  <parameter name="V_TAPS" value="2" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 194 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_kernel_creator:16.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=7,FRAC_BITS_W=7,IS_422=0,MAX_IN_HEIGHT=480,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=800,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_scl_0:.:kernel_creator"
   kind="alt_vip_scaler_kernel_creator"
   version="16.1"
   name="alt_vip_scaler_kernel_creator">
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="MAX_OUT_WIDTH" value="800" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_422" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FRAC_BITS_W" value="7" />
  <parameter name="FIXED_SIZE" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="FRAC_BITS_H" value="7" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="EXTRA_PIPELINE_REG" value="0" />
  <parameter name="RESP_SRC_ADDR" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="kernel_creator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 193 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=BILINEAR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=2,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=720,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=800,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=2"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_scl_0:.:scaler_core_0"
   kind="alt_vip_scaler_alg_core"
   version="16.1"
   name="DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0">
  <parameter name="MAX_OUT_WIDTH" value="800" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="ALGORITHM_NAME" value="BILINEAR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="DOUT_SRC_ADDRESS" value="0" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="V_TAPS" value="2" />
  <parameter name="V_INTEGER_BITS" value="0" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="H_KERNEL_BITS" value="8" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="MAX_IN_WIDTH" value="720" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="SHIFTED_MIRROR" value="0" />
  <parameter name="H_INTEGER_BITS" value="0" />
  <parameter name="V_SIGNED" value="0" />
  <parameter name="H_TAPS" value="2" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="EXTRA_PIPELINE_REG" value="1" />
  <parameter name="RIGHT_MIRROR" value="1" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LEFT_MIRROR" value="1" />
  <parameter name="H_SIGNED" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="J:/intelFPGA/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_alt_vip_scl_0" as="scaler_core_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 189 starting:alt_vip_scaler_alg_core "submodules/DE10_Standard_Qsys_alt_vip_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=67110944,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=120000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=28,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=255,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="DE10_Standard_Qsys:.:nios2_gen2_0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="16.1"
   name="DE10_Standard_Qsys_nios2_gen2_0_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="67110944" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="255" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;touch_i2c_opencores.avalon_slave_0&apos; start=&apos;0x4001000&apos; end=&apos;0x4001020&apos; type=&apos;i2c_opencores.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;touch_int_n.s1&apos; start=&apos;0x4001020&apos; end=&apos;0x4001030&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4001030&apos; end=&apos;0x4001038&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x9401000&apos; end=&apos;0x9401200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;alt_vip_vfr_0.avalon_slave&apos; start=&apos;0x9401200&apos; end=&apos;0x9401280&apos; type=&apos;alt_vip_vfr.avalon_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_cts_0.slave&apos; start=&apos;0x9401300&apos; end=&apos;0x9401380&apos; type=&apos;alt_vip_cts.slave&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x9401500&apos; end=&apos;0x9401520&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;alt_vip_clip_0.control&apos; start=&apos;0x9401580&apos; end=&apos;0x94015A0&apos; type=&apos;alt_vip_cl_clp.control&apos; /&gt;&lt;slave name=&apos;button_pio.s1&apos; start=&apos;0x94015C0&apos; end=&apos;0x94015D0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x94015E0&apos; end=&apos;0x94015F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_clk_pio.s1&apos; start=&apos;0x9401620&apos; end=&apos;0x9401630&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;av_i2c_data_pio.s1&apos; start=&apos;0x9401640&apos; end=&apos;0x9401650&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;audio_avalon_controller.s1&apos; start=&apos;0x9401660&apos; end=&apos;0x9401680&apos; type=&apos;audio_avalon_controller.s1&apos; /&gt;&lt;slave name=&apos;td_reset_pio.s1&apos; start=&apos;0x94016A0&apos; end=&apos;0x94016B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x94016D0&apos; end=&apos;0x94016D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;alt_vip_scl_0.control&apos; start=&apos;0x9401800&apos; end=&apos;0x9401A00&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="28" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="120000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sdram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sdram.s1&apos; start=&apos;0x0&apos; end=&apos;0x4000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4000800&apos; end=&apos;0x4001000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_nios2_gen2_0" as="cpu" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 186 starting:altera_nios2_gen2_unit "submodules/DE10_Standard_Qsys_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Standard_Qsys_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen/ --quartus_bindir=J:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen//DE10_Standard_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:39 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:39 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:41 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:41 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:42 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:43 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:46 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:47 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.02.06 13:58:48 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=9,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:alt_vip_vfr_0_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="alt_vip_vfr_0_avalon_master_translator,nios2_gen2_0_data_master_translator,nios2_gen2_0_instruction_master_translator,alt_vip_cl_vfb_0_mem_master_rd_translator,alt_vip_cl_vfb_0_mem_master_wr_translator,alt_vip_cts_0_master_translator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 185 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="alt_vip_vfr_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>alt_vip_vfr_0_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=120000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:onchip_memory2_0_s1_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="onchip_memory2_0_s1_translator,jtag_uart_avalon_jtag_slave_translator,alt_vip_vfr_0_avalon_slave_translator,touch_i2c_opencores_avalon_slave_0_translator,alt_vip_scl_0_control_translator,alt_vip_clip_0_control_translator,alt_vip_cl_mixer_0_control_translator,sysid_control_slave_translator,nios2_gen2_0_debug_mem_slave_translator,sys_clk_timer_s1_translator,led_pio_s1_translator,button_pio_s1_translator,av_i2c_clk_pio_s1_translator,av_i2c_data_pio_s1_translator,td_reset_pio_s1_translator,audio_avalon_controller_s1_translator,sdram_s1_translator,touch_int_n_s1_translator,alt_vip_cts_0_slave_translator" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 179 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=91,PKT_ADDR_SIDEBAND_L=91,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_CACHE_H=112,PKT_CACHE_L=109,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=92,PKT_DATA_SIDEBAND_L=92,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_QOS_H=94,PKT_QOS_L=94,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:alt_vip_vfr_0_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="alt_vip_vfr_0_avalon_master_agent,nios2_gen2_0_data_master_agent,nios2_gen2_0_instruction_master_agent,alt_vip_cl_vfb_0_mem_master_rd_agent,alt_vip_cl_vfb_0_mem_master_wr_agent,alt_vip_cts_0_master_agent" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 160 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="alt_vip_vfr_0_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>alt_vip_vfr_0_avalon_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_ORI_BURST_SIZE_H=117,PKT_ORI_BURST_SIZE_L=115,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_RESPONSE_STATUS_H=114,PKT_RESPONSE_STATUS_L=113,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:onchip_memory2_0_s1_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="onchip_memory2_0_s1_agent,jtag_uart_avalon_jtag_slave_agent,alt_vip_vfr_0_avalon_slave_agent,touch_i2c_opencores_avalon_slave_0_agent,alt_vip_scl_0_control_agent,alt_vip_clip_0_control_agent,alt_vip_cl_mixer_0_control_agent,sysid_control_slave_agent,nios2_gen2_0_debug_mem_slave_agent,sys_clk_timer_s1_agent,led_pio_s1_agent,button_pio_s1_agent,av_i2c_clk_pio_s1_agent,av_i2c_data_pio_s1_agent,td_reset_pio_s1_agent,audio_avalon_controller_s1_agent,sdram_s1_agent,touch_int_n_s1_agent,alt_vip_cts_0_slave_agent" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 154 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:onchip_memory2_0_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="onchip_memory2_0_s1_agent_rsp_fifo,jtag_uart_avalon_jtag_slave_agent_rsp_fifo,alt_vip_vfr_0_avalon_slave_agent_rsp_fifo,touch_i2c_opencores_avalon_slave_0_agent_rsp_fifo,touch_i2c_opencores_avalon_slave_0_agent_rdata_fifo,alt_vip_scl_0_control_agent_rsp_fifo,alt_vip_clip_0_control_agent_rsp_fifo,alt_vip_cl_mixer_0_control_agent_rsp_fifo,sysid_control_slave_agent_rsp_fifo,nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,sys_clk_timer_s1_agent_rsp_fifo,led_pio_s1_agent_rsp_fifo,button_pio_s1_agent_rsp_fifo,av_i2c_clk_pio_s1_agent_rsp_fifo,av_i2c_data_pio_s1_agent_rsp_fifo,td_reset_pio_s1_agent_rsp_fifo,audio_avalon_controller_s1_agent_rsp_fifo,audio_avalon_controller_s1_agent_rdata_fifo,sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo,touch_int_n_s1_agent_rsp_fifo,touch_int_n_s1_agent_rdata_fifo,alt_vip_cts_0_slave_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 153 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=12,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,END_ADDRESS=0x8020000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=12:1:0x8000000:0x8020000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x8000000,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x8000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="12:1:0x8000000:0x8020000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x8020000" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="12" />
  <parameter name="DESTINATION_ID" value="12" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 112 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=0010000000000000000,0000000000100000000,0000000000000001000,0100000000000000000,0000000000010000000,0000000000000000001,0000000000001000000,0000000000000000100,1000000000000000000,0000000001000000000,0000000000000100000,0000000100000000000,0000000010000000000,0000001000000000000,0000010000000000000,0001000000000000000,0000100000000000000,0000000000000000010,0000000000000010000,DECODER_TYPE=0,DEFAULT_CHANNEL=16,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,11,17,18,15,12,0,4,2,14,1,8,10,6,7,5,16,9,3,END_ADDRESS=0x4000000,0x4001000,0x4001020,0x4001030,0x4001038,0x8020000,0x9401200,0x9401280,0x9401380,0x9401520,0x94015a0,0x94015d0,0x94015f0,0x9401630,0x9401650,0x9401680,0x94016b0,0x94016d8,0x9401a00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=13:0010000000000000000:0x0:0x4000000:both:1:0:0:1,11:0000000000100000000:0x4000800:0x4001000:both:1:0:0:1,17:0000000000000001000:0x4001000:0x4001020:both:1:0:0:1,18:0100000000000000000:0x4001020:0x4001030:both:1:0:0:1,15:0000000000010000000:0x4001030:0x4001038:read:1:0:0:1,12:0000000000000000001:0x8000000:0x8020000:both:1:0:0:1,0:0000000000001000000:0x9401000:0x9401200:both:1:0:0:1,4:0000000000000000100:0x9401200:0x9401280:both:1:0:0:1,2:1000000000000000000:0x9401300:0x9401380:both:1:0:0:1,14:0000000001000000000:0x9401500:0x9401520:both:1:0:0:1,1:0000000000000100000:0x9401580:0x94015a0:both:1:0:0:1,8:0000000100000000000:0x94015c0:0x94015d0:both:1:0:0:1,10:0000000010000000000:0x94015e0:0x94015f0:both:1:0:0:1,6:0000001000000000000:0x9401620:0x9401630:both:1:0:0:1,7:0000010000000000000:0x9401640:0x9401650:both:1:0:0:1,5:0001000000000000000:0x9401660:0x9401680:both:1:0:0:1,16:0000100000000000000:0x94016a0:0x94016b0:both:1:0:0:1,9:0000000000000000010:0x94016d0:0x94016d8:both:1:0:0:1,3:0000000000000010000:0x9401800:0x9401a00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000800,0x4001000,0x4001020,0x4001030,0x8000000,0x9401000,0x9401200,0x9401300,0x9401500,0x9401580,0x94015c0,0x94015e0,0x9401620,0x9401640,0x9401660,0x94016a0,0x94016d0,0x9401800,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both,both,both,read,both,both,both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x4000800,0x4001000,0x4001020,0x4001030,0x8000000,0x9401000,0x9401200,0x9401300,0x9401500,0x9401580,0x94015c0,0x94015e0,0x9401620,0x9401640,0x9401660,0x94016a0,0x94016d0,0x9401800" />
  <parameter name="DEFAULT_CHANNEL" value="16" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="13:0010000000000000000:0x0:0x4000000:both:1:0:0:1,11:0000000000100000000:0x4000800:0x4001000:both:1:0:0:1,17:0000000000000001000:0x4001000:0x4001020:both:1:0:0:1,18:0100000000000000000:0x4001020:0x4001030:both:1:0:0:1,15:0000000000010000000:0x4001030:0x4001038:read:1:0:0:1,12:0000000000000000001:0x8000000:0x8020000:both:1:0:0:1,0:0000000000001000000:0x9401000:0x9401200:both:1:0:0:1,4:0000000000000000100:0x9401200:0x9401280:both:1:0:0:1,2:1000000000000000000:0x9401300:0x9401380:both:1:0:0:1,14:0000000001000000000:0x9401500:0x9401520:both:1:0:0:1,1:0000000000000100000:0x9401580:0x94015a0:both:1:0:0:1,8:0000000100000000000:0x94015c0:0x94015d0:both:1:0:0:1,10:0000000010000000000:0x94015e0:0x94015f0:both:1:0:0:1,6:0000001000000000000:0x9401620:0x9401630:both:1:0:0:1,7:0000010000000000000:0x9401640:0x9401650:both:1:0:0:1,5:0001000000000000000:0x9401660:0x9401680:both:1:0:0:1,16:0000100000000000000:0x94016a0:0x94016b0:both:1:0:0:1,9:0000000000000000010:0x94016d0:0x94016d8:both:1:0:0:1,3:0000000000000010000:0x9401800:0x9401a00:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0010000000000000000,0000000000100000000,0000000000000001000,0100000000000000000,0000000000010000000,0000000000000000001,0000000000001000000,0000000000000000100,1000000000000000000,0000000001000000000,0000000000000100000,0000000100000000000,0000000010000000000,0000001000000000000,0000010000000000000,0001000000000000000,0000100000000000000,0000000000000000010,0000000000000010000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,read,both,both,both,both,both,both,both,both,both,both,both,both,both,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter
     name="END_ADDRESS"
     value="0x4000000,0x4001000,0x4001020,0x4001030,0x4001038,0x8020000,0x9401200,0x9401280,0x9401380,0x9401520,0x94015a0,0x94015d0,0x94015f0,0x9401630,0x9401650,0x9401680,0x94016b0,0x94016d8,0x9401a00" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="13" />
  <parameter
     name="DESTINATION_ID"
     value="13,11,17,18,15,12,0,4,2,14,1,8,10,6,7,5,16,9,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 111 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,11,END_ADDRESS=0x4000000,0x4001000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=13:10:0x0:0x4000000:both:1:0:0:1,11:01:0x4000800:0x4001000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x4000800,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x4000800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="13:10:0x0:0x4000000:both:1:0:0:1,11:01:0x4000800:0x4001000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x4000000,0x4001000" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="13" />
  <parameter name="DESTINATION_ID" value="13,11" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 110 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=13,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,END_ADDRESS=0x4000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=13:1:0x0:0x4000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="13:1:0x0:0x4000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x4000000" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="13" />
  <parameter name="DESTINATION_ID" value="13" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="router_003,router_004" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 109 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1000,0001,0100,0010,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,4,1,3,END_ADDRESS=0x9401200,0x9401280,0x94015a0,0x9401a00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x9401000:0x9401200:both:1:0:0:1,4:0001:0x9401200:0x9401280:both:1:0:0:1,1:0100:0x9401580:0x94015a0:both:1:0:0:1,3:0010:0x9401800:0x9401a00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x9401000,0x9401200,0x9401580,0x9401800,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x9401000,0x9401200,0x9401580,0x9401800" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:1000:0x9401000:0x9401200:both:1:0:0:1,4:0001:0x9401200:0x9401280:both:1:0:0:1,1:0100:0x9401580:0x94015a0:both:1:0:0:1,3:0010:0x9401800:0x9401a00:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1000,0001,0100,0010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x9401200,0x9401280,0x94015a0,0x9401a00" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,4,1,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 107 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:01:0x0:0x0:read:1:0:0:1,4:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=read,both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:01:0x0:0x0:read:1:0:0:1,4:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,4" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router_006" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 106 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="4:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="router_007,router_009,router_013,router_015,router_016,router_017,router_018,router_019,router_020,router_021,router_023,router_024" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 105 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,write"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="router_008,router_010,router_011,router_012" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 104 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_PROTECTION_H=108,PKT_PROTECTION_L=106,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x0:0x0:both:1:0:0:1,5:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=118,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_014"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_014">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:01:0x0:0x0:both:1:0:0:1,5:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="104" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="100" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="108" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="106" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router_014" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 98 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,0,1,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=86,PKT_DEST_ID_L=82,PKT_PROTECTION_H=90,PKT_PROTECTION_L=88,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:0001:0x0:0x0:both:1:0:0:1,5:0010:0x0:0x0:read:1:0:0:1,0:0100:0x0:0x0:read:1:0:0:1,1:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=100,TYPE_OF_TRANSACTION=both,read,read,write"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:router_022"
   kind="altera_merlin_router"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_router_022">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:0001:0x0:0x0:both:1:0:0:1,5:0010:0x0:0x0:read:1:0:0:1,0:0100:0x0:0x0:read:1:0:0:1,1:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="86" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="100" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="90" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="88" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,5,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="router_022" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 90 starting:altera_merlin_router "submodules/DE10_Standard_Qsys_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=104,PKT_DEST_ID_L=100,PKT_SRC_ID_H=99,PKT_SRC_ID_L=95,PKT_THREAD_ID_H=105,PKT_THREAD_ID_L=105,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=118,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:nios2_gen2_0_instruction_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="nios2_gen2_0_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 87 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_gen2_0_instruction_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_gen2_0_instruction_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=85,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=93,PKT_BURSTWRAP_H=85,PKT_BURSTWRAP_L=83,PKT_BURST_SIZE_H=88,PKT_BURST_SIZE_L=86,PKT_BURST_TYPE_H=90,PKT_BURST_TYPE_L=89,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=82,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=118"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:onchip_memory2_0_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="onchip_memory2_0_s1_burst_adapter,sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 86 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="120000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="cmd_demux,cmd_demux_003,cmd_demux_004,rsp_demux_001,rsp_demux_007,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_018" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 84 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=19,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="120000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="19" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 83 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=19"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="120000000" />
  <parameter name="VALID_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 82 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_demux_005"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="120000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="cmd_demux_005,rsp_demux_016" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 79 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="cmd_mux,cmd_mux_002,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_008" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 78 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_003,cmd_mux_007,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_017,cmd_mux_018" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 77 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=5,5,20,20,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:cmd_mux_016"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="5,5,20,20" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="cmd_mux_016" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 62 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_cmd_mux_016"</message>
   <message level="Info" culprit="cmd_mux_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_016</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=120000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="120000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="rsp_demux,rsp_demux_002,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 59 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=118,VALID_WIDTH=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_015,rsp_demux_017" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 56 starting:altera_merlin_demultiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="rsp_mux,rsp_mux_003,rsp_mux_004" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 40 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=19,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="19" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 38 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=118,USE_EXTERNAL_ARB=0"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:rsp_mux_005"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE10_Standard_Qsys_mm_interconnect_0" as="rsp_mux_005" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 35 starting:altera_merlin_multiplexer "submodules/DE10_Standard_Qsys_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=67,IN_PKT_BURSTWRAP_L=65,IN_PKT_BURST_SIZE_H=70,IN_PKT_BURST_SIZE_L=68,IN_PKT_BURST_TYPE_H=72,IN_PKT_BURST_TYPE_L=71,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=64,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=99,IN_PKT_ORI_BURST_SIZE_L=97,IN_PKT_RESPONSE_STATUS_H=96,IN_PKT_RESPONSE_STATUS_L=95,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=100,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=88,OUT_PKT_BURST_SIZE_L=86,OUT_PKT_BURST_TYPE_H=90,OUT_PKT_BURST_TYPE_L=89,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=82,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=117,OUT_PKT_ORI_BURST_SIZE_L=115,OUT_PKT_RESPONSE_STATUS_H=114,OUT_PKT_RESPONSE_STATUS_L=113,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=118,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:sdram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="117" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="115" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="99" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(117:115) response_status(114:113) cache(112:109) protection(108:106) thread_id(105) dest_id(104:100) src_id(99:95) qos(94) begin_burst(93) data_sideband(92) addr_sideband(91) burst_type(90:89) burst_size(88:86) burstwrap(85:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(99:97) response_status(96:95) cache(94:91) protection(90:88) thread_id(87) dest_id(86:82) src_id(81:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="97" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="sdram_s1_rsp_width_adapter,sdram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 34 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=120000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=118,CHANNEL_WIDTH=19,DATA_WIDTH=118,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="16.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="118" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="120000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="19" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 32 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_017,avalon_st_adapter_018" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 26 starting:altera_avalon_st_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 1 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSXFC6D6F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:avalon_st_adapter_016"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0"
     as="avalon_st_adapter_016" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 11 starting:altera_avalon_st_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_016"><![CDATA["<b>avalon_st_adapter_016</b>" reuses <b>error_adapter</b> "<b>submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_016"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_016</b>"]]></message>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_016</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_crs_h_up_core:16.1:ALGORITHM=NEAREST_NEIGHBOUR,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,CO_SITING=LEFT,CYCLONE_STYLE=0,DST_WIDTH=8,ENABLE_LUMA_ADAPT=0,FAMILY=Cyclone V,NUMBER_OF_COLOR_PLANES=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,V_SERIES_STYLE=1"
   instancePathKey="DE10_Standard_Qsys:.:alt_vip_cl_crs_0:.:inst_crs_int:.:horiz_upsample"
   kind="alt_vip_crs_h_up_core"
   version="16.1"
   name="alt_vip_crs_h_up_core">
  <parameter name="V_SERIES_STYLE" value="1" />
  <parameter name="ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CYCLONE_STYLE" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CO_SITING" value="LEFT" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="ENABLE_LUMA_ADAPT" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_bl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_ft.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core_la.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/src_hdl/alt_vip_crs_h_up_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_crs_h_up_core/alt_vip_crs_h_up_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_alt_vip_cl_crs_0_inst_crs_int"
     as="horiz_upsample" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 6 starting:alt_vip_crs_h_up_core "submodules/alt_vip_crs_h_up_core"</message>
   <message level="Info" culprit="horiz_upsample"><![CDATA["<b>inst_crs_int</b>" instantiated <b>alt_vip_crs_h_up_core</b> "<b>horiz_upsample</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 1 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DE10_Standard_Qsys:.:mm_interconnect_0:.:avalon_st_adapter_016:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DE10_Standard_Qsys">queue size: 0 starting:error_adapter "submodules/DE10_Standard_Qsys_mm_interconnect_0_avalon_st_adapter_016_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_016</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
