$date
	Sun May 11 07:35:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testingCarrySaveAdder $end
$var wire 1 ! sum $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module DUT $end
$var wire 1 & HSUM1 $end
$var wire 1 " clk $end
$var wire 1 ' hco1 $end
$var wire 1 ( hco2 $end
$var wire 1 ) hsum2 $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 1 * SC $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
1#
0"
0!
$end
#5000
0#
#10000
1"
#20000
0"
1)
1&
1%
#30000
1!
1"
#40000
0"
0&
1$
0%
#50000
1"
#60000
0"
0)
1(
1&
1%
#70000
1)
0(
1'
0&
1*
0!
1"
#80000
0"
#90000
1!
1"
#100000
0"
