# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do 32bit_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying /intelFPGA/questa_fse/linux_x86_64/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/HA.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/HA.sv 
# -- Compiling module HA
# 
# Top level modules:
# 	HA
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/And_1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/And_1.sv 
# -- Compiling module And_1
# 
# Top level modules:
# 	And_1
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/Xor_1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/Xor_1.sv 
# -- Compiling module Xor_1
# 
# Top level modules:
# 	Xor_1
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/Or_1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/Or_1.sv 
# -- Compiling module Or_1
# 
# Top level modules:
# 	Or_1
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/FA_1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/FA_1.sv 
# -- Compiling module FA_1
# 
# Top level modules:
# 	FA_1
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/FA_4.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/FA_4.sv 
# -- Compiling module FA_4
# 
# Top level modules:
# 	FA_4
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/FA_32.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/FA_32.sv 
# -- Compiling module FA_32
# 
# Top level modules:
# 	FA_32
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/alphadelta1803/Desktop/project {/home/alphadelta1803/Desktop/project/FA_32_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:39:53 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/alphadelta1803/Desktop/project" /home/alphadelta1803/Desktop/project/FA_32_tb.sv 
# -- Compiling module FA_32_tb
# 
# Top level modules:
# 	FA_32_tb
# End time: 17:39:53 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  FA_32_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" FA_32_tb 
# Start time: 17:39:53 on Dec 01,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.FA_32_tb(fast)
# Loading work.FA_32(fast)
# Loading work.FA_4(fast)
# Loading work.FA_1(fast)
# Loading work.HA(fast)
# Loading work.And_1(fast)
# Loading work.Xor_1(fast)
# Loading work.Or_1(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:43:03 on Dec 01,2022, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
