trace {
// ARGS: --verilog adders/adder_d1/add_d1.v --protocol adders/adder_d1/busy_wait.prot
// RETURN: 101
add_busy_wait(1, 2, 2, 999); // Wrong output value, this transaction fails

}
