# ECE128 Lab 3
# Owen Funk and David Riley

## Description

Design and test a binary -> 7 segment display module (to display adder results) on a Basys 3 FPGA. The design was implemented and tested using AMD Vivado 2023.1.

## Instructions to run


