(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (NP (DT a) (JJ novel) (NN approach)) (PP (IN for) (NP (NN test) (NN generation)))) (CC and) (NP (NP (NN test) (NN scheduling)) (PP (IN for) (NP (JJ multi-clock) (NN domain) (NNS SoCs)))))) (. .))
(S (NP (DT A) (JJ concurrent) (NML (NN hybrid) (NN BIST)) (NN architecture)) (VP (VBZ is) (VP (VBN proposed) (PP (IN for) (NP (VBG testing) (NNS cores))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (NP (NP (DT a) (NN heuristic)) (PP (IN for) (S (VP (VBG selecting) (NP (NNS cores)) (S (VP (TO to) (VP (VB be) (VP (VBN tested) (ADVP (RB concurrently)))))))))) (CC and) (NP (NP (NN order)) (PP (IN of) (S (VP (VBG applying) (NP (NN test) (NNS patterns))))))) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NNS heuristics)) (VP (VBP give) (NP (PRP us)) (NP (NP (DT an) (VBN optimized) (NN method)) (PP (IN for) (NP (NP (JJ multi) (NN clock) (NN domain) (NN SoC) (NN testing)) (PP (IN in) (NP (NP (NN comparison)) (PP (IN with) (NP (DT the) (JJ previous) (NNS works)))))))))))) (. .))
