Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:35:09 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/nco_timing_routed.rpt
| Design       : nco
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.488       -4.995                     18                  222        0.068        0.000                      0                  222        1.500        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.488       -4.995                     18                  222        0.068        0.000                      0                  222        1.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.488ns,  Total Violation       -4.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 phasein_V_0_payload_B_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.458ns (32.683%)  route 3.003ns (67.317%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 5.504 - 4.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.675     1.675    ap_clk
    SLICE_X15Y12         FDRE                                         r  phasein_V_0_payload_B_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  phasein_V_0_payload_B_reg[12]/Q
                         net (fo=2, routed)           0.723     2.854    sinarray_V_U/nco_sinarray_V_rom_U/phasein_V_0_payload_B_reg[21][0]
    SLICE_X13Y12         LUT3 (Prop_lut3_I0_O)        0.124     2.978 r  sinarray_V_U/nco_sinarray_V_rom_U/g0_b1_i_1/O
                         net (fo=128, routed)         1.369     4.348    sinarray_V_U/nco_sinarray_V_rom_U/g0_b1_i_1_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  sinarray_V_U/nco_sinarray_V_rom_U/g5_b1/O
                         net (fo=1, routed)           0.000     4.472    sinarray_V_U/nco_sinarray_V_rom_U/g5_b1_n_0
    SLICE_X11Y12         MUXF7 (Prop_muxf7_I1_O)      0.217     4.689 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]_i_5/O
                         net (fo=1, routed)           0.910     5.599    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]_i_5_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I1_O)        0.299     5.898 r  sinarray_V_U/nco_sinarray_V_rom_U/q0[1]_i_2/O
                         net (fo=1, routed)           0.000     5.898    sinarray_V_U/nco_sinarray_V_rom_U/q0[1]_i_2_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     6.136 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.136    sinarray_V_U/nco_sinarray_V_rom_U/p_0_out[1]
    SLICE_X11Y15         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=134, unset)          1.504     5.504    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X11Y15         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]/C
                         clock pessimism              0.115     5.619    
                         clock uncertainty           -0.035     5.584    
    SLICE_X11Y15         FDRE (Setup_fdre_C_D)        0.064     5.648    sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 -0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dataout_V_1_payload_B_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.296%)  route 0.258ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.558     0.558    sinarray_V_U/nco_sinarray_V_rom_U/ap_clk
    SLICE_X23Y12         FDRE                                         r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  sinarray_V_U/nco_sinarray_V_rom_U/q0_reg[17]/Q
                         net (fo=2, routed)           0.258     0.957    tmp_121_fu_110_p4[17]
    SLICE_X21Y17         FDRE                                         r  dataout_V_1_payload_B_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134, unset)          0.824     0.824    ap_clk
    SLICE_X21Y17         FDRE                                         r  dataout_V_1_payload_B_reg[17]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.070     0.889    dataout_V_1_payload_B_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000      SLICE_X20Y12  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X20Y12  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X8Y17   dataout_V_1_payload_A_reg[9]/C



