#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 15 15:00:12 2019
# Process ID: 49284
# Current directory: C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48684 C:\Users\Mert Akin\Documents\GITHUB\lab4-PriorityEncoders_ROM\1Lut_Mux\Lut_Mux.xpr
# Log file: C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/vivado.log
# Journal file: C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 715.941 ; gain = 86.195
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: LUT6_MUXCY_test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 814.121 ; gain = 57.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LUT6_MUXCY_test' [C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.srcs/sources_1/imports/4Lut/Lut6_MUXCY.v:1]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
	Parameter INIT bound to: 64'b0000000000000000000000000000111100000000001100110101010111111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (1#1) [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26626]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (2#1) [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27571]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_MUXCY_test' (3#1) [C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.srcs/sources_1/imports/4Lut/Lut6_MUXCY.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 848.426 ; gain = 91.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 848.426 ; gain = 91.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 848.426 ; gain = 91.551
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1229.246 ; gain = 472.371
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1229.523 ; gain = 472.648
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab4-PriorityEncoders_ROM/1Lut_Mux/Lut_Mux.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1259.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1974.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1974.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 15 15:05:35 2019...
