<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CE USART: SCB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CE USART
   </div>
   <div id="projectbrief">USART Driver for the CE course</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCB_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the System Control Block (SCB).  
 <a href="struct_s_c_b___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adbf8292503748ba6421a523bdee6819d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#adbf8292503748ba6421a523bdee6819d">CPUID</a></td></tr>
<tr class="separator:adbf8292503748ba6421a523bdee6819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced895d6aba03d72b0d865fcc5ce44ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aced895d6aba03d72b0d865fcc5ce44ee">ICSR</a></td></tr>
<tr class="separator:aced895d6aba03d72b0d865fcc5ce44ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6ccd9c0c0865f8facad77ea37240b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a9b6ccd9c0c0865f8facad77ea37240b0">AIRCR</a></td></tr>
<tr class="separator:a9b6ccd9c0c0865f8facad77ea37240b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac65f229cb3fcb5369a0a9e0393b8c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acac65f229cb3fcb5369a0a9e0393b8c0">SCR</a></td></tr>
<tr class="separator:acac65f229cb3fcb5369a0a9e0393b8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68b5c1f2d9845ef4247cf2d9b041336"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad68b5c1f2d9845ef4247cf2d9b041336">CCR</a></td></tr>
<tr class="separator:ad68b5c1f2d9845ef4247cf2d9b041336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa043193516e3fc0abbf58ce7cf8cfb4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aa043193516e3fc0abbf58ce7cf8cfb4e">SHP</a> [2U]</td></tr>
<tr class="separator:aa043193516e3fc0abbf58ce7cf8cfb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ad5c292dbd77e72f310902375a8a06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a44ad5c292dbd77e72f310902375a8a06">SHCSR</a></td></tr>
<tr class="separator:a44ad5c292dbd77e72f310902375a8a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae457d2615e203c3d5904a43a1bc9df71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae457d2615e203c3d5904a43a1bc9df71">VTOR</a></td></tr>
<tr class="separator:ae457d2615e203c3d5904a43a1bc9df71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293826a2c44f754e80af03d62f62f9e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a293826a2c44f754e80af03d62f62f9e6">SHP</a> [12U]</td></tr>
<tr class="separator:a293826a2c44f754e80af03d62f62f9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9e27357254e6e953a94f95bda040b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a0f9e27357254e6e953a94f95bda040b1">CFSR</a></td></tr>
<tr class="separator:a0f9e27357254e6e953a94f95bda040b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab974e7ceb2e52a3fbcaa84e06e52922d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab974e7ceb2e52a3fbcaa84e06e52922d">HFSR</a></td></tr>
<tr class="separator:ab974e7ceb2e52a3fbcaa84e06e52922d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b590075aa07880ce686d5cfb4e61c5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3b590075aa07880ce686d5cfb4e61c5c">DFSR</a></td></tr>
<tr class="separator:a3b590075aa07880ce686d5cfb4e61c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d94d186615d57d38c9253cb842d244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae9d94d186615d57d38c9253cb842d244">MMFAR</a></td></tr>
<tr class="separator:ae9d94d186615d57d38c9253cb842d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fde073744418e2fe476333cb4d55d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3fde073744418e2fe476333cb4d55d0d">BFAR</a></td></tr>
<tr class="separator:a3fde073744418e2fe476333cb4d55d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef0057e48fdef798f2ee12125a80d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3ef0057e48fdef798f2ee12125a80d9f">AFSR</a></td></tr>
<tr class="separator:a3ef0057e48fdef798f2ee12125a80d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecf64bb2faf3ee512e4b40a290e4d71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1ecf64bb2faf3ee512e4b40a290e4d71">PFR</a> [2U]</td></tr>
<tr class="separator:a1ecf64bb2faf3ee512e4b40a290e4d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b3d4530d1b0c05593b634dc46348bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae2b3d4530d1b0c05593b634dc46348bd">DFR</a></td></tr>
<tr class="separator:ae2b3d4530d1b0c05593b634dc46348bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72572af6d5dece4947453aeabd52575f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a72572af6d5dece4947453aeabd52575f">ADR</a></td></tr>
<tr class="separator:a72572af6d5dece4947453aeabd52575f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4cde1c9462f3733ab65d97f308c6fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a2d4cde1c9462f3733ab65d97f308c6fb">MMFR</a> [4U]</td></tr>
<tr class="separator:a2d4cde1c9462f3733ab65d97f308c6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bf768338667219b55cc904fa5b87f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af3bf768338667219b55cc904fa5b87f9">ISAR</a> [5U]</td></tr>
<tr class="separator:af3bf768338667219b55cc904fa5b87f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e9dd6ca5f31244ea352ed0c19155d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab8e9dd6ca5f31244ea352ed0c19155d8">CPACR</a></td></tr>
<tr class="separator:ab8e9dd6ca5f31244ea352ed0c19155d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f5a554705aebf542765b3a38f4feb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a49f5a554705aebf542765b3a38f4feb9">SHPR</a> [12U]</td></tr>
<tr class="separator:a49f5a554705aebf542765b3a38f4feb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37569b15cd2c9a50691e8b5e15a1d129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a37569b15cd2c9a50691e8b5e15a1d129">ID_PFR</a> [2U]</td></tr>
<tr class="separator:a37569b15cd2c9a50691e8b5e15a1d129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883f7e28417c51d3a3bf03185baf448f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a883f7e28417c51d3a3bf03185baf448f">ID_DFR</a></td></tr>
<tr class="separator:a883f7e28417c51d3a3bf03185baf448f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c88751f9ace03b5ca3e364c65b9617"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a70c88751f9ace03b5ca3e364c65b9617">ID_AFR</a></td></tr>
<tr class="separator:a70c88751f9ace03b5ca3e364c65b9617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df83089e7726e2723e2c4f370814832"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1df83089e7726e2723e2c4f370814832">ID_MFR</a> [4U]</td></tr>
<tr class="separator:a1df83089e7726e2723e2c4f370814832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966bd8b1d3dd6ab85b5db9b435f6fc1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a966bd8b1d3dd6ab85b5db9b435f6fc1f">ID_ISAR</a> [5U]</td></tr>
<tr class="separator:a966bd8b1d3dd6ab85b5db9b435f6fc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b4dc749a25d1c95c2125e88683a591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a40b4dc749a25d1c95c2125e88683a591">CLIDR</a></td></tr>
<tr class="separator:a40b4dc749a25d1c95c2125e88683a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad937861e203bb05ae22c4369c458561"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aad937861e203bb05ae22c4369c458561">CTR</a></td></tr>
<tr class="separator:aad937861e203bb05ae22c4369c458561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c793639fc9470e50e4f4fc4b3464da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a90c793639fc9470e50e4f4fc4b3464da">CCSIDR</a></td></tr>
<tr class="separator:a90c793639fc9470e50e4f4fc4b3464da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae627674bc3ccfc2d67caccfc1f4ea4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae627674bc3ccfc2d67caccfc1f4ea4ed">CSSELR</a></td></tr>
<tr class="separator:ae627674bc3ccfc2d67caccfc1f4ea4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad114787ec2c930bcdabf3f5668d93954"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad114787ec2c930bcdabf3f5668d93954">RESERVED3</a> [93U]</td></tr>
<tr class="separator:ad114787ec2c930bcdabf3f5668d93954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9cbba14ab1cc3fddd585f870932db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ada9cbba14ab1cc3fddd585f870932db8">STIR</a></td></tr>
<tr class="separator:ada9cbba14ab1cc3fddd585f870932db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af348cb636c453ec2e83974c0b38fe9d7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af348cb636c453ec2e83974c0b38fe9d7">RESERVED4</a> [15U]</td></tr>
<tr class="separator:af348cb636c453ec2e83974c0b38fe9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0103b438c8922eaea5624f71afbbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a9b0103b438c8922eaea5624f71afbbc8">MVFR0</a></td></tr>
<tr class="separator:a9b0103b438c8922eaea5624f71afbbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a610dc4212de3ce1ad62e9afa76c728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a0a610dc4212de3ce1ad62e9afa76c728">MVFR1</a></td></tr>
<tr class="separator:a0a610dc4212de3ce1ad62e9afa76c728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8353348c9336aa1aadcbf86b6f0f18c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a8353348c9336aa1aadcbf86b6f0f18c9">MVFR2</a></td></tr>
<tr class="separator:a8353348c9336aa1aadcbf86b6f0f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942b5bad37ebf529ebb15a33522ae475"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a942b5bad37ebf529ebb15a33522ae475">RESERVED5</a> [1U]</td></tr>
<tr class="separator:a942b5bad37ebf529ebb15a33522ae475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011024c365e7c5bd13a63830af60b10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a011024c365e7c5bd13a63830af60b10c">ICIALLU</a></td></tr>
<tr class="separator:a011024c365e7c5bd13a63830af60b10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf1563d46d998532d9a9fdb0a9affff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aecf1563d46d998532d9a9fdb0a9affff">RESERVED6</a> [1U]</td></tr>
<tr class="separator:aecf1563d46d998532d9a9fdb0a9affff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8ecda7b1e4a1100dd82fc694bb4eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1a8ecda7b1e4a1100dd82fc694bb4eb5">ICIMVAU</a></td></tr>
<tr class="separator:a1a8ecda7b1e4a1100dd82fc694bb4eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72402d657f9e448afce57bbd8577864d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a72402d657f9e448afce57bbd8577864d">DCIMVAC</a></td></tr>
<tr class="separator:a72402d657f9e448afce57bbd8577864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1ec746911b0934dd11c31d93a369be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aca1ec746911b0934dd11c31d93a369be">DCISW</a></td></tr>
<tr class="separator:aca1ec746911b0934dd11c31d93a369be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4029e220311690756d836948e71393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a9d4029e220311690756d836948e71393">DCCMVAU</a></td></tr>
<tr class="separator:a9d4029e220311690756d836948e71393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc23dc74d8f0378d81bc72302e325e50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acc23dc74d8f0378d81bc72302e325e50">DCCMVAC</a></td></tr>
<tr class="separator:acc23dc74d8f0378d81bc72302e325e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf149d6d8f4fa59e25aee340512cb79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a2bf149d6d8f4fa59e25aee340512cb79">DCCSW</a></td></tr>
<tr class="separator:a2bf149d6d8f4fa59e25aee340512cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ef4bf4fbbb205544985598b1bb64f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a18ef4bf4fbbb205544985598b1bb64f4">DCCIMVAC</a></td></tr>
<tr class="separator:a18ef4bf4fbbb205544985598b1bb64f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e447723358e736a9f69ffc88a97ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab6e447723358e736a9f69ffc88a97ba1">DCCISW</a></td></tr>
<tr class="separator:ab6e447723358e736a9f69ffc88a97ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673086408889531c2e8220a306411a43"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a673086408889531c2e8220a306411a43">RESERVED7</a> [6U]</td></tr>
<tr class="separator:a673086408889531c2e8220a306411a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d1734811b40e7edf6e5213bf336ca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a18d1734811b40e7edf6e5213bf336ca8">ITCMCR</a></td></tr>
<tr class="separator:a18d1734811b40e7edf6e5213bf336ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a9c8098433fa3ac108487e0ccd9cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</a></td></tr>
<tr class="separator:ad5a9c8098433fa3ac108487e0ccd9cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b4026c2994d0e18e883aa9af5c3cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a209b4026c2994d0e18e883aa9af5c3cc">AHBPCR</a></td></tr>
<tr class="separator:a209b4026c2994d0e18e883aa9af5c3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39711bf09810b078ac81b2c76c6908f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a39711bf09810b078ac81b2c76c6908f6">CACR</a></td></tr>
<tr class="separator:a39711bf09810b078ac81b2c76c6908f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bb4ac449a4122217e2ca74b9ad4e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a25bb4ac449a4122217e2ca74b9ad4e3e">AHBSCR</a></td></tr>
<tr class="separator:a25bb4ac449a4122217e2ca74b9ad4e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51834a471d74e0522dd2734079d57cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ac51834a471d74e0522dd2734079d57cb">RESERVED8</a> [1U]</td></tr>
<tr class="separator:ac51834a471d74e0522dd2734079d57cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa104b9e01b129abe3de43c439916f655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aa104b9e01b129abe3de43c439916f655">ABFSR</a></td></tr>
<tr class="separator:aa104b9e01b129abe3de43c439916f655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaddfff3b57de6faf60bfcc938c7229c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aaddfff3b57de6faf60bfcc938c7229c9">SFCR</a></td></tr>
<tr class="separator:aaddfff3b57de6faf60bfcc938c7229c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the System Control Block (SCB). </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00389">389</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aa104b9e01b129abe3de43c439916f655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ABFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00551">551</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72572af6d5dece4947453aeabd52575f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00435">435</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ef0057e48fdef798f2ee12125a80d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00432">432</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a209b4026c2994d0e18e883aa9af5c3cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x298 (R/W) AHBP Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00547">547</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25bb4ac449a4122217e2ca74b9ad4e3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AHBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A0 (R/W) AHB Slave Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00549">549</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b6ccd9c0c0865f8facad77ea37240b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00394">394</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3fde073744418e2fe476333cb4d55d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00431">431</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39711bf09810b078ac81b2c76c6908f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x29C (R/W) L1 Cache Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00548">548</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad68b5c1f2d9845ef4247cf2d9b041336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00396">396</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90c793639fc9470e50e4f4fc4b3464da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/ ) Cache Size ID Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00524">524</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f9e27357254e6e953a94f95bda040b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00427">427</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40b4dc749a25d1c95c2125e88683a591"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x078 (R/ ) Cache Level ID register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00522">522</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8e9dd6ca5f31244ea352ed0c19155d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00439">439</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbf8292503748ba6421a523bdee6819d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00391">391</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae627674bc3ccfc2d67caccfc1f4ea4ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x084 (R/W) Cache Size Selection Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00525">525</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad937861e203bb05ae22c4369c458561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x07C (R/ ) Cache Type register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00523">523</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18ef4bf4fbbb205544985598b1bb64f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00542">542</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6e447723358e736a9f69ffc88a97ba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00543">543</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc23dc74d8f0378d81bc72302e325e50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00540">540</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d4029e220311690756d836948e71393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00539">539</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bf149d6d8f4fa59e25aee340512cb79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x26C ( /W) D-Cache Clean by Set-way </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00541">541</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72402d657f9e448afce57bbd8577864d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00537">537</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca1ec746911b0934dd11c31d93a369be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00538">538</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2b3d4530d1b0c05593b634dc46348bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00434">434</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b590075aa07880ce686d5cfb4e61c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00429">429</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5a9c8098433fa3ac108487e0ccd9cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00546">546</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab974e7ceb2e52a3fbcaa84e06e52922d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00428">428</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a011024c365e7c5bd13a63830af60b10c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00534">534</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a8ecda7b1e4a1100dd82fc694bb4eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00536">536</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="aced895d6aba03d72b0d865fcc5ce44ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00392">392</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70c88751f9ace03b5ca3e364c65b9617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_AFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00518">518</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a883f7e28417c51d3a3bf03185baf448f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00517">517</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a966bd8b1d3dd6ab85b5db9b435f6fc1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_ISAR[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00520">520</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1df83089e7726e2723e2c4f370814832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_MFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00519">519</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37569b15cd2c9a50691e8b5e15a1d129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00516">516</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3bf768338667219b55cc904fa5b87f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ISAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00437">437</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18d1734811b40e7edf6e5213bf336ca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00545">545</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9d94d186615d57d38c9253cb842d244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00430">430</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d4cde1c9462f3733ab65d97f308c6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00436">436</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b0103b438c8922eaea5624f71afbbc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00530">530</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a610dc4212de3ce1ad62e9afa76c728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00531">531</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8353348c9336aa1aadcbf86b6f0f18c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x248 (R/ ) Media and VFP Feature Register 1 </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00532">532</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ecf64bb2faf3ee512e4b40a290e4d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00433">433</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="af86c61a5d38a4fc9cef942a12744486b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00393">393</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac4ac04e673b5b8320d53f7b0947db902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00397">397</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad114787ec2c930bcdabf3f5668d93954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[93U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00527">527</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="af348cb636c453ec2e83974c0b38fe9d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00529">529</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a942b5bad37ebf529ebb15a33522ae475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00533">533</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecf1563d46d998532d9a9fdb0a9affff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00535">535</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="a673086408889531c2e8220a306411a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00544">544</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac51834a471d74e0522dd2734079d57cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00550">550</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="acac65f229cb3fcb5369a0a9e0393b8c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00395">395</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaddfff3b57de6faf60bfcc938c7229c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x290 (R/W) Security Features Control Register </p>

<p>Definition at line <a class="el" href="core__sc000_8h_source.html#l00407">407</a> of file <a class="el" href="core__sc000_8h_source.html">core_sc000.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44ad5c292dbd77e72f310902375a8a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00399">399</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa043193516e3fc0abbf58ce7cf8cfb4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED</p>
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p>Definition at line <a class="el" href="core__cm0_8h_source.html#l00398">398</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a class="anchor" id="a293826a2c44f754e80af03d62f62f9e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHP[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00425">425</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49f5a554705aebf542765b3a38f4feb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHPR[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00508">508</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada9cbba14ab1cc3fddd585f870932db8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register </p>

<p>Definition at line <a class="el" href="core__cm7_8h_source.html#l00528">528</a> of file <a class="el" href="core__cm7_8h_source.html">core_cm7.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae457d2615e203c3d5904a43a1bc9df71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

<p>Definition at line <a class="el" href="core__cm3_8h_source.html#l00421">421</a> of file <a class="el" href="core__cm3_8h_source.html">core_cm3.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>system/include/cmsis/<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a></li>
<li>system/include/cmsis/<a class="el" href="core__cm0plus_8h_source.html">core_cm0plus.h</a></li>
<li>system/include/cmsis/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
<li>system/include/cmsis/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
<li>system/include/cmsis/<a class="el" href="core__cm7_8h_source.html">core_cm7.h</a></li>
<li>system/include/cmsis/<a class="el" href="core__sc000_8h_source.html">core_sc000.h</a></li>
<li>system/include/cmsis/<a class="el" href="core__sc300_8h_source.html">core_sc300.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
