module testbench();

timeunit 10ns;

timeprecision 1ns;

logic Clk;

logic [15:0] S;

logic Run, Reset, Continue;

logic [11:0] LED;

logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;

logic CE, UB, LB, OE, WE;

logic [19:0] ADDR;

wire [15:0] Data;

logic PC;

slc3 sim(.*);
	

always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 

initial begin: TEST_VECTORS
Reset = 1;		//reset is inactive
Run = 1; 
Continue = 1;
S = 16'b0;

#1 Reset = 0;//trigger Reset
#1 Reset = 1;
#1 Run = 0;//triger Run
#2 Run = 1;
end
endmodule
