Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 12 22:56:29 2022
| Host         : DESKTOP-58E2NJ4 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/advios_timing_synth.rpt
| Design       : advios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 grp_advios_makePulse_fu_88/i_reg_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_advios_makePulse_fu_88/i_reg_100_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.883ns (22.893%)  route 2.974ns (77.107%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.973     0.973    grp_advios_makePulse_fu_88/clk
                         FDRE                                         r  grp_advios_makePulse_fu_88/i_reg_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.340     1.313 f  grp_advios_makePulse_fu_88/i_reg_100_reg[0]/Q
                         net (fo=2, unplaced)         0.752     2.065    grp_advios_makePulse_fu_88/i_reg_100_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.360 f  grp_advios_makePulse_fu_88/ap_CS_fsm[3]_i_8/O
                         net (fo=1, unplaced)         0.449     2.809    grp_advios_makePulse_fu_88/ap_CS_fsm[3]_i_8_n_2
                         LUT5 (Prop_lut5_I4_O)        0.124     2.933 f  grp_advios_makePulse_fu_88/ap_CS_fsm[3]_i_4/O
                         net (fo=5, unplaced)         0.930     3.863    grp_advios_makePulse_fu_88/ap_CS_fsm[3]_i_4_n_2
                         LUT5 (Prop_lut5_I1_O)        0.124     3.987 r  grp_advios_makePulse_fu_88/i_reg_100[0]_i_1/O
                         net (fo=27, unplaced)        0.843     4.830    grp_advios_makePulse_fu_88/i_reg_100[0]_i_1_n_2
                         FDRE                                         r  grp_advios_makePulse_fu_88/i_reg_100_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=40, unset)           0.924     8.924    grp_advios_makePulse_fu_88/clk
                         FDRE                                         r  grp_advios_makePulse_fu_88/i_reg_100_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         FDRE (Setup_fdre_C_R)       -0.526     8.363    grp_advios_makePulse_fu_88/i_reg_100_reg[0]
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -4.830    
  -------------------------------------------------------------------
                         slack                                  3.533    




