NAME : G.SHARAN KUMAR

REG NO : 24001249

EXPERIMENT 2 : IMPLEMENTATION OF BOOLEAN_FUNCTION_MINIMIZATION

AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D

F2=xy’z+x’y’z+w’xy+wx’y+wxy

Equipment Required:

Hardware – PCs, Cyclone II , USB flasher

Software – Quartus prime

PROCEDURE

Type the program in Quartus software.

Compile and run the program.

Generate the RTL schematic and save the logic diagram.

Create nodes for inputs and outputs to generate the timing diagram.

For different input combinations generate the timing diagram.

PROGRAM:

![388373357-6335030a-aa19-493c-aa7c-caa2f9d18bc4](https://github.com/user-attachments/assets/942ab485-dc8b-4e7f-81ed-361257188f2e)


TRUTH TABLE

![388376335-180440d0-631d-45bf-a85a-4508c9f41e65](https://github.com/user-attachments/assets/b4acce1b-7664-4f70-880d-63e56e3a11c6)

![388376653-e7443311-e06d-405a-9194-a60e492f0585](https://github.com/user-attachments/assets/40d666c3-12d0-4dfc-b9ac-0483aa6fdc3e)



RTL REALIZATION

![388373320-d2fe1b17-ec84-43fa-b3be-3e47c39543f7](https://github.com/user-attachments/assets/e08e60f0-bfe2-4f0c-9d82-3e6bced971ed)


TIMING DIAGRAM
![388373263-77517132-8223-49b6-bad0-8941a4c7875a](https://github.com/user-attachments/assets/dbe73b28-ac74-40f9-a463-534069ad338e)


RESULT

Thus the given logic functions are implemented using and their operations are verified using Verilog programming.

