{"vcs1":{"timestamp_begin":1731312566.100940947, "rt":3.43, "ut":1.19, "st":0.18}}
{"vcselab":{"timestamp_begin":1731312569.580837475, "rt":1.26, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1731312570.900631098, "rt":0.26, "ut":0.11, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731312565.607775672}
{"VCS_COMP_START_TIME": 1731312565.607775672}
{"VCS_COMP_END_TIME": 1731312575.327901018}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 333632}}
{"stitch_vcselab": {"peak_mem": 231608}}
