<stg><name>lab5_z1</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_0, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_1, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_2, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_3, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16 %store_ln6 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln6 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="8">
<![CDATA[
:2 %zext_ln6_1 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln6_2 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln6 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %d_in_0_addr = getelementptr i16 %d_in_0, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_in_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="7">
<![CDATA[
.split:2 %d_in_0_load = load i7 %d_in_0_addr

]]></Node>
<StgValue><ssdm name="d_in_0_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="8">
<![CDATA[
.split:3 %trunc_ln6 = trunc i8 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
.split:4 %zext_ln8 = zext i7 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %d_in_1_addr = getelementptr i16 %d_in_1, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="7">
<![CDATA[
.split:6 %d_in_1_load = load i7 %d_in_1_addr

]]></Node>
<StgValue><ssdm name="d_in_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %d_in_2_addr = getelementptr i16 %d_in_2, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
.split:8 %d_in_2_load = load i7 %d_in_2_addr

]]></Node>
<StgValue><ssdm name="d_in_2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %d_in_3_addr = getelementptr i16 %d_in_3, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_3_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="7">
<![CDATA[
.split:10 %d_in_3_load = load i7 %d_in_3_addr

]]></Node>
<StgValue><ssdm name="d_in_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:16 %or_ln6 = or i7 %trunc_ln6, i7 1

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
.split:17 %zext_ln7 = zext i7 %or_ln6

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %d_in_0_addr_1 = getelementptr i16 %d_in_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="d_in_0_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="7">
<![CDATA[
.split:19 %d_in_0_load_1 = load i7 %d_in_0_addr_1

]]></Node>
<StgValue><ssdm name="d_in_0_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:20 %add_ln8 = add i9 %zext_ln6_2, i9 129

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:21 %lshr_ln8 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %add_ln8, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:22 %d_in_1_addr_1 = getelementptr i16 %d_in_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="d_in_1_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="7">
<![CDATA[
.split:23 %d_in_1_load_1 = load i7 %d_in_1_addr_1

]]></Node>
<StgValue><ssdm name="d_in_1_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %d_in_2_addr_1 = getelementptr i16 %d_in_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="d_in_2_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="7">
<![CDATA[
.split:26 %d_in_2_load_1 = load i7 %d_in_2_addr_1

]]></Node>
<StgValue><ssdm name="d_in_2_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %d_in_3_addr_1 = getelementptr i16 %d_in_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="d_in_3_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="7">
<![CDATA[
.split:30 %d_in_3_load_1 = load i7 %d_in_3_addr_1

]]></Node>
<StgValue><ssdm name="d_in_3_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:37 %add_ln6 = add i8 %i_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:38 %store_ln6 = store i8 %add_ln6, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="7">
<![CDATA[
.split:2 %d_in_0_load = load i7 %d_in_0_addr

]]></Node>
<StgValue><ssdm name="d_in_0_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="7">
<![CDATA[
.split:6 %d_in_1_load = load i7 %d_in_1_addr

]]></Node>
<StgValue><ssdm name="d_in_1_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
.split:8 %d_in_2_load = load i7 %d_in_2_addr

]]></Node>
<StgValue><ssdm name="d_in_2_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="7">
<![CDATA[
.split:10 %d_in_3_load = load i7 %d_in_3_addr

]]></Node>
<StgValue><ssdm name="d_in_3_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:11 %add_ln11 = add i16 %d_in_1_load, i16 %d_in_0_load

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:12 %add_ln11_1 = add i16 %d_in_2_load, i16 %d_in_3_load

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:13 %add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:14 %d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:15 %store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="7">
<![CDATA[
.split:19 %d_in_0_load_1 = load i7 %d_in_0_addr_1

]]></Node>
<StgValue><ssdm name="d_in_0_load_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="7">
<![CDATA[
.split:23 %d_in_1_load_1 = load i7 %d_in_1_addr_1

]]></Node>
<StgValue><ssdm name="d_in_1_load_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
.split:24 %tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i2, i16 0, i16 %d_in_1_load_1, i2 %lshr_ln8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="7">
<![CDATA[
.split:26 %d_in_2_load_1 = load i7 %d_in_2_addr_1

]]></Node>
<StgValue><ssdm name="d_in_2_load_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:27 %add_ln10 = add i10 %zext_ln6_1, i10 385

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:28 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %add_ln10, i32 7, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="7">
<![CDATA[
.split:30 %d_in_3_load_1 = load i7 %d_in_3_addr_1

]]></Node>
<StgValue><ssdm name="d_in_3_load_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
.split:31 %tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 0, i16 0, i16 0, i16 %d_in_3_load_1, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:32 %add_ln11_3 = add i16 %d_in_0_load_1, i16 %tmp_5

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:33 %add_ln11_4 = add i16 %d_in_2_load_1, i16 %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %add_ln11_5 = add i16 %add_ln11_4, i16 %add_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %d_out_addr_1 = getelementptr i16 %d_out, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="d_out_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:36 %store_ln11 = store i16 %add_ln11_5, i7 %d_out_addr_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.split:39 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="d_in_0" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="d_in_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="d_in_1" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="d_in_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="d_in_2" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="d_in_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="d_in_3" dir="0" iftype="1">
<core>RAM_2P</core><StgValue><ssdm name="d_in_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="StgValue_87" to="i" fromId="87" toId="4">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="89" toId="5">
</dataflow>
<dataflow id="92" from="empty_1" to="spectopmodule_ln0" fromId="91" toId="5">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="6">
</dataflow>
<dataflow id="95" from="d_in_0" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="96" toId="6">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="6">
</dataflow>
<dataflow id="105" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="109" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="110" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="111" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="112" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="6">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="101" toId="6">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="7">
</dataflow>
<dataflow id="117" from="d_in_0" to="specmemcore_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="7">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="7">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="7">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="124" toId="8">
</dataflow>
<dataflow id="126" from="d_in_0" to="specbitsmap_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="128" from="d_in_1" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="129" from="empty" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="130" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="131" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="133" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="138" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="139" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="140" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="141" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="10">
</dataflow>
<dataflow id="145" from="d_in_1" to="specmemcore_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="146" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="10">
</dataflow>
<dataflow id="147" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="10">
</dataflow>
<dataflow id="148" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="10">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="124" toId="11">
</dataflow>
<dataflow id="150" from="d_in_1" to="specbitsmap_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="152" from="d_in_2" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="153" from="empty" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="154" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="155" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="157" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="158" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="162" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="164" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="165" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="169" from="d_in_2" to="specmemcore_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="170" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="171" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="172" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="13">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="174" from="d_in_2" to="specbitsmap_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="176" from="d_in_3" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="177" from="empty" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="178" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="179" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="181" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="182" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="185" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="186" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="187" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="188" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="189" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="190" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="101" toId="15">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="115" toId="16">
</dataflow>
<dataflow id="193" from="d_in_3" to="specmemcore_ln0" fromId="85" toId="16">
</dataflow>
<dataflow id="194" from="StgValue_118" to="specmemcore_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="195" from="StgValue_120" to="specmemcore_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="196" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="124" toId="17">
</dataflow>
<dataflow id="198" from="d_in_3" to="specbitsmap_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="200" from="d_out" to="specinterface_ln0" fromId="86" toId="18">
</dataflow>
<dataflow id="201" from="empty" to="specinterface_ln0" fromId="96" toId="18">
</dataflow>
<dataflow id="202" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="203" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="205" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="18">
</dataflow>
<dataflow id="206" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="207" from="empty_0" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="208" from="empty_0" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="209" from="empty_0" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="210" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="211" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="212" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="213" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="124" toId="19">
</dataflow>
<dataflow id="217" from="d_out" to="specbitsmap_ln0" fromId="86" toId="19">
</dataflow>
<dataflow id="219" from="StgValue_218" to="store_ln6" fromId="218" toId="20">
</dataflow>
<dataflow id="220" from="i" to="store_ln6" fromId="4" toId="20">
</dataflow>
<dataflow id="221" from="i" to="i_1" fromId="4" toId="22">
</dataflow>
<dataflow id="222" from="i_1" to="zext_ln6" fromId="22" toId="23">
</dataflow>
<dataflow id="223" from="i_1" to="zext_ln6_1" fromId="22" toId="24">
</dataflow>
<dataflow id="224" from="i_1" to="zext_ln6_2" fromId="22" toId="25">
</dataflow>
<dataflow id="226" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="225" toId="26">
</dataflow>
<dataflow id="227" from="i_1" to="tmp" fromId="22" toId="26">
</dataflow>
<dataflow id="229" from="StgValue_228" to="tmp" fromId="228" toId="26">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="230" toId="27">
</dataflow>
<dataflow id="233" from="StgValue_232" to="empty" fromId="232" toId="27">
</dataflow>
<dataflow id="234" from="StgValue_232" to="empty" fromId="232" toId="27">
</dataflow>
<dataflow id="235" from="StgValue_232" to="empty" fromId="232" toId="27">
</dataflow>
<dataflow id="236" from="tmp" to="br_ln6" fromId="26" toId="28">
</dataflow>
<dataflow id="237" from="d_in_0" to="d_in_0_addr" fromId="82" toId="29">
</dataflow>
<dataflow id="239" from="StgValue_238" to="d_in_0_addr" fromId="238" toId="29">
</dataflow>
<dataflow id="240" from="zext_ln6" to="d_in_0_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="241" from="d_in_0_addr" to="d_in_0_load" fromId="29" toId="30">
</dataflow>
<dataflow id="242" from="i_1" to="trunc_ln6" fromId="22" toId="31">
</dataflow>
<dataflow id="243" from="trunc_ln6" to="zext_ln8" fromId="31" toId="32">
</dataflow>
<dataflow id="244" from="d_in_1" to="d_in_1_addr" fromId="83" toId="33">
</dataflow>
<dataflow id="245" from="StgValue_238" to="d_in_1_addr" fromId="238" toId="33">
</dataflow>
<dataflow id="246" from="zext_ln8" to="d_in_1_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="247" from="d_in_1_addr" to="d_in_1_load" fromId="33" toId="34">
</dataflow>
<dataflow id="248" from="d_in_2" to="d_in_2_addr" fromId="84" toId="35">
</dataflow>
<dataflow id="249" from="StgValue_238" to="d_in_2_addr" fromId="238" toId="35">
</dataflow>
<dataflow id="250" from="zext_ln8" to="d_in_2_addr" fromId="32" toId="35">
</dataflow>
<dataflow id="251" from="d_in_2_addr" to="d_in_2_load" fromId="35" toId="36">
</dataflow>
<dataflow id="252" from="d_in_3" to="d_in_3_addr" fromId="85" toId="37">
</dataflow>
<dataflow id="253" from="StgValue_238" to="d_in_3_addr" fromId="238" toId="37">
</dataflow>
<dataflow id="254" from="zext_ln8" to="d_in_3_addr" fromId="32" toId="37">
</dataflow>
<dataflow id="255" from="d_in_3_addr" to="d_in_3_load" fromId="37" toId="38">
</dataflow>
<dataflow id="256" from="trunc_ln6" to="or_ln6" fromId="31" toId="39">
</dataflow>
<dataflow id="258" from="StgValue_257" to="or_ln6" fromId="257" toId="39">
</dataflow>
<dataflow id="259" from="or_ln6" to="zext_ln7" fromId="39" toId="40">
</dataflow>
<dataflow id="260" from="d_in_0" to="d_in_0_addr_1" fromId="82" toId="41">
</dataflow>
<dataflow id="261" from="StgValue_238" to="d_in_0_addr_1" fromId="238" toId="41">
</dataflow>
<dataflow id="262" from="zext_ln7" to="d_in_0_addr_1" fromId="40" toId="41">
</dataflow>
<dataflow id="263" from="d_in_0_addr_1" to="d_in_0_load_1" fromId="41" toId="42">
</dataflow>
<dataflow id="264" from="zext_ln6_2" to="add_ln8" fromId="25" toId="43">
</dataflow>
<dataflow id="266" from="StgValue_265" to="add_ln8" fromId="265" toId="43">
</dataflow>
<dataflow id="268" from="_ssdm_op_PartSelect.i2.i9.i32.i32" to="lshr_ln8" fromId="267" toId="44">
</dataflow>
<dataflow id="269" from="add_ln8" to="lshr_ln8" fromId="43" toId="44">
</dataflow>
<dataflow id="270" from="StgValue_228" to="lshr_ln8" fromId="228" toId="44">
</dataflow>
<dataflow id="272" from="StgValue_271" to="lshr_ln8" fromId="271" toId="44">
</dataflow>
<dataflow id="273" from="d_in_1" to="d_in_1_addr_1" fromId="83" toId="45">
</dataflow>
<dataflow id="274" from="StgValue_238" to="d_in_1_addr_1" fromId="238" toId="45">
</dataflow>
<dataflow id="275" from="zext_ln7" to="d_in_1_addr_1" fromId="40" toId="45">
</dataflow>
<dataflow id="276" from="d_in_1_addr_1" to="d_in_1_load_1" fromId="45" toId="46">
</dataflow>
<dataflow id="277" from="d_in_2" to="d_in_2_addr_1" fromId="84" toId="47">
</dataflow>
<dataflow id="278" from="StgValue_238" to="d_in_2_addr_1" fromId="238" toId="47">
</dataflow>
<dataflow id="279" from="zext_ln7" to="d_in_2_addr_1" fromId="40" toId="47">
</dataflow>
<dataflow id="280" from="d_in_2_addr_1" to="d_in_2_load_1" fromId="47" toId="48">
</dataflow>
<dataflow id="281" from="d_in_3" to="d_in_3_addr_1" fromId="85" toId="49">
</dataflow>
<dataflow id="282" from="StgValue_238" to="d_in_3_addr_1" fromId="238" toId="49">
</dataflow>
<dataflow id="283" from="zext_ln7" to="d_in_3_addr_1" fromId="40" toId="49">
</dataflow>
<dataflow id="284" from="d_in_3_addr_1" to="d_in_3_load_1" fromId="49" toId="50">
</dataflow>
<dataflow id="285" from="i_1" to="add_ln6" fromId="22" toId="51">
</dataflow>
<dataflow id="287" from="StgValue_286" to="add_ln6" fromId="286" toId="51">
</dataflow>
<dataflow id="288" from="add_ln6" to="store_ln6" fromId="51" toId="52">
</dataflow>
<dataflow id="289" from="i" to="store_ln6" fromId="4" toId="52">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="290" toId="54">
</dataflow>
<dataflow id="293" from="empty_2" to="specloopname_ln4" fromId="292" toId="54">
</dataflow>
<dataflow id="294" from="d_in_0_addr" to="d_in_0_load" fromId="29" toId="55">
</dataflow>
<dataflow id="295" from="d_in_1_addr" to="d_in_1_load" fromId="33" toId="56">
</dataflow>
<dataflow id="296" from="d_in_2_addr" to="d_in_2_load" fromId="35" toId="57">
</dataflow>
<dataflow id="297" from="d_in_3_addr" to="d_in_3_load" fromId="37" toId="58">
</dataflow>
<dataflow id="298" from="d_in_1_load" to="add_ln11" fromId="56" toId="59">
</dataflow>
<dataflow id="299" from="d_in_0_load" to="add_ln11" fromId="55" toId="59">
</dataflow>
<dataflow id="300" from="d_in_2_load" to="add_ln11_1" fromId="57" toId="60">
</dataflow>
<dataflow id="301" from="d_in_3_load" to="add_ln11_1" fromId="58" toId="60">
</dataflow>
<dataflow id="302" from="add_ln11_1" to="add_ln11_2" fromId="60" toId="61">
</dataflow>
<dataflow id="303" from="add_ln11" to="add_ln11_2" fromId="59" toId="61">
</dataflow>
<dataflow id="304" from="d_out" to="d_out_addr" fromId="86" toId="62">
</dataflow>
<dataflow id="305" from="StgValue_238" to="d_out_addr" fromId="238" toId="62">
</dataflow>
<dataflow id="306" from="zext_ln6" to="d_out_addr" fromId="23" toId="62">
</dataflow>
<dataflow id="307" from="add_ln11_2" to="store_ln11" fromId="61" toId="63">
</dataflow>
<dataflow id="308" from="d_out_addr" to="store_ln11" fromId="62" toId="63">
</dataflow>
<dataflow id="309" from="d_in_0_addr_1" to="d_in_0_load_1" fromId="41" toId="64">
</dataflow>
<dataflow id="310" from="d_in_1_addr_1" to="d_in_1_load_1" fromId="45" toId="65">
</dataflow>
<dataflow id="312" from="_ssdm_op_Mux.ap_auto.2i16.i2" to="tmp_5" fromId="311" toId="66">
</dataflow>
<dataflow id="314" from="StgValue_313" to="tmp_5" fromId="313" toId="66">
</dataflow>
<dataflow id="315" from="d_in_1_load_1" to="tmp_5" fromId="65" toId="66">
</dataflow>
<dataflow id="316" from="lshr_ln8" to="tmp_5" fromId="44" toId="66">
</dataflow>
<dataflow id="317" from="d_in_2_addr_1" to="d_in_2_load_1" fromId="47" toId="67">
</dataflow>
<dataflow id="318" from="zext_ln6_1" to="add_ln10" fromId="24" toId="68">
</dataflow>
<dataflow id="320" from="StgValue_319" to="add_ln10" fromId="319" toId="68">
</dataflow>
<dataflow id="322" from="_ssdm_op_PartSelect.i3.i10.i32.i32" to="lshr_ln" fromId="321" toId="69">
</dataflow>
<dataflow id="323" from="add_ln10" to="lshr_ln" fromId="68" toId="69">
</dataflow>
<dataflow id="324" from="StgValue_228" to="lshr_ln" fromId="228" toId="69">
</dataflow>
<dataflow id="326" from="StgValue_325" to="lshr_ln" fromId="325" toId="69">
</dataflow>
<dataflow id="327" from="d_in_3_addr_1" to="d_in_3_load_1" fromId="49" toId="70">
</dataflow>
<dataflow id="329" from="_ssdm_op_Mux.ap_auto.4i16.i3" to="tmp_7" fromId="328" toId="71">
</dataflow>
<dataflow id="330" from="StgValue_313" to="tmp_7" fromId="313" toId="71">
</dataflow>
<dataflow id="331" from="StgValue_313" to="tmp_7" fromId="313" toId="71">
</dataflow>
<dataflow id="332" from="StgValue_313" to="tmp_7" fromId="313" toId="71">
</dataflow>
<dataflow id="333" from="d_in_3_load_1" to="tmp_7" fromId="70" toId="71">
</dataflow>
<dataflow id="334" from="lshr_ln" to="tmp_7" fromId="69" toId="71">
</dataflow>
<dataflow id="335" from="d_in_0_load_1" to="add_ln11_3" fromId="64" toId="72">
</dataflow>
<dataflow id="336" from="tmp_5" to="add_ln11_3" fromId="66" toId="72">
</dataflow>
<dataflow id="337" from="d_in_2_load_1" to="add_ln11_4" fromId="67" toId="73">
</dataflow>
<dataflow id="338" from="tmp_7" to="add_ln11_4" fromId="71" toId="73">
</dataflow>
<dataflow id="339" from="add_ln11_4" to="add_ln11_5" fromId="73" toId="74">
</dataflow>
<dataflow id="340" from="add_ln11_3" to="add_ln11_5" fromId="72" toId="74">
</dataflow>
<dataflow id="341" from="d_out" to="d_out_addr_1" fromId="86" toId="75">
</dataflow>
<dataflow id="342" from="StgValue_238" to="d_out_addr_1" fromId="238" toId="75">
</dataflow>
<dataflow id="343" from="zext_ln7" to="d_out_addr_1" fromId="40" toId="75">
</dataflow>
<dataflow id="344" from="add_ln11_5" to="store_ln11" fromId="74" toId="76">
</dataflow>
<dataflow id="345" from="d_out_addr_1" to="store_ln11" fromId="75" toId="76">
</dataflow>
<dataflow id="346" from="tmp" to="StgValue_2" fromId="26" toId="2">
</dataflow>
</dataflows>


</stg>
