<profile>

<section name = "Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_6_5_3_0_3u_config16_s'" level="0">
<item name = "Date">Fri Jun 27 00:22:10 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 5.130 us, 5.130 us, 1026, 1026, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ImageHeight">1024, 1024, 65, 64, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 290, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 658, -</column>
<column name="Register">-, -, 848, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="h_fu_109_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage28_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage29_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage30_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage31_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage32_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage33_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage34_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage35_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage36_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage37_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage38_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage39_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage40_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage41_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage42_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage43_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage44_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage45_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage46_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage47_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage48_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage49_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage50_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage51_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage52_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage53_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage54_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage55_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage56_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage57_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage58_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage59_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage60_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage61_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage62_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage63_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage8_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage10_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage12_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage14_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage16_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state27_pp0_stage25_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_pp0_stage26_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_pp0_stage27_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_pp0_stage28_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_pp0_stage29_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state32_pp0_stage30_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state33_pp0_stage31_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state34_pp0_stage32_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state35_pp0_stage33_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state36_pp0_stage34_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state37_pp0_stage35_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state38_pp0_stage36_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state39_pp0_stage37_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state40_pp0_stage38_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_pp0_stage39_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state42_pp0_stage40_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_pp0_stage41_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_pp0_stage42_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state45_pp0_stage43_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46_pp0_stage44_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state47_pp0_stage45_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state48_pp0_stage46_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state49_pp0_stage47_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state50_pp0_stage48_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51_pp0_stage49_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state52_pp0_stage50_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state53_pp0_stage51_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state54_pp0_stage52_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state55_pp0_stage53_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state56_pp0_stage54_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state57_pp0_stage55_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state58_pp0_stage56_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state59_pp0_stage57_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state60_pp0_stage58_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state61_pp0_stage59_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state62_pp0_stage60_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state63_pp0_stage61_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state64_pp0_stage62_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state65_pp0_stage63_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state66_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage4_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage6_iter0">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op102">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op104">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln16_fu_103_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage11_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage13_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage15_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage17_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage18_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_pp0_stage19_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage20_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_pp0_stage21_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp0_stage22_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage23_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp0_stage24_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">301, 67, 1, 67</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_h_0_phi_fu_81_p4">9, 2, 5, 10</column>
<column name="h_0_reg_77">9, 2, 5, 10</column>
<column name="image_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="image_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="image_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="resized_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="resized_V_data_0_V_din">89, 18, 16, 288</column>
<column name="resized_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="resized_V_data_1_V_din">89, 18, 16, 288</column>
<column name="resized_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="resized_V_data_2_V_din">89, 18, 16, 288</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">66, 0, 66, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="h_0_reg_77">5, 0, 5, 0</column>
<column name="h_reg_119">5, 0, 5, 0</column>
<column name="icmp_ln16_reg_115">1, 0, 1, 0</column>
<column name="tmp_data_0_V_10_reg_259">16, 0, 16, 0</column>
<column name="tmp_data_0_V_11_reg_274">16, 0, 16, 0</column>
<column name="tmp_data_0_V_12_reg_289">16, 0, 16, 0</column>
<column name="tmp_data_0_V_13_reg_304">16, 0, 16, 0</column>
<column name="tmp_data_0_V_14_reg_319">16, 0, 16, 0</column>
<column name="tmp_data_0_V_15_reg_334">16, 0, 16, 0</column>
<column name="tmp_data_0_V_16_reg_349">16, 0, 16, 0</column>
<column name="tmp_data_0_V_2_reg_139">16, 0, 16, 0</column>
<column name="tmp_data_0_V_3_reg_154">16, 0, 16, 0</column>
<column name="tmp_data_0_V_4_reg_169">16, 0, 16, 0</column>
<column name="tmp_data_0_V_5_reg_184">16, 0, 16, 0</column>
<column name="tmp_data_0_V_6_reg_199">16, 0, 16, 0</column>
<column name="tmp_data_0_V_7_reg_214">16, 0, 16, 0</column>
<column name="tmp_data_0_V_8_reg_229">16, 0, 16, 0</column>
<column name="tmp_data_0_V_9_reg_244">16, 0, 16, 0</column>
<column name="tmp_data_0_V_reg_124">16, 0, 16, 0</column>
<column name="tmp_data_1_V_10_reg_279">16, 0, 16, 0</column>
<column name="tmp_data_1_V_11_reg_294">16, 0, 16, 0</column>
<column name="tmp_data_1_V_12_reg_309">16, 0, 16, 0</column>
<column name="tmp_data_1_V_13_reg_324">16, 0, 16, 0</column>
<column name="tmp_data_1_V_14_reg_339">16, 0, 16, 0</column>
<column name="tmp_data_1_V_15_reg_354">16, 0, 16, 0</column>
<column name="tmp_data_1_V_1_reg_144">16, 0, 16, 0</column>
<column name="tmp_data_1_V_2_reg_159">16, 0, 16, 0</column>
<column name="tmp_data_1_V_3_reg_174">16, 0, 16, 0</column>
<column name="tmp_data_1_V_4_reg_189">16, 0, 16, 0</column>
<column name="tmp_data_1_V_5_reg_204">16, 0, 16, 0</column>
<column name="tmp_data_1_V_6_reg_219">16, 0, 16, 0</column>
<column name="tmp_data_1_V_7_reg_234">16, 0, 16, 0</column>
<column name="tmp_data_1_V_8_reg_249">16, 0, 16, 0</column>
<column name="tmp_data_1_V_9_reg_264">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_129">16, 0, 16, 0</column>
<column name="tmp_data_2_V_10_reg_284">16, 0, 16, 0</column>
<column name="tmp_data_2_V_11_reg_299">16, 0, 16, 0</column>
<column name="tmp_data_2_V_12_reg_314">16, 0, 16, 0</column>
<column name="tmp_data_2_V_13_reg_329">16, 0, 16, 0</column>
<column name="tmp_data_2_V_14_reg_344">16, 0, 16, 0</column>
<column name="tmp_data_2_V_15_reg_359">16, 0, 16, 0</column>
<column name="tmp_data_2_V_1_reg_149">16, 0, 16, 0</column>
<column name="tmp_data_2_V_2_reg_164">16, 0, 16, 0</column>
<column name="tmp_data_2_V_3_reg_179">16, 0, 16, 0</column>
<column name="tmp_data_2_V_4_reg_194">16, 0, 16, 0</column>
<column name="tmp_data_2_V_5_reg_209">16, 0, 16, 0</column>
<column name="tmp_data_2_V_6_reg_224">16, 0, 16, 0</column>
<column name="tmp_data_2_V_7_reg_239">16, 0, 16, 0</column>
<column name="tmp_data_2_V_8_reg_254">16, 0, 16, 0</column>
<column name="tmp_data_2_V_9_reg_269">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_134">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, resize_nearest&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 3u&gt;, config16&gt;, return value</column>
<column name="image_V_data_0_V_dout">in, 16, ap_fifo, image_V_data_0_V, pointer</column>
<column name="image_V_data_0_V_empty_n">in, 1, ap_fifo, image_V_data_0_V, pointer</column>
<column name="image_V_data_0_V_read">out, 1, ap_fifo, image_V_data_0_V, pointer</column>
<column name="image_V_data_1_V_dout">in, 16, ap_fifo, image_V_data_1_V, pointer</column>
<column name="image_V_data_1_V_empty_n">in, 1, ap_fifo, image_V_data_1_V, pointer</column>
<column name="image_V_data_1_V_read">out, 1, ap_fifo, image_V_data_1_V, pointer</column>
<column name="image_V_data_2_V_dout">in, 16, ap_fifo, image_V_data_2_V, pointer</column>
<column name="image_V_data_2_V_empty_n">in, 1, ap_fifo, image_V_data_2_V, pointer</column>
<column name="image_V_data_2_V_read">out, 1, ap_fifo, image_V_data_2_V, pointer</column>
<column name="resized_V_data_0_V_din">out, 16, ap_fifo, resized_V_data_0_V, pointer</column>
<column name="resized_V_data_0_V_full_n">in, 1, ap_fifo, resized_V_data_0_V, pointer</column>
<column name="resized_V_data_0_V_write">out, 1, ap_fifo, resized_V_data_0_V, pointer</column>
<column name="resized_V_data_1_V_din">out, 16, ap_fifo, resized_V_data_1_V, pointer</column>
<column name="resized_V_data_1_V_full_n">in, 1, ap_fifo, resized_V_data_1_V, pointer</column>
<column name="resized_V_data_1_V_write">out, 1, ap_fifo, resized_V_data_1_V, pointer</column>
<column name="resized_V_data_2_V_din">out, 16, ap_fifo, resized_V_data_2_V, pointer</column>
<column name="resized_V_data_2_V_full_n">in, 1, ap_fifo, resized_V_data_2_V, pointer</column>
<column name="resized_V_data_2_V_write">out, 1, ap_fifo, resized_V_data_2_V, pointer</column>
</table>
</item>
</section>
</profile>
