#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=Because the primary circuit 16 must know when a transmission is about to occur, it must have some way of being triggered by the start of the transmission.
1-1	0-7	Because	_	_	
1-2	8-11	the	_	_	
1-3	12-19	primary	_	_	
1-4	20-27	circuit	_	_	
1-5	28-30	16	_	_	
1-6	31-35	must	_	_	
1-7	36-40	know	_	_	
1-8	41-45	when	_	_	
1-9	46-47	a	_	_	
1-10	48-60	transmission	_	_	
1-11	61-63	is	_	_	
1-12	64-69	about	_	_	
1-13	70-72	to	_	_	
1-14	73-78	occur	_	_	
1-15	78-79	,	_	_	
1-16	80-82	it	_	_	
1-17	83-87	must	_	_	
1-18	88-92	have	_	_	
1-19	93-97	some	_	_	
1-20	98-101	way	_	_	
1-21	102-104	of	_	_	
1-22	105-110	being	_	_	
1-23	111-120	triggered	_	_	
1-24	121-123	by	_	_	
1-25	124-127	the	_	_	
1-26	128-133	start	_	_	
1-27	134-136	of	_	_	
1-28	137-140	the	_	_	
1-29	141-153	transmission	_	_	
1-30	153-154	.	_	_	

#Text=This is accomplished by preceding the 3-bit encoded error signal by a single HI bit.
2-1	155-159	This	_	_	
2-2	160-162	is	_	_	
2-3	163-175	accomplished	_	_	
2-4	176-178	by	_	_	
2-5	179-188	preceding	_	_	
2-6	189-192	the	_	_	
2-7	193-194	3	_	_	
2-8	194-195	-	_	_	
2-9	195-198	bit	_	_	
2-10	199-206	encoded	_	_	
2-11	207-212	error	_	_	
2-12	213-219	signal	_	_	
2-13	220-222	by	_	_	
2-14	223-224	a	_	_	
2-15	225-231	single	_	_	
2-16	232-234	HI	_	_	
2-17	235-238	bit	_	_	
2-18	238-239	.	_	_	

#Text=In this way, a positive transition always starts a transmission event, and the receiver 42 (FIG. 2) can simply stand open, waiting for a transition to start it up.
3-1	240-242	In	_	_	
3-2	243-247	this	_	_	
3-3	248-251	way	_	_	
3-4	251-252	,	_	_	
3-5	253-254	a	_	_	
3-6	255-263	positive	_	_	
3-7	264-274	transition	_	_	
3-8	275-281	always	_	_	
3-9	282-288	starts	_	_	
3-10	289-290	a	_	_	
3-11	291-303	transmission	_	_	
3-12	304-309	event	_	_	
3-13	309-310	,	_	_	
3-14	311-314	and	_	_	
3-15	315-318	the	_	_	
3-16	319-327	receiver	_	_	
3-17	328-330	42	_	_	
3-18	331-332	(	_	_	
3-19	332-335	FIG	_	_	
3-20	335-336	.	_	_	
3-21	337-338	2	_	_	
3-22	338-339	)	_	_	
3-23	340-343	can	_	_	
3-24	344-350	simply	_	_	
3-25	351-356	stand	_	_	
3-26	357-361	open	_	_	
3-27	361-362	,	_	_	
3-28	363-370	waiting	_	_	
3-29	371-374	for	_	_	
3-30	375-376	a	_	_	
3-31	377-387	transition	_	_	
3-32	388-390	to	_	_	
3-33	391-396	start	_	_	
3-34	397-399	it	_	_	
3-35	400-402	up	_	_	
3-36	402-403	.	_	_	

#Text=In order to improve the noise immunity and confidence in fault transmission, a multiply redundant logic is preferably utilized.
4-1	404-406	In	_	_	
4-2	407-412	order	_	_	
4-3	413-415	to	_	_	
4-4	416-423	improve	_	_	
4-5	424-427	the	_	_	
4-6	428-433	noise	_	_	
4-7	434-442	immunity	_	_	
4-8	443-446	and	_	_	
4-9	447-457	confidence	_	_	
4-10	458-460	in	_	_	
4-11	461-466	fault	_	_	
4-12	467-479	transmission	_	_	
4-13	479-480	,	_	_	
4-14	481-482	a	_	_	
4-15	483-491	multiply	_	_	
4-16	492-501	redundant	_	_	
4-17	502-507	logic	_	_	
4-18	508-510	is	_	_	
4-19	511-521	preferably	_	_	
4-20	522-530	utilized	_	_	
4-21	530-531	.	_	_	

#Text=When a fault occurs, the encoded status word is actually transmitted three times in rapid succession.
5-1	532-536	When	_	_	
5-2	537-538	a	_	_	
5-3	539-544	fault	_	_	
5-4	545-551	occurs	_	_	
5-5	551-552	,	_	_	
5-6	553-556	the	_	_	
5-7	557-564	encoded	_	_	
5-8	565-571	status	_	_	
5-9	572-576	word	_	_	
5-10	577-579	is	_	_	
5-11	580-588	actually	_	_	
5-12	589-600	transmitted	_	_	
5-13	601-606	three	_	_	
5-14	607-612	times	_	_	
5-15	613-615	in	_	_	
5-16	616-621	rapid	_	_	
5-17	622-632	succession	_	_	
5-18	632-633	.	_	_	

#Text=This triplet of data is fed to the three 3-bit shift registers 50 (FIG. 4) to correct any single-bit errors, and to reject indecipherable data.
6-1	634-638	This	_	_	
6-2	639-646	triplet	_	_	
6-3	647-649	of	_	_	
6-4	650-654	data	_	_	
6-5	655-657	is	_	_	
6-6	658-661	fed	_	_	
6-7	662-664	to	_	_	
6-8	665-668	the	_	_	
6-9	669-674	three	_	_	
6-10	675-676	3	_	_	
6-11	676-677	-	_	_	
6-12	677-680	bit	_	_	
6-13	681-686	shift	_	_	
6-14	687-696	registers	_	_	
6-15	697-699	50	_	_	
6-16	700-701	(	_	_	
6-17	701-704	FIG	_	_	
6-18	704-705	.	_	_	
6-19	706-707	4	_	_	
6-20	707-708	)	_	_	
6-21	709-711	to	_	_	
6-22	712-719	correct	_	_	
6-23	720-723	any	_	_	
6-24	724-734	single-bit	_	_	
6-25	735-741	errors	_	_	
6-26	741-742	,	_	_	
6-27	743-746	and	_	_	
6-28	747-749	to	_	_	
6-29	750-756	reject	_	_	
6-30	757-771	indecipherable	_	_	
6-31	772-776	data	_	_	
6-32	776-777	.	_	_	

#Text=Fault transmissions that coincide with a change in CMD are prone to occasional errors.
7-1	778-783	Fault	*[1]	8-3[2_1]	
7-2	784-797	transmissions	*[1]	_	
7-3	798-802	that	*[1]	_	
7-4	803-811	coincide	*[1]	_	
7-5	812-816	with	*[1]	_	
7-6	817-818	a	*[1]	_	
7-7	819-825	change	*[1]	_	
7-8	826-828	in	*[1]	_	
7-9	829-832	CMD	*[1]	_	
7-10	833-836	are	*[1]	_	
7-11	837-842	prone	*[1]	_	
7-12	843-845	to	*[1]	_	
7-13	846-856	occasional	*[1]	_	
7-14	857-863	errors	*[1]	_	
7-15	863-864	.	*[1]	_	

#Text=To circumvent this problem, a CMD change detector 98 monitors CMD and, when a transition occurs, feedback is stopped by resetting the transmitter 96.
8-1	865-867	To	_	_	
8-2	868-878	circumvent	_	_	
8-3	879-883	this	*[2]	_	
8-4	884-891	problem	*[2]	_	
8-5	891-892	,	_	_	
8-6	893-894	a	_	_	
8-7	895-898	CMD	_	_	
8-8	899-905	change	_	_	
8-9	906-914	detector	_	_	
8-10	915-917	98	_	_	
8-11	918-926	monitors	_	_	
8-12	927-930	CMD	_	_	
8-13	931-934	and	_	_	
8-14	934-935	,	_	_	
8-15	936-940	when	_	_	
8-16	941-942	a	_	_	
8-17	943-953	transition	_	_	
8-18	954-960	occurs	_	_	
8-19	960-961	,	_	_	
8-20	962-970	feedback	_	_	
8-21	971-973	is	_	_	
8-22	974-981	stopped	_	_	
8-23	982-984	by	_	_	
8-24	985-994	resetting	_	_	
8-25	995-998	the	_	_	
8-26	999-1010	transmitter	_	_	
8-27	1011-1013	96	_	_	
8-28	1013-1014	.	_	_	

#Text=After a predetermined amount of time, the transmitter 96 is restarted.
9-1	1015-1020	After	_	_	
9-2	1021-1022	a	_	_	
9-3	1023-1036	predetermined	_	_	
9-4	1037-1043	amount	_	_	
9-5	1044-1046	of	_	_	
9-6	1047-1051	time	_	_	
9-7	1051-1052	,	_	_	
9-8	1053-1056	the	_	_	
9-9	1057-1068	transmitter	_	_	
9-10	1069-1071	96	_	_	
9-11	1072-1074	is	_	_	
9-12	1075-1084	restarted	_	_	
9-13	1084-1085	.	_	_	

#Text=Turning now to FIG. 7, there is shown a schematic diagram of the high voltage section of the secondary circuit 20.
10-1	1086-1093	Turning	_	_	
10-2	1094-1097	now	_	_	
10-3	1098-1100	to	_	_	
10-4	1101-1104	FIG	_	_	
10-5	1104-1105	.	_	_	
10-6	1106-1107	7	_	_	
10-7	1107-1108	,	_	_	
10-8	1109-1114	there	_	_	
10-9	1115-1117	is	_	_	
10-10	1118-1123	shown	_	_	
10-11	1124-1125	a	_	_	
10-12	1126-1135	schematic	_	_	
10-13	1136-1143	diagram	_	_	
10-14	1144-1146	of	_	_	
10-15	1147-1150	the	_	_	
10-16	1151-1155	high	_	_	
10-17	1156-1163	voltage	_	_	
10-18	1164-1171	section	_	_	
10-19	1172-1174	of	_	_	
10-20	1175-1178	the	_	_	
10-21	1179-1188	secondary	_	_	
10-22	1189-1196	circuit	_	_	
10-23	1197-1199	20	_	_	
10-24	1199-1200	.	_	_	

#Text=The low voltage circuits discussed in FIG. 6 require a 5 VDC power supply for proper operation.
11-1	1201-1204	The	_	_	
11-2	1205-1208	low	_	_	
11-3	1209-1216	voltage	_	_	
11-4	1217-1225	circuits	_	_	
11-5	1226-1235	discussed	_	_	
11-6	1236-1238	in	_	_	
11-7	1239-1242	FIG	_	_	
11-8	1242-1243	.	_	_	
11-9	1244-1245	6	_	_	
11-10	1246-1253	require	_	_	
11-11	1254-1255	a	_	_	
11-12	1256-1257	5	_	_	
11-13	1258-1261	VDC	_	_	
11-14	1262-1267	power	_	_	
11-15	1268-1274	supply	_	_	
11-16	1275-1278	for	_	_	
11-17	1279-1285	proper	_	_	
11-18	1286-1295	operation	_	_	
11-19	1295-1296	.	_	_	

#Text=Coincidentally, the power transistors 14 require a -5 VDC Gate drive in the OFF state for proper noise immunity and reliable operation in modular packages.
12-1	1297-1311	Coincidentally	_	_	
12-2	1311-1312	,	_	_	
12-3	1313-1316	the	_	_	
12-4	1317-1322	power	_	_	
12-5	1323-1334	transistors	_	_	
12-6	1335-1337	14	_	_	
12-7	1338-1345	require	_	_	
12-8	1346-1347	a	_	_	
12-9	1348-1349	-	_	_	
12-10	1349-1350	5	_	_	
12-11	1351-1354	VDC	_	_	
12-12	1355-1359	Gate	_	_	
12-13	1360-1365	drive	_	_	
12-14	1366-1368	in	_	_	
12-15	1369-1372	the	_	_	
12-16	1373-1376	OFF	_	_	
12-17	1377-1382	state	_	_	
12-18	1383-1386	for	_	_	
12-19	1387-1393	proper	_	_	
12-20	1394-1399	noise	_	_	
12-21	1400-1408	immunity	_	_	
12-22	1409-1412	and	_	_	
12-23	1413-1421	reliable	_	_	
12-24	1422-1431	operation	_	_	
12-25	1432-1434	in	_	_	
12-26	1435-1442	modular	_	_	
12-27	1443-1451	packages	_	_	
12-28	1451-1452	.	_	_	

#Text=The rail to rail voltage required from the transformer 18 is then 15-(-5)=20 V (nom).
13-1	1453-1456	The	_	_	
13-2	1457-1461	rail	_	_	
13-3	1462-1464	to	_	_	
13-4	1465-1469	rail	_	_	
13-5	1470-1477	voltage	_	_	
13-6	1478-1486	required	_	_	
13-7	1487-1491	from	_	_	
13-8	1492-1495	the	_	_	
13-9	1496-1507	transformer	_	_	
13-10	1508-1510	18	_	_	
13-11	1511-1513	is	_	_	
13-12	1514-1518	then	_	_	
13-13	1519-1521	15	_	_	
13-14	1521-1522	-	_	_	
13-15	1522-1523	(	_	_	
13-16	1523-1524	-	_	_	
13-17	1524-1525	5	_	_	
13-18	1525-1526	)	_	_	
13-19	1526-1527	=	_	_	
13-20	1527-1529	20	_	_	
13-21	1530-1531	V	_	_	
13-22	1532-1533	(	_	_	
13-23	1533-1536	nom	_	_	
13-24	1536-1537	)	_	_	
13-25	1537-1538	.	_	_	

#Text=Thus, low to high voltage level shifters 100 as well as high to low voltage level shifters 102 are utilized to shift the voltage levels accordingly.
14-1	1539-1543	Thus	_	_	
14-2	1543-1544	,	_	_	
14-3	1545-1548	low	_	_	
14-4	1549-1551	to	_	_	
14-5	1552-1556	high	_	_	
14-6	1557-1564	voltage	_	_	
14-7	1565-1570	level	_	_	
14-8	1571-1579	shifters	_	_	
14-9	1580-1583	100	_	_	
14-10	1584-1586	as	_	_	
14-11	1587-1591	well	_	_	
14-12	1592-1594	as	_	_	
14-13	1595-1599	high	_	_	
14-14	1600-1602	to	_	_	
14-15	1603-1606	low	_	_	
14-16	1607-1614	voltage	_	_	
14-17	1615-1620	level	_	_	
14-18	1621-1629	shifters	_	_	
14-19	1630-1633	102	_	_	
14-20	1634-1637	are	_	_	
14-21	1638-1646	utilized	_	_	
14-22	1647-1649	to	_	_	
14-23	1650-1655	shift	_	_	
14-24	1656-1659	the	_	_	
14-25	1660-1667	voltage	_	_	
14-26	1668-1674	levels	_	_	
14-27	1675-1686	accordingly	_	_	
14-28	1686-1687	.	_	_	

#Text=Before the power supplies have come up to normal operating range, the drive and control circuits cannot be guaranteed to work properly.
15-1	1688-1694	Before	_	_	
15-2	1695-1698	the	_	_	
15-3	1699-1704	power	_	_	
15-4	1705-1713	supplies	_	_	
15-5	1714-1718	have	_	_	
15-6	1719-1723	come	_	_	
15-7	1724-1726	up	_	_	
15-8	1727-1729	to	_	_	
15-9	1730-1736	normal	_	_	
15-10	1737-1746	operating	_	_	
15-11	1747-1752	range	_	_	
15-12	1752-1753	,	_	_	
15-13	1754-1757	the	_	_	
15-14	1758-1763	drive	_	_	
15-15	1764-1767	and	_	_	
15-16	1768-1775	control	_	_	
15-17	1776-1784	circuits	_	_	
15-18	1785-1791	cannot	_	_	
15-19	1792-1794	be	_	_	
15-20	1795-1805	guaranteed	_	_	
15-21	1806-1808	to	_	_	
15-22	1809-1813	work	_	_	
15-23	1814-1822	properly	_	_	
15-24	1822-1823	.	_	_	

#Text=In particular, during power up and power down transient conditions, it is possible for false commands to be issued that could cause failure of the external power transistors 14.
16-1	1824-1826	In	_	_	
16-2	1827-1837	particular	_	_	
16-3	1837-1838	,	_	_	
16-4	1839-1845	during	_	_	
16-5	1846-1851	power	_	_	
16-6	1852-1854	up	_	_	
16-7	1855-1858	and	_	_	
16-8	1859-1864	power	_	_	
16-9	1865-1869	down	_	_	
16-10	1870-1879	transient	_	_	
16-11	1880-1890	conditions	_	_	
16-12	1890-1891	,	_	_	
16-13	1892-1894	it	_	_	
16-14	1895-1897	is	_	_	
16-15	1898-1906	possible	_	_	
16-16	1907-1910	for	_	_	
16-17	1911-1916	false	_	_	
16-18	1917-1925	commands	_	_	
16-19	1926-1928	to	_	_	
16-20	1929-1931	be	_	_	
16-21	1932-1938	issued	_	_	
16-22	1939-1943	that	_	_	
16-23	1944-1949	could	_	_	
16-24	1950-1955	cause	_	_	
16-25	1956-1963	failure	_	_	
16-26	1964-1966	of	_	_	
16-27	1967-1970	the	_	_	
16-28	1971-1979	external	_	_	
16-29	1980-1985	power	_	_	
16-30	1986-1997	transistors	_	_	
16-31	1998-2000	14	_	_	
16-32	2000-2001	.	_	_	

#Text=This effect must be eliminated by measuring the supply voltages, and ignoring all inputs until the voltages are within tolerance.
17-1	2002-2006	This	_	_	
17-2	2007-2013	effect	_	_	
17-3	2014-2018	must	_	_	
17-4	2019-2021	be	_	_	
17-5	2022-2032	eliminated	_	_	
17-6	2033-2035	by	_	_	
17-7	2036-2045	measuring	_	_	
17-8	2046-2049	the	_	_	
17-9	2050-2056	supply	_	_	
17-10	2057-2065	voltages	_	_	
17-11	2065-2066	,	_	_	
17-12	2067-2070	and	_	_	
17-13	2071-2079	ignoring	_	_	
17-14	2080-2083	all	_	_	
17-15	2084-2090	inputs	_	_	
17-16	2091-2096	until	_	_	
17-17	2097-2100	the	_	_	
17-18	2101-2109	voltages	_	_	
17-19	2110-2113	are	_	_	
17-20	2114-2120	within	_	_	
17-21	2121-2130	tolerance	_	_	
17-22	2130-2131	.	_	_	

#Text=The under voltage detection circuit 60 measures these voltages, compares them to predetermined reference values, and provides corresponding fault signals if necessary.
18-1	2132-2135	The	_	_	
18-2	2136-2141	under	_	_	
18-3	2142-2149	voltage	_	_	
18-4	2150-2159	detection	_	_	
18-5	2160-2167	circuit	_	_	
18-6	2168-2170	60	_	_	
18-7	2171-2179	measures	_	_	
18-8	2180-2185	these	_	_	
18-9	2186-2194	voltages	_	_	
18-10	2194-2195	,	_	_	
18-11	2196-2204	compares	_	_	
18-12	2205-2209	them	_	_	
18-13	2210-2212	to	_	_	
18-14	2213-2226	predetermined	_	_	
18-15	2227-2236	reference	_	_	
18-16	2237-2243	values	_	_	
18-17	2243-2244	,	_	_	
18-18	2245-2248	and	_	_	
18-19	2249-2257	provides	_	_	
18-20	2258-2271	corresponding	_	_	
18-21	2272-2277	fault	_	_	
18-22	2278-2285	signals	_	_	
18-23	2286-2288	if	_	_	
18-24	2289-2298	necessary	_	_	
18-25	2298-2299	.	_	_	
