* Drop `<=` and `>=` as inequality for Verilog (#1864).
