INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab1_1/lab1_1.srcs/sources_1/imports/design/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/lab1_1/lab1_1.srcs/sim_1/imports/testbench/lab1_1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_1_t
