# ---------------------------------------------------------------------------------
# Created on Thu Mar 28 20:44:12 PDT 2024 with report_failfast (2021.05.07)
# ---------------------------------------------------------------------------------

#  +--------------------------------------------------------------------------------------------------+
#  | Design Summary                                                                                   |
#  | checkpoint_top_wrapper                                                                           |
#  | xcu280-fsvh2892-2L-e                                                                             |
#  +---------------------------------------------------+-----------+--------+------+---------+--------+
#  | Criteria                                          | Guideline | Actual | Used | Avail   | Status |
#  +---------------------------------------------------+-----------+--------+------+---------+--------+
#  | LUT                                               | 70%       | 0.13%  | 1645 | 1303680 | OK     |
#  | FD                                                | 50%       | 0.09%  | 2313 | 2607360 | OK     |
#  | LUTRAM+SRL                                        | 25%       | 0.00%  | 0    | 600960  | OK     |
#  | CARRY8                                            | 25%       | 0.01%  | 24   | 162960  | OK     |
#  | MUXF7                                             | 15%       | 0.01%  | 50   | 651840  | OK     |
#  | DSP                                               | 80%       | 0.00%  | 0    | 9024    | OK     |
#  | RAMB/FIFO                                         | 80%       | 0.42%  | 8.5  | 2016    | OK     |
#  | URAM                                              | 80%       | 0.83%  | 8    | 960     | OK     |
#  | DSP+RAMB+URAM (Avg)                               | 70%       | 0.62%  | 16.5 | 2976    | OK     |
#  | BUFGCE* + BUFGCTRL                                | 24        | 0      | 0    | -       | OK     |
#  | DONT_TOUCH (cells/nets)                           | 0         | 0      | 0    | -       | OK     |
#  | MARK_DEBUG (nets)                                 | 0         | 0      | 0    | -       | OK     |
#  | Control Sets                                      | 24444     | 42     | 42   | -       | OK     |
#  | Average Fanout for modules > 100k cells           | 4         | 0      | 0    | -       | OK     |
#  | Non-FD high fanout nets > 10k loads               | 0         | 0      | 0    | -       | OK     |
#  +---------------------------------------------------+-----------+--------+------+---------+--------+
#  | Number of paths above max LUT budgeting (0.300ns) | 0         | 0      | 0    | -       | OK     |
#  | Number of paths above max Net budgeting (0.208ns) | 0         | 0      | 0    | -       | OK     |
#  +---------------------------------------------------+-----------+--------+------+---------+--------+

