{
  "Top": "warp_stream_accel",
  "RtlTop": "warp_stream_accel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "123",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "warp_stream_accel",
    "Version": "1.0",
    "DisplayName": "Warp_stream_accel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/warpPerspective_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2xfMat.vhd",
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w12_d2_A.vhd",
      "impl\/vhdl\/fifo_w12_d2_A_x.vhd",
      "impl\/vhdl\/fifo_w12_d3_A.vhd",
      "impl\/vhdl\/fifo_w12_d4_A.vhd",
      "impl\/vhdl\/floor.vhd",
      "impl\/vhdl\/floor_mask_table1.vhd",
      "impl\/vhdl\/start_for_warpTrab2s.vhd",
      "impl\/vhdl\/start_for_xfMat2Ab3s.vhd",
      "impl\/vhdl\/warp_stream_accelb0s.vhd",
      "impl\/vhdl\/warp_stream_accelb1s.vhd",
      "impl\/vhdl\/warp_stream_accelbkb.vhd",
      "impl\/vhdl\/warp_stream_accelbQq.vhd",
      "impl\/vhdl\/warp_stream_accelbRq.vhd",
      "impl\/vhdl\/warp_stream_accelbSr.vhd",
      "impl\/vhdl\/warp_stream_accelbTr.vhd",
      "impl\/vhdl\/warp_stream_accelbUr.vhd",
      "impl\/vhdl\/warp_stream_accelbVr.vhd",
      "impl\/vhdl\/warp_stream_accelbWr.vhd",
      "impl\/vhdl\/warp_stream_accelbXr.vhd",
      "impl\/vhdl\/warp_stream_accelbYs.vhd",
      "impl\/vhdl\/warp_stream_accelbZs.vhd",
      "impl\/vhdl\/warpTransform.vhd",
      "impl\/vhdl\/warpTransform_Block_1.vhd",
      "impl\/vhdl\/warpTransform_Block_s.vhd",
      "impl\/vhdl\/warpTransform_Blocud.vhd",
      "impl\/vhdl\/warpTransform_BlodEe.vhd",
      "impl\/vhdl\/warpTransform_BloeOg.vhd",
      "impl\/vhdl\/warpTransform_Loop_1.vhd",
      "impl\/vhdl\/warpTransform_Loop_4.vhd",
      "impl\/vhdl\/xfMat2AXIvideo.vhd",
      "impl\/vhdl\/warp_stream_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2xfMat.v",
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w12_d2_A.v",
      "impl\/verilog\/fifo_w12_d2_A_x.v",
      "impl\/verilog\/fifo_w12_d3_A.v",
      "impl\/verilog\/fifo_w12_d4_A.v",
      "impl\/verilog\/floor.v",
      "impl\/verilog\/floor_mask_table1.v",
      "impl\/verilog\/floor_mask_table1_rom.dat",
      "impl\/verilog\/start_for_warpTrab2s.v",
      "impl\/verilog\/start_for_xfMat2Ab3s.v",
      "impl\/verilog\/warp_stream_accelb0s.v",
      "impl\/verilog\/warp_stream_accelb1s.v",
      "impl\/verilog\/warp_stream_accelbkb.v",
      "impl\/verilog\/warp_stream_accelbQq.v",
      "impl\/verilog\/warp_stream_accelbRq.v",
      "impl\/verilog\/warp_stream_accelbSr.v",
      "impl\/verilog\/warp_stream_accelbTr.v",
      "impl\/verilog\/warp_stream_accelbUr.v",
      "impl\/verilog\/warp_stream_accelbVr.v",
      "impl\/verilog\/warp_stream_accelbWr.v",
      "impl\/verilog\/warp_stream_accelbXr.v",
      "impl\/verilog\/warp_stream_accelbYs.v",
      "impl\/verilog\/warp_stream_accelbZs.v",
      "impl\/verilog\/warpTransform.v",
      "impl\/verilog\/warpTransform_Block_1.v",
      "impl\/verilog\/warpTransform_Block_s.v",
      "impl\/verilog\/warpTransform_Blocud.v",
      "impl\/verilog\/warpTransform_Blocud_rom.dat",
      "impl\/verilog\/warpTransform_BlodEe.v",
      "impl\/verilog\/warpTransform_BlodEe_rom.dat",
      "impl\/verilog\/warpTransform_BloeOg.v",
      "impl\/verilog\/warpTransform_Loop_1.v",
      "impl\/verilog\/warpTransform_Loop_4.v",
      "impl\/verilog\/xfMat2AXIvideo.v",
      "impl\/verilog\/warp_stream_accel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/warp_stream_accel_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_sitofp_4_no_dsp_32_ip.tcl",
      "impl\/misc\/warp_stream_accel_ap_uitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/ASUS\/AppData\/Roaming\/Xilinx\/Vivado\/warpPerpective\/FullHD_solution\/.autopilot\/db\/warp_stream_accel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "warp_stream_accel_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name warp_stream_accel_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name warp_stream_accel_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name warp_stream_accel_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name warp_stream_accel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name warp_stream_accel_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name warp_stream_accel_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name warp_stream_accel_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "warp_stream_accel_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name warp_stream_accel_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "R_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "R_address1": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "R_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "R_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "R_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "R_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "p_src p_dst",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "p_dst": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "p_dst",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "p_src": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "p_src",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "p_src_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "p_src_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "p_src_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "p_src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "p_src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "p_src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "p_src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "p_src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "p_src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "p_dst_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "p_dst_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "p_dst_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "p_dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "p_dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "p_dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "p_dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "p_dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "p_dst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "R_address0": {
      "dir": "out",
      "width": "4"
    },
    "R_ce0": {
      "dir": "out",
      "width": "1"
    },
    "R_d0": {
      "dir": "out",
      "width": "32"
    },
    "R_q0": {
      "dir": "in",
      "width": "32"
    },
    "R_we0": {
      "dir": "out",
      "width": "1"
    },
    "R_address1": {
      "dir": "out",
      "width": "4"
    },
    "R_ce1": {
      "dir": "out",
      "width": "1"
    },
    "R_d1": {
      "dir": "out",
      "width": "32"
    },
    "R_q1": {
      "dir": "in",
      "width": "32"
    },
    "R_we1": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "p_src_V_data_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_src_V_keep_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_src_V_strb_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_src_V_user_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_src_V_last_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_src_V_id_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_src_V_dest_V": {
      "interfaceRef": "p_src",
      "dir": "in"
    },
    "p_dst_V_data_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "p_dst_V_keep_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "p_dst_V_strb_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "p_dst_V_user_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "p_dst_V_last_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "p_dst_V_id_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "p_dst_V_dest_V": {
      "interfaceRef": "p_dst",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "R_d0": {
      "interfaceRef": "R_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "R_q0": {
      "interfaceRef": "R_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "R_d1": {
      "interfaceRef": "R_d1",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "R_q1": {
      "interfaceRef": "R_q1",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "9",
      "handshakeRef": "ap_none"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "warp_stream_accel",
      "Instances": [
        {
          "ModuleName": "warpTransform",
          "InstanceName": "warpTransform_U0",
          "Instances": [
            {
              "ModuleName": "warpTransform_Block_s",
              "InstanceName": "warpTransform_Block_U0",
              "Instances": [
                {
                  "ModuleName": "floor",
                  "InstanceName": "grp_floor_fu_3340"
                },
                {
                  "ModuleName": "floor",
                  "InstanceName": "grp_floor_fu_3347"
                },
                {
                  "ModuleName": "floor",
                  "InstanceName": "grp_floor_fu_3354"
                },
                {
                  "ModuleName": "floor",
                  "InstanceName": "grp_floor_fu_3361"
                }
              ]
            },
            {
              "ModuleName": "warpTransform_Loop_1",
              "InstanceName": "warpTransform_Loop_1_U0"
            },
            {
              "ModuleName": "warpTransform_Loop_4",
              "InstanceName": "warpTransform_Loop_4_U0"
            },
            {
              "ModuleName": "warpTransform_Block_1",
              "InstanceName": "warpTransform_Block_1_U0"
            }
          ]
        },
        {
          "ModuleName": "AXIvideo2xfMat",
          "InstanceName": "AXIvideo2xfMat_U0"
        },
        {
          "ModuleName": "xfMat2AXIvideo",
          "InstanceName": "xfMat2AXIvideo_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "LUT": "47",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2xfMat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2079003",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2079003",
          "PipelineII": "3 ~ 2079003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2079000",
            "Latency": "0 ~ 2079000",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "1925",
            "PipelineDepth": "5 ~ 1925",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "151",
          "LUT": "464",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "warpTransform_Block_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Area": {
          "FF": "3",
          "LUT": "110",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "warpTransform_Loop_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "2073603",
          "PipelineIIMin": "4",
          "PipelineIIMax": "2073603",
          "PipelineII": "4 ~ 2073603",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2073600",
            "Latency": "1 ~ 2073600",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "80",
          "LUT": "164",
          "BRAM_18K": "0"
        }
      },
      "floor": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.787"
        },
        "Area": {
          "BRAM_18K": "2",
          "FF": "327",
          "LUT": "518",
          "DSP48E": "0"
        }
      },
      "warpTransform_Block_s": {
        "Latency": {
          "LatencyBest": "118",
          "LatencyAvg": "",
          "LatencyWorst": "2162195",
          "PipelineIIMin": "118",
          "PipelineIIMax": "2162195",
          "PipelineII": "118 ~ 2162195",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.913"
        },
        "Loops": [
          {
            "Name": "COPY_MAT1",
            "TripCount": "3",
            "Latency": "33",
            "PipelineII": "",
            "PipelineDepth": "11",
            "Loops": [{
                "Name": "COPY_MAT2",
                "TripCount": "3",
                "Latency": "9",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "MAIN_ROWS",
            "TripCount": "",
            "LatencyMin": "83",
            "LatencyMax": "2162160",
            "Latency": "83 ~ 2162160",
            "PipelineII": "",
            "PipelineDepthMin": "83",
            "PipelineDepthMax": "2002",
            "PipelineDepth": "83 ~ 2002",
            "Loops": [{
                "Name": "MAIN_COLS",
                "TripCount": "",
                "LatencyMin": "71",
                "LatencyMax": "1990",
                "Latency": "71 ~ 1990",
                "PipelineII": "1",
                "PipelineDepth": "72"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "116",
          "DSP48E": "53",
          "FF": "12670",
          "LUT": "21284"
        }
      },
      "warpTransform_Loop_4": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "2073603",
          "PipelineIIMin": "4",
          "PipelineIIMax": "2073603",
          "PipelineII": "4 ~ 2073603",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2073600",
            "Latency": "1 ~ 2073600",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "80",
          "LUT": "155",
          "BRAM_18K": "0"
        }
      },
      "warpTransform": {
        "Latency": {
          "LatencyBest": "120",
          "LatencyAvg": "",
          "LatencyWorst": "2162197",
          "PipelineIIMin": "119",
          "PipelineIIMax": "2162196",
          "PipelineII": "119 ~ 2162196",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.913"
        },
        "Area": {
          "BRAM_18K": "116",
          "DSP48E": "55",
          "FF": "12883",
          "LUT": "22010"
        }
      },
      "xfMat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2077921",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2077921",
          "PipelineII": "1 ~ 2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.181"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2077920",
            "Latency": "0 ~ 2077920",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1924",
            "PipelineDepth": "3 ~ 1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1921",
                "Latency": "0 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "126",
          "LUT": "376",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "warp_stream_accel": {
        "Latency": {
          "LatencyBest": "123",
          "LatencyAvg": "",
          "LatencyWorst": "2162200",
          "PipelineIIMin": "119",
          "PipelineIIMax": "2162196",
          "PipelineII": "119 ~ 2162196",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.913"
        },
        "Area": {
          "BRAM_18K": "116",
          "DSP48E": "55",
          "FF": "13221",
          "LUT": "23229"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "warp_stream_accel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-07-31 10:42:48 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
