$date
	Wed Feb 15 13:50:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mod_veda_tb $end
$var wire 32 ! dataout [31:0] $end
$var reg 5 " addr_a [4:0] $end
$var reg 5 # addr_b [4:0] $end
$var reg 1 $ clk $end
$var reg 32 % datain [31:0] $end
$var reg 1 & mode $end
$var reg 1 ' rst $end
$var reg 1 ( write_enable $end
$scope module v $end
$var wire 5 ) addr_a [4:0] $end
$var wire 5 * addr_b [4:0] $end
$var wire 1 $ clk $end
$var wire 32 + datain [31:0] $end
$var wire 1 & mode $end
$var wire 1 ' rst $end
$var wire 1 ( write_enable $end
$var wire 32 , dataout [31:0] $end
$var reg 32 - out [31:0] $end
$var integer 32 . i [31:0] $end
$scope module delay $end
$var wire 1 $ clk $end
$var wire 32 / original_signal [31:0] $end
$var reg 32 0 delayed_signal [31:0] $end
$upscope $end
$scope begin reset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
b0 /
b100000 .
b0 -
bx ,
b110111 +
b1010 *
b1100 )
1(
1'
0&
b110111 %
0$
b1010 #
b1100 "
bx !
$end
#5000
b0 !
b0 ,
b0 0
0'
1$
#10000
0$
#15000
1$
#20000
0$
b111000 %
b111000 +
b1101 #
b1101 *
b1010 "
b1010 )
#25000
1$
#30000
0$
#35000
1$
#40000
0$
b1100 #
b1100 *
b10 "
b10 )
1&
#45000
b110111 !
b110111 ,
b110111 0
b110111 -
b110111 /
1$
#50000
0$
#55000
1$
#60000
0$
b110111 %
b110111 +
b1010 #
b1010 *
b1100 "
b1100 )
#65000
b111000 !
b111000 ,
b111000 0
b111000 -
b111000 /
1$
#70000
0$
#75000
1$
#80000
0$
b111000 %
b111000 +
b1101 #
b1101 *
b1010 "
b1010 )
0&
#85000
b0 !
b0 ,
b0 0
b0 -
b0 /
1$
#90000
0$
#95000
1$
#100000
0$
b1010 #
b1010 *
b10 "
b10 )
1&
#105000
b111000 !
b111000 ,
b111000 0
b111000 -
b111000 /
1$
#110000
0$
#115000
1$
#120000
0$
