\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt1\+:\+:\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a1c935132cb8da901b6e446b06f1334e6}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 12
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ab275f608ee4ee98f47e24de4f3eaf913}{R\+A\+M\+S\+I\+ZE}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_af2a32721511ff3cf8c3a2cbb7e48b138}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_af50dd0561ff2891745d06bb10b2ddbd2}{O\+S\+C32\+K\+S\+EL}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a3366a6e96d960c2b54c74e9200530211}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 9
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ad06eec8135d0d6262e93a55795ad8b07}{U\+S\+B\+V\+S\+T\+BY}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ae3f98afce8baf30245c4c14e2e4b900d}{U\+S\+B\+S\+S\+T\+BY}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a93b210938418acfdd5ed69f8ef809d80}{U\+S\+B\+R\+E\+G\+EN}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!O\+S\+C32\+K\+S\+EL@{O\+S\+C32\+K\+S\+EL}}
\index{O\+S\+C32\+K\+S\+EL@{O\+S\+C32\+K\+S\+EL}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{O\+S\+C32\+K\+S\+EL}{OSC32KSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+O\+S\+C32\+K\+S\+EL}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_af50dd0561ff2891745d06bb10b2ddbd2}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_af50dd0561ff2891745d06bb10b2ddbd2}
\mbox{[}19\+:18\mbox{]} 32K oscillator clock select \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!R\+A\+M\+S\+I\+ZE@{R\+A\+M\+S\+I\+ZE}}
\index{R\+A\+M\+S\+I\+ZE@{R\+A\+M\+S\+I\+ZE}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+A\+M\+S\+I\+ZE}{RAMSIZE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+R\+A\+M\+S\+I\+ZE}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ab275f608ee4ee98f47e24de4f3eaf913}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ab275f608ee4ee98f47e24de4f3eaf913}
\mbox{[}15\+:12\mbox{]} R\+AM size \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a1c935132cb8da901b6e446b06f1334e6}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a1c935132cb8da901b6e446b06f1334e6}
\mbox{[}11\+:0\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_af2a32721511ff3cf8c3a2cbb7e48b138}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_af2a32721511ff3cf8c3a2cbb7e48b138}
\mbox{[}17\+:16\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a3366a6e96d960c2b54c74e9200530211}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a3366a6e96d960c2b54c74e9200530211}
\mbox{[}28\+:20\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!U\+S\+B\+R\+E\+G\+EN@{U\+S\+B\+R\+E\+G\+EN}}
\index{U\+S\+B\+R\+E\+G\+EN@{U\+S\+B\+R\+E\+G\+EN}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+R\+E\+G\+EN}{USBREGEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+U\+S\+B\+R\+E\+G\+EN}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a93b210938418acfdd5ed69f8ef809d80}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_a93b210938418acfdd5ed69f8ef809d80}
\mbox{[}31\mbox{]} U\+SB voltage regulator enable \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!U\+S\+B\+S\+S\+T\+BY@{U\+S\+B\+S\+S\+T\+BY}}
\index{U\+S\+B\+S\+S\+T\+BY@{U\+S\+B\+S\+S\+T\+BY}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+S\+S\+T\+BY}{USBSSTBY}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+U\+S\+B\+S\+S\+T\+BY}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ae3f98afce8baf30245c4c14e2e4b900d}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ae3f98afce8baf30245c4c14e2e4b900d}
\mbox{[}30\mbox{]} U\+SB voltage regulator in standby mode during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. \index{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}!U\+S\+B\+V\+S\+T\+BY@{U\+S\+B\+V\+S\+T\+BY}}
\index{U\+S\+B\+V\+S\+T\+BY@{U\+S\+B\+V\+S\+T\+BY}!\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+V\+S\+T\+BY}{USBVSTBY}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1\+::\+\_\+hw\+\_\+sim\+\_\+sopt1\+\_\+bitfields\+::\+U\+S\+B\+V\+S\+T\+BY}\hypertarget{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ad06eec8135d0d6262e93a55795ad8b07}{}\label{struct__hw__sim__sopt1_1_1__hw__sim__sopt1__bitfields_ad06eec8135d0d6262e93a55795ad8b07}
\mbox{[}29\mbox{]} U\+SB voltage regulator in standby mode during V\+L\+PR and V\+L\+PW modes 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
