Metric,Value
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,184
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.004480299074202776
power__switching__total,0.0033275247551500797
power__leakage__total,2.4041147739239932e-08
power__total,0.007807848043739796
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.192381
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.192381
timing__hold__ws__corner:nom_tt_025C_1v80,-0.104739
timing__setup__ws__corner:nom_tt_025C_1v80,-4.324608
timing__hold__tns__corner:nom_tt_025C_1v80,-0.104739
timing__setup__tns__corner:nom_tt_025C_1v80,-407.309845
timing__hold__wns__corner:nom_tt_025C_1v80,-0.104739
timing__setup__wns__corner:nom_tt_025C_1v80,-4.324608
timing__hold_vio__count__corner:nom_tt_025C_1v80,1
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.06467
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,202
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,-4.324608
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,87
design__max_slew_violation__count__corner:nom_ss_100C_1v60,282
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,184
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.283757
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.283757
timing__hold__ws__corner:nom_ss_100C_1v60,0.044135
timing__setup__ws__corner:nom_ss_100C_1v60,-10.488564
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1378.976196
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-10.488564
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.347715
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,279
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-8.621395
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,19
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,184
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.133835
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.133835
timing__hold__ws__corner:nom_ff_n40C_1v95,-0.160096
timing__setup__ws__corner:nom_ff_n40C_1v95,-3.063777
timing__hold__tns__corner:nom_ff_n40C_1v95,-0.279285
timing__setup__tns__corner:nom_ff_n40C_1v95,-165.20224
timing__hold__wns__corner:nom_ff_n40C_1v95,-0.160096
timing__setup__wns__corner:nom_ff_n40C_1v95,-3.063777
timing__hold_vio__count__corner:nom_ff_n40C_1v95,4
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-0.052156
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,1
timing__setup_vio__count__corner:nom_ff_n40C_1v95,170
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,-2.554452
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,93
design__max_slew_violation__count,304
design__max_fanout_violation__count,184
design__max_cap_violation__count,2
clock__skew__worst_hold,0.302195
clock__skew__worst_setup,-0.205345
timing__hold__ws,-0.162094
timing__setup__ws,-10.801367
timing__hold__tns,-0.290847
timing__setup__tns,-1444.331177
timing__hold__wns,-0.162094
timing__setup__wns,-10.801367
timing__hold_vio__count,15
timing__hold_r2r__ws,-0.059277
timing__hold_r2r_vio__count,3
timing__setup_vio__count,1956
timing__setup_r2r__ws,-9.28813
timing__setup_r2r_vio__count,602
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,128
design__die__area,90000
design__core__area,80146.9
design__instance__count,4240
design__instance__area,22365.2
design__instance__count__stdcell,4240
design__instance__area__stdcell,22365.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.279053
design__instance__utilization__stdcell,0.279053
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,126
design__io__hpwl,22470681
timing__drv__floating__nets,14
timing__drv__floating__pins,4
design__instance__displacement__total,162.88
design__instance__displacement__mean,0.036
design__instance__displacement__max,7.28
route__wirelength__estimated,79313.9
design__violations,0
design__instance__count__setup_buffer,8
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1158
route__net__special,2
route__drc_errors__iter:1,1674
route__wirelength__iter:1,99321
route__drc_errors__iter:2,616
route__wirelength__iter:2,98629
route__drc_errors__iter:3,577
route__wirelength__iter:3,98328
route__drc_errors__iter:4,41
route__wirelength__iter:4,98183
route__drc_errors__iter:5,0
route__wirelength__iter:5,98184
route__drc_errors,0
route__wirelength,98184
route__vias,14839
route__vias__singlecut,14839
route__vias__multicut,0
design__disconnected_pin__count,37
design__critical_disconnected_pin__count,6
route__wirelength__max,796.78
timing__unannotated_net__count__corner:nom_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,10
design__max_fanout_violation__count__corner:min_tt_025C_1v80,184
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.179836
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.179836
timing__hold__ws__corner:min_tt_025C_1v80,-0.107637
timing__setup__ws__corner:min_tt_025C_1v80,-4.310834
timing__hold__tns__corner:min_tt_025C_1v80,-0.107637
timing__setup__tns__corner:min_tt_025C_1v80,-386.369537
timing__hold__wns__corner:min_tt_025C_1v80,-0.107637
timing__setup__wns__corner:min_tt_025C_1v80,-4.310834
timing__hold_vio__count__corner:min_tt_025C_1v80,1
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.055016
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,200
timing__setup_r2r__ws__corner:min_tt_025C_1v80,-4.310834
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,87
timing__unannotated_net__count__corner:min_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,235
design__max_fanout_violation__count__corner:min_ss_100C_1v60,184
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.265713
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.265713
timing__hold__ws__corner:min_ss_100C_1v60,0.03937
timing__setup__ws__corner:min_ss_100C_1v60,-10.180425
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1312.317749
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-10.180425
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.329503
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,279
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-9.28813
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,21
timing__unannotated_net__count__corner:min_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,184
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.125805
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.125805
timing__hold__ws__corner:min_ff_n40C_1v95,-0.162094
timing__setup__ws__corner:min_ff_n40C_1v95,-3.033654
timing__hold__tns__corner:min_ff_n40C_1v95,-0.290847
timing__setup__tns__corner:min_ff_n40C_1v95,-156.320496
timing__hold__wns__corner:min_ff_n40C_1v95,-0.162094
timing__setup__wns__corner:min_ff_n40C_1v95,-3.033654
timing__hold_vio__count__corner:min_ff_n40C_1v95,4
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,-0.059277
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,1
timing__setup_vio__count__corner:min_ff_n40C_1v95,170
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,-2.544408
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,97
timing__unannotated_net__count__corner:min_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,10
design__max_fanout_violation__count__corner:max_tt_025C_1v80,184
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.205345
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.205345
timing__hold__ws__corner:max_tt_025C_1v80,-0.101952
timing__setup__ws__corner:max_tt_025C_1v80,-4.342136
timing__hold__tns__corner:max_tt_025C_1v80,-0.101952
timing__setup__tns__corner:max_tt_025C_1v80,-428.867004
timing__hold__wns__corner:max_tt_025C_1v80,-0.101952
timing__setup__wns__corner:max_tt_025C_1v80,-4.342136
timing__hold_vio__count__corner:max_tt_025C_1v80,1
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.07324
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,203
timing__setup_r2r__ws__corner:max_tt_025C_1v80,-4.342136
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,88
timing__unannotated_net__count__corner:max_tt_025C_1v80,20
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,304
design__max_fanout_violation__count__corner:max_ss_100C_1v60,184
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.302195
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.302195
timing__hold__ws__corner:max_ss_100C_1v60,0.048678
timing__setup__ws__corner:max_ss_100C_1v60,-10.801367
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1444.331177
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-10.801367
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.362435
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,281
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-8.709937
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,19
timing__unannotated_net__count__corner:max_ss_100C_1v60,20
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,184
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.141822
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.141822
timing__hold__ws__corner:max_ff_n40C_1v95,-0.158078
timing__setup__ws__corner:max_ff_n40C_1v95,-3.096639
timing__hold__tns__corner:max_ff_n40C_1v95,-0.268291
timing__setup__tns__corner:max_ff_n40C_1v95,-174.25087
timing__hold__wns__corner:max_ff_n40C_1v95,-0.158078
timing__setup__wns__corner:max_ff_n40C_1v95,-3.096639
timing__hold_vio__count__corner:max_ff_n40C_1v95,4
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-0.045782
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,1
timing__setup_vio__count__corner:max_ff_n40C_1v95,172
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,-2.567436
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,91
timing__unannotated_net__count__corner:max_ff_n40C_1v95,20
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79667
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.7997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00332928
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00343225
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000282005
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00343225
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0003040000000000000167366120962242348468862473964691162109375
ir__drop__worst,0.0033300000000000000606459327201491760206408798694610595703125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
