Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Wed Sep 17 12:47:44 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_cw_radiant_impl_1.twr lab3_cw_radiant_impl_1.udb -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab3/e155-lab3/lab3_cw_radiant/promote.xml

-----------------------------------------
Design:          lab3_cw
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 87.4286%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 11 endpoints;  Total Negative Slack: 16.583 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
timeMux/an2/Q                           |          No required time
timeMux/an1/Q                           |          No required time
digits/s1__i3/Q                         |          No required time
digits/s1__i2/Q                         |          No required time
digits/s1__i1/Q                         |          No required time
digits/s1__i0/Q                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{timeMux/counter_534__i23/SR   timeMux/counter_534__i22/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i21/SR   timeMux/counter_534__i20/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i19/SR   timeMux/counter_534__i18/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i17/SR   timeMux/counter_534__i16/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i15/SR   timeMux/counter_534__i14/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i13/SR   timeMux/counter_534__i12/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i11/SR   timeMux/counter_534__i10/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i9/SR   timeMux/counter_534__i8/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i7/SR   timeMux/counter_534__i6/SR}                           
                                        |           No arrival time
{timeMux/counter_534__i5/SR   timeMux/counter_534__i4/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        37
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
resetInv                                |                     input
an2                                     |                    output
an1                                     |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          23.843 ns |         41.941 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}              
                                         |   -3.011 ns 
{fsm/originalButton__i1/SP   fsm/originalButton__i0/SP}              
                                         |   -3.011 ns 
fsm/originalButton__i2/D                 |   -1.663 ns 
fsm/originalButton__i0/D                 |   -1.663 ns 
fsm/originalButton__i3/D                 |   -1.346 ns 
fsm/originalButton__i1/D                 |   -1.346 ns 
{digits/s1__i1/SP   digits/s1__i0/SP}    |   -1.015 ns 
{digits/s1__i3/SP   digits/s1__i2/SP}    |   -1.015 ns 
{digits/s2__i3/SP   digits/s2__i2/SP}    |   -1.015 ns 
{digits/s2__i0/SP   digits/s2__i1/SP}    |   -1.015 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          11 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : {fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}  (SLICE_R10C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -3.010 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.449                 13.588  10      
digits/multipleInSameCol                                     NET DELAY           2.763                 16.351  10      
fsm.i1880_2_lut_3_lut/B->fsm.i1880_2_lut_3_lut/Z
                                          SLICE_R10C9D       D0_TO_F0_DELAY      0.449                 16.800  2       
fsm/n2127                                                    NET DELAY           2.168                 18.968  2       
fsm/mux_91_i11_4_lut/B->fsm/mux_91_i11_4_lut/Z
                                          SLICE_R11C10A      D1_TO_F1_DELAY      0.449                 19.417  2       
fsm/n148[10]                                                 NET DELAY           2.485                 21.902  2       
fsm/i3_4_lut/B->fsm/i3_4_lut/Z            SLICE_R11C9B       B0_TO_F0_DELAY      0.476                 22.378  1       
fsm/n3064                                                    NET DELAY           0.304                 22.682  1       
fsm/i2_4_lut_adj_4/A->fsm/i2_4_lut_adj_4/Z
                                          SLICE_R11C9B       C1_TO_F1_DELAY      0.449                 23.131  5       
fsm/n361                                                     NET DELAY           2.168                 25.299  5       
i1_4_lut_4_lut_adj_48/C->i1_4_lut_4_lut_adj_48/Z
                                          SLICE_R10C9C       D1_TO_F1_DELAY      0.449                 25.748  2       
fsm/n1714                                                    NET DELAY           3.397                 29.145  2       
{fsm/originalButton__i3/SP   fsm/originalButton__i2/SP}
                                                             ENDPOINT            0.000                 29.145  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(29.144)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -3.010  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : {fsm/originalButton__i1/SP   fsm/originalButton__i0/SP}  (SLICE_R10C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 10
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -3.010 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.449                 13.588  10      
digits/multipleInSameCol                                     NET DELAY           2.763                 16.351  10      
fsm.i1880_2_lut_3_lut/B->fsm.i1880_2_lut_3_lut/Z
                                          SLICE_R10C9D       D0_TO_F0_DELAY      0.449                 16.800  2       
fsm/n2127                                                    NET DELAY           2.168                 18.968  2       
fsm/mux_91_i11_4_lut/B->fsm/mux_91_i11_4_lut/Z
                                          SLICE_R11C10A      D1_TO_F1_DELAY      0.449                 19.417  2       
fsm/n148[10]                                                 NET DELAY           2.485                 21.902  2       
fsm/i3_4_lut/B->fsm/i3_4_lut/Z            SLICE_R11C9B       B0_TO_F0_DELAY      0.476                 22.378  1       
fsm/n3064                                                    NET DELAY           0.304                 22.682  1       
fsm/i2_4_lut_adj_4/A->fsm/i2_4_lut_adj_4/Z
                                          SLICE_R11C9B       C1_TO_F1_DELAY      0.449                 23.131  5       
fsm/n361                                                     NET DELAY           2.168                 25.299  5       
i1_4_lut_4_lut_adj_48/C->i1_4_lut_4_lut_adj_48/Z
                                          SLICE_R10C9C       D1_TO_F1_DELAY      0.449                 25.748  2       
fsm/n1714                                                    NET DELAY           3.397                 29.145  2       
{fsm/originalButton__i1/SP   fsm/originalButton__i0/SP}
                                                             ENDPOINT            0.000                 29.145  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{fsm/originalButton__i1/CK   fsm/originalButton__i0/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(29.144)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -3.010  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : fsm/originalButton__i2/D  (SLICE_R10C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 73.2% (route), 26.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.662 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.449                 13.588  10      
digits/multipleInSameCol                                     NET DELAY           2.168                 15.756  10      
fsm.i1869_2_lut/B->fsm.i1869_2_lut/Z      SLICE_R10C10A      D0_TO_F0_DELAY      0.476                 16.232  3       
fsm/n2116                                                    NET DELAY           0.304                 16.536  3       
fsm/i1_4_lut_adj_32/A->fsm/i1_4_lut_adj_32/Z
                                          SLICE_R10C10A      C1_TO_F1_DELAY      0.449                 16.985  1       
fsm/n4_adj_145                                               NET DELAY           2.168                 19.153  1       
fsm/i3258_3_lut/B->fsm/i3258_3_lut/Z      SLICE_R10C10B      D1_TO_F1_DELAY      0.449                 19.602  2       
fsm/n3653                                                    NET DELAY           2.168                 21.770  2       
fsm/i1932_4_lut/C->fsm/i1932_4_lut/Z      SLICE_R9C10B       D0_TO_F0_DELAY      0.449                 22.219  1       
fsm/n165[3]                                                  NET DELAY           2.168                 24.387  1       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R10C9C       D0_TO_F0_DELAY      0.449                 24.836  5       
fsm/n1255                                                    NET DELAY           2.485                 27.321  5       
fsm/i1_2_lut_3_lut_adj_6/B->fsm/i1_2_lut_3_lut_adj_6/Z
                                          SLICE_R10C8C       B1_TO_F1_DELAY      0.476                 27.797  1       
fsm/n374[2]                                                  NET DELAY           0.000                 27.797  1       
fsm/originalButton__i2/D                                     ENDPOINT            0.000                 27.797  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.796)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.662  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : fsm/originalButton__i0/D  (SLICE_R10C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 73.2% (route), 26.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.662 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.449                 13.588  10      
digits/multipleInSameCol                                     NET DELAY           2.168                 15.756  10      
fsm.i1869_2_lut/B->fsm.i1869_2_lut/Z      SLICE_R10C10A      D0_TO_F0_DELAY      0.476                 16.232  3       
fsm/n2116                                                    NET DELAY           0.304                 16.536  3       
fsm/i1_4_lut_adj_32/A->fsm/i1_4_lut_adj_32/Z
                                          SLICE_R10C10A      C1_TO_F1_DELAY      0.449                 16.985  1       
fsm/n4_adj_145                                               NET DELAY           2.168                 19.153  1       
fsm/i3258_3_lut/B->fsm/i3258_3_lut/Z      SLICE_R10C10B      D1_TO_F1_DELAY      0.449                 19.602  2       
fsm/n3653                                                    NET DELAY           2.168                 21.770  2       
fsm/i1932_4_lut/C->fsm/i1932_4_lut/Z      SLICE_R9C10B       D0_TO_F0_DELAY      0.449                 22.219  1       
fsm/n165[3]                                                  NET DELAY           2.168                 24.387  1       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R10C9C       D0_TO_F0_DELAY      0.449                 24.836  5       
fsm/n1255                                                    NET DELAY           2.485                 27.321  5       
fsm/i1_2_lut_3_lut_adj_9/B->fsm/i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R10C8D       B1_TO_F1_DELAY      0.476                 27.797  1       
fsm/n374[0]                                                  NET DELAY           0.000                 27.797  1       
fsm/originalButton__i0/D                                     ENDPOINT            0.000                 27.797  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{fsm/originalButton__i1/CK   fsm/originalButton__i0/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.796)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.662  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : fsm/originalButton__i3/D  (SLICE_R10C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.345 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.449                 13.588  10      
digits/multipleInSameCol                                     NET DELAY           2.168                 15.756  10      
fsm.i1869_2_lut/B->fsm.i1869_2_lut/Z      SLICE_R10C10A      D0_TO_F0_DELAY      0.476                 16.232  3       
fsm/n2116                                                    NET DELAY           0.304                 16.536  3       
fsm/i1_4_lut_adj_32/A->fsm/i1_4_lut_adj_32/Z
                                          SLICE_R10C10A      C1_TO_F1_DELAY      0.449                 16.985  1       
fsm/n4_adj_145                                               NET DELAY           2.168                 19.153  1       
fsm/i3258_3_lut/B->fsm/i3258_3_lut/Z      SLICE_R10C10B      D1_TO_F1_DELAY      0.449                 19.602  2       
fsm/n3653                                                    NET DELAY           2.168                 21.770  2       
fsm/i1932_4_lut/C->fsm/i1932_4_lut/Z      SLICE_R9C10B       D0_TO_F0_DELAY      0.449                 22.219  1       
fsm/n165[3]                                                  NET DELAY           2.168                 24.387  1       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R10C9C       D0_TO_F0_DELAY      0.449                 24.836  5       
fsm/n1255                                                    NET DELAY           2.168                 27.004  5       
fsm/i1_2_lut_3_lut_adj_7/B->fsm/i1_2_lut_3_lut_adj_7/Z
                                          SLICE_R10C8C       D0_TO_F0_DELAY      0.476                 27.480  1       
fsm/n374[3]                                                  NET DELAY           0.000                 27.480  1       
fsm/originalButton__i3/D                                     ENDPOINT            0.000                 27.480  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{fsm/originalButton__i3/CK   fsm/originalButton__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.479)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.345  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : fsm/originalButton__i1/D  (SLICE_R10C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 11
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.345 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.449                 13.588  10      
digits/multipleInSameCol                                     NET DELAY           2.168                 15.756  10      
fsm.i1869_2_lut/B->fsm.i1869_2_lut/Z      SLICE_R10C10A      D0_TO_F0_DELAY      0.476                 16.232  3       
fsm/n2116                                                    NET DELAY           0.304                 16.536  3       
fsm/i1_4_lut_adj_32/A->fsm/i1_4_lut_adj_32/Z
                                          SLICE_R10C10A      C1_TO_F1_DELAY      0.449                 16.985  1       
fsm/n4_adj_145                                               NET DELAY           2.168                 19.153  1       
fsm/i3258_3_lut/B->fsm/i3258_3_lut/Z      SLICE_R10C10B      D1_TO_F1_DELAY      0.449                 19.602  2       
fsm/n3653                                                    NET DELAY           2.168                 21.770  2       
fsm/i1932_4_lut/C->fsm/i1932_4_lut/Z      SLICE_R9C10B       D0_TO_F0_DELAY      0.449                 22.219  1       
fsm/n165[3]                                                  NET DELAY           2.168                 24.387  1       
fsm/i2_4_lut/A->fsm/i2_4_lut/Z            SLICE_R10C9C       D0_TO_F0_DELAY      0.449                 24.836  5       
fsm/n1255                                                    NET DELAY           2.168                 27.004  5       
fsm/i1_2_lut_3_lut_adj_8/B->fsm/i1_2_lut_3_lut_adj_8/Z
                                          SLICE_R10C8D       D0_TO_F0_DELAY      0.476                 27.480  1       
fsm/n374[1]                                                  NET DELAY           0.000                 27.480  1       
fsm/originalButton__i1/D                                     ENDPOINT            0.000                 27.480  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{fsm/originalButton__i1/CK   fsm/originalButton__i0/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.479)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.345  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : {digits/s1__i1/SP   digits/s1__i0/SP}  (SLICE_R11C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 12
Delay Ratio      : 70.0% (route), 30.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.014 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.476                 13.615  10      
digits/multipleInSameCol                                     NET DELAY           0.304                 13.919  10      
fsm/i2_3_lut/B->fsm/i2_3_lut/Z            SLICE_R10C11C      C0_TO_F0_DELAY      0.449                 14.368  12      
fsm/oneButtonPressed                                         NET DELAY           2.168                 16.536  12      
fsm/i149_2_lut_3_lut_4_lut/B->fsm/i149_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C11A      D0_TO_F0_DELAY      0.476                 17.012  1       
fsm/n238                                                     NET DELAY           0.304                 17.316  1       
fsm/mux_91_i12_4_lut/D->fsm/mux_91_i12_4_lut/Z
                                          SLICE_R11C11A      C1_TO_F1_DELAY      0.449                 17.765  2       
fsm/n148[11]                                                 NET DELAY           2.551                 20.316  2       
fsm/i2_4_lut_adj_20/C->fsm/i2_4_lut_adj_20/Z
                                          SLICE_R11C12C      A1_TO_F1_DELAY      0.449                 20.765  1       
fsm/n6_adj_141                                               NET DELAY           2.168                 22.933  1       
fsm/i3_4_lut_adj_21/B->fsm/i3_4_lut_adj_21/Z
                                          SLICE_R10C12A      D0_TO_F0_DELAY      0.476                 23.409  2       
digits/n26                                                   NET DELAY           0.304                 23.713  2       
digits/i3_4_lut/D->digits/i3_4_lut/Z      SLICE_R10C12A      C1_TO_F1_DELAY      0.476                 24.189  1       
digits/en                                                    NET DELAY           0.304                 24.493  1       
i1309_3_lut/B->i1309_3_lut/Z              SLICE_R10C12B      C0_TO_F0_DELAY      0.449                 24.942  4       
digits/n1561                                                 NET DELAY           2.207                 27.149  4       
{digits/s1__i1/SP   digits/s1__i0/SP}                        ENDPOINT            0.000                 27.149  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{digits/s1__i1/CK   digits/s1__i0/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.148)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.014  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : {digits/s1__i3/SP   digits/s1__i2/SP}  (SLICE_R9C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 12
Delay Ratio      : 70.0% (route), 30.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.014 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.476                 13.615  10      
digits/multipleInSameCol                                     NET DELAY           0.304                 13.919  10      
fsm/i2_3_lut/B->fsm/i2_3_lut/Z            SLICE_R10C11C      C0_TO_F0_DELAY      0.449                 14.368  12      
fsm/oneButtonPressed                                         NET DELAY           2.168                 16.536  12      
fsm/i149_2_lut_3_lut_4_lut/B->fsm/i149_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C11A      D0_TO_F0_DELAY      0.476                 17.012  1       
fsm/n238                                                     NET DELAY           0.304                 17.316  1       
fsm/mux_91_i12_4_lut/D->fsm/mux_91_i12_4_lut/Z
                                          SLICE_R11C11A      C1_TO_F1_DELAY      0.449                 17.765  2       
fsm/n148[11]                                                 NET DELAY           2.551                 20.316  2       
fsm/i2_4_lut_adj_20/C->fsm/i2_4_lut_adj_20/Z
                                          SLICE_R11C12C      A1_TO_F1_DELAY      0.449                 20.765  1       
fsm/n6_adj_141                                               NET DELAY           2.168                 22.933  1       
fsm/i3_4_lut_adj_21/B->fsm/i3_4_lut_adj_21/Z
                                          SLICE_R10C12A      D0_TO_F0_DELAY      0.476                 23.409  2       
digits/n26                                                   NET DELAY           0.304                 23.713  2       
digits/i3_4_lut/D->digits/i3_4_lut/Z      SLICE_R10C12A      C1_TO_F1_DELAY      0.476                 24.189  1       
digits/en                                                    NET DELAY           0.304                 24.493  1       
i1309_3_lut/B->i1309_3_lut/Z              SLICE_R10C12B      C0_TO_F0_DELAY      0.449                 24.942  4       
digits/n1561                                                 NET DELAY           2.207                 27.149  4       
{digits/s1__i3/SP   digits/s1__i2/SP}                        ENDPOINT            0.000                 27.149  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{digits/s1__i3/CK   digits/s1__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.148)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.014  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : {digits/s2__i3/SP   digits/s2__i2/SP}  (SLICE_R11C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 12
Delay Ratio      : 70.0% (route), 30.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.014 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.476                 13.615  10      
digits/multipleInSameCol                                     NET DELAY           0.304                 13.919  10      
fsm/i2_3_lut/B->fsm/i2_3_lut/Z            SLICE_R10C11C      C0_TO_F0_DELAY      0.449                 14.368  12      
fsm/oneButtonPressed                                         NET DELAY           2.168                 16.536  12      
fsm/i149_2_lut_3_lut_4_lut/B->fsm/i149_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C11A      D0_TO_F0_DELAY      0.476                 17.012  1       
fsm/n238                                                     NET DELAY           0.304                 17.316  1       
fsm/mux_91_i12_4_lut/D->fsm/mux_91_i12_4_lut/Z
                                          SLICE_R11C11A      C1_TO_F1_DELAY      0.449                 17.765  2       
fsm/n148[11]                                                 NET DELAY           2.551                 20.316  2       
fsm/i2_4_lut_adj_20/C->fsm/i2_4_lut_adj_20/Z
                                          SLICE_R11C12C      A1_TO_F1_DELAY      0.449                 20.765  1       
fsm/n6_adj_141                                               NET DELAY           2.168                 22.933  1       
fsm/i3_4_lut_adj_21/B->fsm/i3_4_lut_adj_21/Z
                                          SLICE_R10C12A      D0_TO_F0_DELAY      0.476                 23.409  2       
digits/n26                                                   NET DELAY           0.304                 23.713  2       
digits/i3_4_lut/D->digits/i3_4_lut/Z      SLICE_R10C12A      C1_TO_F1_DELAY      0.476                 24.189  1       
digits/en                                                    NET DELAY           0.304                 24.493  1       
i1309_3_lut/B->i1309_3_lut/Z              SLICE_R10C12B      C0_TO_F0_DELAY      0.449                 24.942  4       
digits/n1561                                                 NET DELAY           2.207                 27.149  4       
{digits/s2__i3/SP   digits/s2__i2/SP}                        ENDPOINT            0.000                 27.149  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{digits/s2__i3/CK   digits/s2__i2/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.148)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.014  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i16/Q  (SLICE_R9C12A)
Path End         : {digits/s2__i0/SP   digits/s2__i1/SP}  (SLICE_R11C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 12
Delay Ratio      : 70.0% (route), 30.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -1.014 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  59      
digits/clk                                                   NET DELAY           5.499                  5.499  59      
fsm/col_check[3]_i16/CK                                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
fsm/col_check[3]_i16/CK->fsm/col_check[3]_i16/Q
                                          SLICE_R9C12A       CLK_TO_Q0_DELAY     1.388                  6.887  3       
fsm/col_bits[0]                                              NET DELAY           2.075                  8.962  3       
fsm/i1_3_lut_adj_22/C->fsm/i1_3_lut_adj_22/Z
                                          SLICE_R9C12C       B0_TO_F0_DELAY      0.476                  9.438  1       
fsm/n12_adj_142                                              NET DELAY           0.304                  9.742  1       
fsm/i3_4_lut_adj_24/B->fsm/i3_4_lut_adj_24/Z
                                          SLICE_R9C12C       C1_TO_F1_DELAY      0.449                 10.191  1       
fsm/n15                                                      NET DELAY           2.168                 12.359  1       
fsm/i10_4_lut/B->fsm/i10_4_lut/Z          SLICE_R10C11B      D0_TO_F0_DELAY      0.476                 12.835  1       
fsm/n22_adj_144                                              NET DELAY           0.304                 13.139  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R10C11B      C1_TO_F1_DELAY      0.476                 13.615  10      
digits/multipleInSameCol                                     NET DELAY           0.304                 13.919  10      
fsm/i2_3_lut/B->fsm/i2_3_lut/Z            SLICE_R10C11C      C0_TO_F0_DELAY      0.449                 14.368  12      
fsm/oneButtonPressed                                         NET DELAY           2.168                 16.536  12      
fsm/i149_2_lut_3_lut_4_lut/B->fsm/i149_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C11A      D0_TO_F0_DELAY      0.476                 17.012  1       
fsm/n238                                                     NET DELAY           0.304                 17.316  1       
fsm/mux_91_i12_4_lut/D->fsm/mux_91_i12_4_lut/Z
                                          SLICE_R11C11A      C1_TO_F1_DELAY      0.449                 17.765  2       
fsm/n148[11]                                                 NET DELAY           2.551                 20.316  2       
fsm/i2_4_lut_adj_20/C->fsm/i2_4_lut_adj_20/Z
                                          SLICE_R11C12C      A1_TO_F1_DELAY      0.449                 20.765  1       
fsm/n6_adj_141                                               NET DELAY           2.168                 22.933  1       
fsm/i3_4_lut_adj_21/B->fsm/i3_4_lut_adj_21/Z
                                          SLICE_R10C12A      D0_TO_F0_DELAY      0.476                 23.409  2       
digits/n26                                                   NET DELAY           0.304                 23.713  2       
digits/i3_4_lut/D->digits/i3_4_lut/Z      SLICE_R10C12A      C1_TO_F1_DELAY      0.476                 24.189  1       
digits/en                                                    NET DELAY           0.304                 24.493  1       
i1309_3_lut/B->i1309_3_lut/Z              SLICE_R10C12B      C0_TO_F0_DELAY      0.449                 24.942  4       
digits/n1561                                                 NET DELAY           2.207                 27.149  4       
{digits/s2__i0/SP   digits/s2__i1/SP}                        ENDPOINT            0.000                 27.149  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  59      
digits/clk                                                   NET DELAY           5.499                 26.332  59      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(27.148)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.014  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
digits/s1__i1/D                          |    1.743 ns 
digits/s1__i0/D                          |    1.743 ns 
fsm/col_check[3]_i10/D                   |    1.743 ns 
fsm/col_check[3]_i8/D                    |    1.743 ns 
fsm/col_check[3]_i12/D                   |    1.743 ns 
fsm/col_check[3]_i5/D                    |    1.743 ns 
sync/out_i3/D                            |    1.743 ns 
sync/out_i2/D                            |    1.743 ns 
timeMux/an1/D                            |    1.743 ns 
fsm/fsm_counter_533__i16/D               |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : digits/s2__i1/Q  (SLICE_R11C12D)
Path End         : digits/s1__i1/D  (SLICE_R11C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
digits/s2__i1/CK->digits/s2__i1/Q         SLICE_R11C12D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
digits/s2[1]                                                 NET DELAY        0.712                  4.575  2       
SLICE_112/D0->SLICE_112/F0                SLICE_R11C12B      D0_TO_F0_DELAY   0.252                  4.827  1       
s2[1].sig_015.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
digits/s1__i1/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{digits/s1__i1/CK   digits/s1__i0/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : digits/s2__i0/Q  (SLICE_R11C12D)
Path End         : digits/s1__i0/D  (SLICE_R11C12B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{digits/s2__i0/CK   digits/s2__i1/CK}                        CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
digits/s2__i0/CK->digits/s2__i0/Q         SLICE_R11C12D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
digits/s2[0]                                                 NET DELAY        0.712                  4.575  2       
SLICE_112/D1->SLICE_112/F1                SLICE_R11C12B      D1_TO_F1_DELAY   0.252                  4.827  1       
s2[0].sig_016.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
digits/s1__i0/D                                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{digits/s1__i1/CK   digits/s1__i0/CK}                        CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i10/Q  (SLICE_R8C11C)
Path End         : fsm/col_check[3]_i10/D  (SLICE_R8C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i9/CK   fsm/col_check[3]_i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/col_check[3]_i10/CK->fsm/col_check[3]_i10/Q
                                          SLICE_R8C11C       CLK_TO_Q1_DELAY  0.779                  3.863  4       
fsm/col_check[1][1]                                          NET DELAY        0.712                  4.575  4       
fsm/i1288_4_lut/B->fsm/i1288_4_lut/Z      SLICE_R8C11C       D1_TO_F1_DELAY   0.252                  4.827  1       
fsm/n1540                                                    NET DELAY        0.000                  4.827  1       
fsm/col_check[3]_i10/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i9/CK   fsm/col_check[3]_i10/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i8/Q  (SLICE_R10C13A)
Path End         : fsm/col_check[3]_i8/D  (SLICE_R10C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i8/CK   fsm/col_check[3]_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/col_check[3]_i8/CK->fsm/col_check[3]_i8/Q
                                          SLICE_R10C13A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
fsm/col_bits[2]                                              NET DELAY        0.712                  4.575  3       
fsm/i1284_4_lut/B->fsm/i1284_4_lut/Z      SLICE_R10C13A      D0_TO_F0_DELAY   0.252                  4.827  1       
fsm/n1536                                                    NET DELAY        0.000                  4.827  1       
fsm/col_check[3]_i8/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i8/CK   fsm/col_check[3]_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i12/Q  (SLICE_R10C13A)
Path End         : fsm/col_check[3]_i12/D  (SLICE_R10C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i8/CK   fsm/col_check[3]_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/col_check[3]_i12/CK->fsm/col_check[3]_i12/Q
                                          SLICE_R10C13A      CLK_TO_Q1_DELAY  0.779                  3.863  4       
fsm/col_bits[1]                                              NET DELAY        0.712                  4.575  4       
fsm/i1292_4_lut/B->fsm/i1292_4_lut/Z      SLICE_R10C13A      D1_TO_F1_DELAY   0.252                  4.827  1       
fsm/n1544                                                    NET DELAY        0.000                  4.827  1       
fsm/col_check[3]_i12/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i8/CK   fsm/col_check[3]_i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/col_check[3]_i5/Q  (SLICE_R8C11A)
Path End         : fsm/col_check[3]_i5/D  (SLICE_R8C11A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i5/CK   fsm/col_check[3]_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/col_check[3]_i5/CK->fsm/col_check[3]_i5/Q
                                          SLICE_R8C11A       CLK_TO_Q0_DELAY  0.779                  3.863  3       
fsm/col_check[2][0]                                          NET DELAY        0.712                  4.575  3       
fsm/i1278_4_lut/B->fsm/i1278_4_lut/Z      SLICE_R8C11A       D0_TO_F0_DELAY   0.252                  4.827  1       
fsm/n1530                                                    NET DELAY        0.000                  4.827  1       
fsm/col_check[3]_i5/D                                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/col_check[3]_i5/CK   fsm/col_check[3]_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/mid_i3/Q  (SLICE_R9C7C)
Path End         : sync/out_i3/D  (SLICE_R9C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{sync/mid_i2/CK   sync/mid_i3/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync/mid_i3/CK->sync/mid_i3/Q             SLICE_R9C7C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
sync/mid[3]                                                  NET DELAY        0.712                  4.575  1       
sync.SLICE_57/D0->sync.SLICE_57/F0        SLICE_R9C8D        D0_TO_F0_DELAY   0.252                  4.827  1       
sync.mid[3].sig_002.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
sync/out_i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{sync/out_i3/CK   sync/out_i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sync/mid_i2/Q  (SLICE_R9C7C)
Path End         : sync/out_i2/D  (SLICE_R9C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{sync/mid_i2/CK   sync/mid_i3/CK}                            CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
sync/mid_i2/CK->sync/mid_i2/Q             SLICE_R9C7C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
sync/mid[2]                                                  NET DELAY        0.712                  4.575  1       
sync.SLICE_57/D1->sync.SLICE_57/F1        SLICE_R9C8D        D1_TO_F1_DELAY   0.252                  4.827  1       
sync.mid[2].sig_006.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
sync/out_i2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{sync/out_i3/CK   sync/out_i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timeMux/signal_c/Q  (SLICE_R11C5D)
Path End         : timeMux/an1/D  (SLICE_R11C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
timeMux/signal_c/CK                                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
timeMux/signal_c/CK->timeMux/signal_c/Q   SLICE_R11C5D       CLK_TO_Q1_DELAY  0.779                  3.863  7       
segMux/signal                                                NET DELAY        0.712                  4.575  7       
timeMux/i8_1_lut/A->timeMux/i8_1_lut/Z    SLICE_R11C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
timeMux/n39                                                  NET DELAY        0.000                  4.827  1       
timeMux/an1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{timeMux/an2/CK   timeMux/an1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/fsm_counter_533__i16/Q  (SLICE_R10C16A)
Path End         : fsm/fsm_counter_533__i16/D  (SLICE_R10C16A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/fsm_counter_533__i15/CK   fsm/fsm_counter_533__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
fsm/fsm_counter_533__i16/CK->fsm/fsm_counter_533__i16/Q
                                          SLICE_R10C16A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
fsm/fsm_counter[16]                                          NET DELAY        0.882                  4.745  2       
fsm/fsm_counter_533_add_4_17/C1->fsm/fsm_counter_533_add_4_17/S1
                                          SLICE_R10C16A      C1_TO_F1_DELAY   0.252                  4.997  1       
fsm/n81[16]                                                  NET DELAY        0.000                  4.997  1       
fsm/fsm_counter_533__i16/D                                   ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  60      
digits/clk                                                   NET DELAY        3.084                  3.084  60      
{fsm/fsm_counter_533__i15/CK   fsm/fsm_counter_533__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



