-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tx_app_table is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    txSar2txApp_ack_push_1_dout : IN STD_LOGIC_VECTOR (48 downto 0);
    txSar2txApp_ack_push_1_empty_n : IN STD_LOGIC;
    txSar2txApp_ack_push_1_read : OUT STD_LOGIC;
    txApp2txSar_upd_req_s_11_dout : IN STD_LOGIC_VECTOR (32 downto 0);
    txApp2txSar_upd_req_s_11_empty_n : IN STD_LOGIC;
    txApp2txSar_upd_req_s_11_read : OUT STD_LOGIC;
    txSar2txApp_upd_rsp_s_1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    txSar2txApp_upd_rsp_s_1_full_n : IN STD_LOGIC;
    txSar2txApp_upd_rsp_s_1_write : OUT STD_LOGIC );
end;


architecture behav of tx_app_table is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_62_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_273 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_nbreadreq_fu_76_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op14_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_reg_273_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_298 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_307 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op48_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal app_table_ackd_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal app_table_ackd_V_ce0 : STD_LOGIC;
    signal app_table_ackd_V_we0 : STD_LOGIC;
    signal app_table_ackd_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal app_table_ackd_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal app_table_mempt_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal app_table_mempt_V_ce0 : STD_LOGIC;
    signal app_table_mempt_V_we0 : STD_LOGIC;
    signal app_table_mempt_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal app_table_mempt_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal app_table_min_window_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal app_table_min_window_ce0 : STD_LOGIC;
    signal app_table_min_window_we0 : STD_LOGIC;
    signal app_table_min_window_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal txSar2txApp_ack_push_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txApp2txSar_upd_req_s_11_blk_n : STD_LOGIC;
    signal txSar2txApp_upd_rsp_s_1_blk_n : STD_LOGIC;
    signal trunc_ln321_fu_184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln321_reg_277 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_ackd_V_load_new_s_reg_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_min_window_V_loa_reg_289 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_294 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_sessionID_V_fu_216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_reg_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln544_3_fu_239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal app_table_mempt_V_ad_1_gep_fu_136_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln544_fu_247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal app_table_ackd_V_add_gep_fu_160_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal app_table_min_window_1_gep_fu_176_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln214_fu_255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_158 : BOOLEAN;
    signal ap_condition_132 : BOOLEAN;
    signal ap_condition_283 : BOOLEAN;
    signal ap_condition_172 : BOOLEAN;

    component reverseLookupTableIn_reverseLookupTable_m IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    app_table_ackd_V_U : component reverseLookupTableIn_reverseLookupTable_m
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => app_table_ackd_V_address0,
        ce0 => app_table_ackd_V_ce0,
        we0 => app_table_ackd_V_we0,
        d0 => app_table_ackd_V_d0,
        q0 => app_table_ackd_V_q0);

    app_table_mempt_V_U : component reverseLookupTableIn_reverseLookupTable_m
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => app_table_mempt_V_address0,
        ce0 => app_table_mempt_V_ce0,
        we0 => app_table_mempt_V_we0,
        d0 => app_table_mempt_V_d0,
        q0 => app_table_mempt_V_q0);

    app_table_min_window_U : component reverseLookupTableIn_reverseLookupTable_m
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => app_table_min_window_address0,
        ce0 => app_table_min_window_ce0,
        we0 => app_table_min_window_we0,
        d0 => tmp_min_window_V_loa_reg_289,
        q0 => app_table_min_window_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_11_reg_294 <= txSar2txApp_ack_push_1_dout(48 downto 48);
                tmp_ackd_V_load_new_s_reg_282 <= txSar2txApp_ack_push_1_dout(31 downto 16);
                tmp_min_window_V_loa_reg_289 <= txSar2txApp_ack_push_1_dout(47 downto 32);
                trunc_ln321_reg_277 <= trunc_ln321_fu_184_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_12_reg_307 <= txApp2txSar_upd_req_s_11_dout(32 downto 32);
                tmp_sessionID_V_reg_302 <= tmp_sessionID_V_fu_216_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_4_reg_298 <= tmp_4_nbreadreq_fu_76_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_273 <= tmp_nbreadreq_fu_62_p3;
                tmp_reg_273_pp0_iter1_reg <= tmp_reg_273;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_fu_255_p2 <= std_logic_vector(unsigned(tmp_ackd_V_load_new_s_reg_282) + unsigned(ap_const_lv16_FFFF));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txSar2txApp_ack_push_1_empty_n, tmp_nbreadreq_fu_62_p3, txApp2txSar_upd_req_s_11_empty_n, ap_predicate_op14_read_state2, txSar2txApp_upd_rsp_s_1_full_n, ap_predicate_op48_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((txSar2txApp_upd_rsp_s_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op48_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_s_11_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op14_read_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (txSar2txApp_ack_push_1_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txSar2txApp_ack_push_1_empty_n, tmp_nbreadreq_fu_62_p3, txApp2txSar_upd_req_s_11_empty_n, ap_predicate_op14_read_state2, txSar2txApp_upd_rsp_s_1_full_n, ap_predicate_op48_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((txSar2txApp_upd_rsp_s_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op48_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_s_11_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op14_read_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (txSar2txApp_ack_push_1_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, txSar2txApp_ack_push_1_empty_n, tmp_nbreadreq_fu_62_p3, txApp2txSar_upd_req_s_11_empty_n, ap_predicate_op14_read_state2, txSar2txApp_upd_rsp_s_1_full_n, ap_predicate_op48_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((txSar2txApp_upd_rsp_s_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op48_write_state3 = ap_const_boolean_1)) or ((txApp2txSar_upd_req_s_11_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op14_read_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (txSar2txApp_ack_push_1_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, txSar2txApp_ack_push_1_empty_n, tmp_nbreadreq_fu_62_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (txSar2txApp_ack_push_1_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(txApp2txSar_upd_req_s_11_empty_n, ap_predicate_op14_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((txApp2txSar_upd_req_s_11_empty_n = ap_const_logic_0) and (ap_predicate_op14_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(txSar2txApp_upd_rsp_s_1_full_n, ap_predicate_op48_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((txSar2txApp_upd_rsp_s_1_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state3 = ap_const_boolean_1));
    end process;


    ap_condition_132_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_132 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_158_assign_proc : process(tmp_reg_273, tmp_4_nbreadreq_fu_76_p3, tmp_12_fu_231_p3)
    begin
                ap_condition_158 <= ((tmp_12_fu_231_p3 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1));
    end process;


    ap_condition_172_assign_proc : process(tmp_reg_273, tmp_4_nbreadreq_fu_76_p3, tmp_12_fu_231_p3)
    begin
                ap_condition_172 <= ((tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (tmp_12_fu_231_p3 = ap_const_lv1_1));
    end process;


    ap_condition_283_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, ap_block_pp0_stage0)
    begin
                ap_condition_283 <= ((tmp_reg_273 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op14_read_state2_assign_proc : process(tmp_reg_273, tmp_4_nbreadreq_fu_76_p3)
    begin
                ap_predicate_op14_read_state2 <= ((tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op48_write_state3_assign_proc : process(tmp_reg_273_pp0_iter1_reg, tmp_4_reg_298, tmp_12_reg_307)
    begin
                ap_predicate_op48_write_state3 <= ((tmp_12_reg_307 = ap_const_lv1_0) and (tmp_reg_273_pp0_iter1_reg = ap_const_lv1_0) and (tmp_4_reg_298 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    app_table_ackd_V_add_gep_fu_160_p3 <= zext_ln544_fu_247_p1(10 - 1 downto 0);

    app_table_ackd_V_address0_assign_proc : process(tmp_reg_273, tmp_11_reg_294, zext_ln544_3_fu_239_p1, zext_ln544_fu_247_p1, app_table_ackd_V_add_gep_fu_160_p3, ap_condition_158, ap_condition_132)
    begin
        if ((ap_const_boolean_1 = ap_condition_132)) then
            if (((tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1))) then 
                app_table_ackd_V_address0 <= app_table_ackd_V_add_gep_fu_160_p3;
            elsif (((tmp_11_reg_294 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_1))) then 
                app_table_ackd_V_address0 <= zext_ln544_fu_247_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_158)) then 
                app_table_ackd_V_address0 <= zext_ln544_3_fu_239_p1(10 - 1 downto 0);
            else 
                app_table_ackd_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            app_table_ackd_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    app_table_ackd_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, tmp_4_nbreadreq_fu_76_p3, ap_block_pp0_stage0_11001, tmp_11_reg_294, tmp_12_fu_231_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_11_reg_294 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_12_fu_231_p3 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            app_table_ackd_V_ce0 <= ap_const_logic_1;
        else 
            app_table_ackd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    app_table_ackd_V_d0_assign_proc : process(tmp_ackd_V_load_new_s_reg_282, tmp_11_reg_294, add_ln214_fu_255_p2, ap_condition_283)
    begin
        if ((ap_const_boolean_1 = ap_condition_283)) then
            if ((tmp_11_reg_294 = ap_const_lv1_1)) then 
                app_table_ackd_V_d0 <= add_ln214_fu_255_p2;
            elsif ((tmp_11_reg_294 = ap_const_lv1_0)) then 
                app_table_ackd_V_d0 <= tmp_ackd_V_load_new_s_reg_282;
            else 
                app_table_ackd_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            app_table_ackd_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    app_table_ackd_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, ap_block_pp0_stage0_11001, tmp_11_reg_294)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_11_reg_294 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            app_table_ackd_V_we0 <= ap_const_logic_1;
        else 
            app_table_ackd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    app_table_mempt_V_ad_1_gep_fu_136_p3 <= zext_ln544_3_fu_239_p1(10 - 1 downto 0);

    app_table_mempt_V_address0_assign_proc : process(tmp_reg_273, tmp_11_reg_294, zext_ln544_3_fu_239_p1, app_table_mempt_V_ad_1_gep_fu_136_p3, zext_ln544_fu_247_p1, ap_condition_158, ap_condition_132, ap_condition_172)
    begin
        if ((ap_const_boolean_1 = ap_condition_132)) then
            if (((tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1))) then 
                app_table_mempt_V_address0 <= zext_ln544_fu_247_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_172)) then 
                app_table_mempt_V_address0 <= app_table_mempt_V_ad_1_gep_fu_136_p3;
            elsif ((ap_const_boolean_1 = ap_condition_158)) then 
                app_table_mempt_V_address0 <= zext_ln544_3_fu_239_p1(10 - 1 downto 0);
            else 
                app_table_mempt_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            app_table_mempt_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    app_table_mempt_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, tmp_4_nbreadreq_fu_76_p3, ap_block_pp0_stage0_11001, tmp_11_reg_294, tmp_12_fu_231_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (tmp_12_fu_231_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_12_fu_231_p3 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            app_table_mempt_V_ce0 <= ap_const_logic_1;
        else 
            app_table_mempt_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    app_table_mempt_V_d0_assign_proc : process(txApp2txSar_upd_req_s_11_dout, tmp_reg_273, tmp_ackd_V_load_new_s_reg_282, tmp_11_reg_294, ap_condition_132, ap_condition_172)
    begin
        if ((ap_const_boolean_1 = ap_condition_132)) then
            if (((tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1))) then 
                app_table_mempt_V_d0 <= tmp_ackd_V_load_new_s_reg_282;
            elsif ((ap_const_boolean_1 = ap_condition_172)) then 
                app_table_mempt_V_d0 <= txApp2txSar_upd_req_s_11_dout(31 downto 16);
            else 
                app_table_mempt_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            app_table_mempt_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    app_table_mempt_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, tmp_4_nbreadreq_fu_76_p3, ap_block_pp0_stage0_11001, tmp_11_reg_294, tmp_12_fu_231_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (tmp_12_fu_231_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            app_table_mempt_V_we0 <= ap_const_logic_1;
        else 
            app_table_mempt_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    app_table_min_window_1_gep_fu_176_p3 <= zext_ln544_fu_247_p1(10 - 1 downto 0);

    app_table_min_window_address0_assign_proc : process(tmp_reg_273, tmp_11_reg_294, zext_ln544_3_fu_239_p1, zext_ln544_fu_247_p1, app_table_min_window_1_gep_fu_176_p3, ap_condition_158, ap_condition_132)
    begin
        if ((ap_const_boolean_1 = ap_condition_132)) then
            if (((tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1))) then 
                app_table_min_window_address0 <= app_table_min_window_1_gep_fu_176_p3;
            elsif (((tmp_11_reg_294 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_1))) then 
                app_table_min_window_address0 <= zext_ln544_fu_247_p1(10 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_158)) then 
                app_table_min_window_address0 <= zext_ln544_3_fu_239_p1(10 - 1 downto 0);
            else 
                app_table_min_window_address0 <= "XXXXXXXXXX";
            end if;
        else 
            app_table_min_window_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    app_table_min_window_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, tmp_4_nbreadreq_fu_76_p3, ap_block_pp0_stage0_11001, tmp_11_reg_294, tmp_12_fu_231_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_11_reg_294 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_12_fu_231_p3 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_0) and (tmp_4_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            app_table_min_window_ce0 <= ap_const_logic_1;
        else 
            app_table_min_window_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    app_table_min_window_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_273, ap_block_pp0_stage0_11001, tmp_11_reg_294)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_273 = ap_const_lv1_1) and (tmp_11_reg_294 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_11_reg_294 = ap_const_lv1_0) and (tmp_reg_273 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            app_table_min_window_we0 <= ap_const_logic_1;
        else 
            app_table_min_window_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_12_fu_231_p3 <= txApp2txSar_upd_req_s_11_dout(32 downto 32);
    tmp_4_nbreadreq_fu_76_p3 <= (0=>(txApp2txSar_upd_req_s_11_empty_n), others=>'-');
    tmp_nbreadreq_fu_62_p3 <= (0=>(txSar2txApp_ack_push_1_empty_n), others=>'-');
    tmp_sessionID_V_fu_216_p1 <= txApp2txSar_upd_req_s_11_dout(16 - 1 downto 0);
    trunc_ln321_fu_184_p1 <= txSar2txApp_ack_push_1_dout(16 - 1 downto 0);

    txApp2txSar_upd_req_s_11_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, txApp2txSar_upd_req_s_11_empty_n, ap_predicate_op14_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op14_read_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txApp2txSar_upd_req_s_11_blk_n <= txApp2txSar_upd_req_s_11_empty_n;
        else 
            txApp2txSar_upd_req_s_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txApp2txSar_upd_req_s_11_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op14_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op14_read_state2 = ap_const_boolean_1))) then 
            txApp2txSar_upd_req_s_11_read <= ap_const_logic_1;
        else 
            txApp2txSar_upd_req_s_11_read <= ap_const_logic_0;
        end if; 
    end process;


    txSar2txApp_ack_push_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, txSar2txApp_ack_push_1_empty_n, tmp_nbreadreq_fu_62_p3, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txSar2txApp_ack_push_1_blk_n <= txSar2txApp_ack_push_1_empty_n;
        else 
            txSar2txApp_ack_push_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txSar2txApp_ack_push_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_62_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_62_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            txSar2txApp_ack_push_1_read <= ap_const_logic_1;
        else 
            txSar2txApp_ack_push_1_read <= ap_const_logic_0;
        end if; 
    end process;


    txSar2txApp_upd_rsp_s_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, txSar2txApp_upd_rsp_s_1_full_n, ap_predicate_op48_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op48_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txSar2txApp_upd_rsp_s_1_blk_n <= txSar2txApp_upd_rsp_s_1_full_n;
        else 
            txSar2txApp_upd_rsp_s_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    txSar2txApp_upd_rsp_s_1_din <= (((app_table_min_window_q0 & app_table_mempt_V_q0) & app_table_ackd_V_q0) & tmp_sessionID_V_reg_302);

    txSar2txApp_upd_rsp_s_1_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op48_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op48_write_state3 = ap_const_boolean_1))) then 
            txSar2txApp_upd_rsp_s_1_write <= ap_const_logic_1;
        else 
            txSar2txApp_upd_rsp_s_1_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln544_3_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sessionID_V_fu_216_p1),64));
    zext_ln544_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln321_reg_277),64));
end behav;
