0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ip/design_seno_sen_0_0/sim/design_seno_sen_0_0.vhd,1598293233,vhdl,,,,design_seno_sen_0_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ip/design_seno_sim_clk_gen_0_0/sim/design_seno_sim_clk_gen_0_0.v,1598293234,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/sim/design_seno.v,,design_seno_sim_clk_gen_0_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ip/design_seno_xlconstant_0_0/sim/design_seno_xlconstant_0_0.v,1598293233,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ip/design_seno_xlconstant_1_0/sim/design_seno_xlconstant_1_0.v,,design_seno_xlconstant_0_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ip/design_seno_xlconstant_1_0/sim/design_seno_xlconstant_1_0.v,1598293234,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ip/design_seno_sim_clk_gen_0_0/sim/design_seno_sim_clk_gen_0_0.v,,design_seno_xlconstant_1_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_mul_80ns_24nsfYi.v,1598293233,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen.v,,sen_mul_80ns_24nsfYi;sen_mul_80ns_24nsfYi_MulnS_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v,1598293233,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_mux_83_1_1_1.v,,sen_ref_4oPi_tablbkb;sen_ref_4oPi_tablbkb_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_second_order_dEe.v,1598293233,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_second_order_cud.v,,sen_second_order_dEe;sen_second_order_dEe_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_second_order_eOg.v,1598293233,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/impl/verilog/sen_second_order_dEe.v,,sen_second_order_eOg;sen_second_order_eOg_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/scaled_fixed2ieee.vhd,1598293233,vhdl,,,,scaled_fixed2ieee,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen.vhd,1598293233,vhdl,,,,sen,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_mul_80ns_24nsfYi.vhd,1598293233,vhdl,,,,sen_mul_80ns_24nsfyi;sen_mul_80ns_24nsfyi_mulns_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_mul_mul_15ns_g8j.vhd,1598293233,vhdl,,,,sen_mul_mul_15ns_g8j;sen_mul_mul_15ns_g8j_dsp48_0,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_mul_mul_15ns_hbi.vhd,1598293233,vhdl,,,,sen_mul_mul_15ns_hbi;sen_mul_mul_15ns_hbi_dsp48_1,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_mux_164_1_1_1.vhd,1598293233,vhdl,,,,sen_mux_164_1_1_1,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_mux_83_1_1_1.vhd,1598293233,vhdl,,,,sen_mux_83_1_1_1,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_ref_4oPi_tablbkb.vhd,1598293233,vhdl,,,,sen_ref_4opi_tablbkb;sen_ref_4opi_tablbkb_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_second_order_cud.vhd,1598293233,vhdl,,,,sen_second_order_cud;sen_second_order_cud_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_second_order_dEe.vhd,1598293233,vhdl,,,,sen_second_order_dee;sen_second_order_dee_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/ipshared/d3cd/solution1/syn/vhdl/sen_second_order_eOg.vhd,1598293233,vhdl,,,,sen_second_order_eog;sen_second_order_eog_rom,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_seno/sim/design_seno.v,1598293232,verilog,,C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_seno_wrapper.v,,design_seno,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_seno_wrapper.v,1598293192,verilog,,,,design_seno_wrapper,,,,,,,,
