#! /nix/store/dni1n869f31lyb8h3gkwlj0whb054cch-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/dni1n869f31lyb8h3gkwlj0whb054cch-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/dni1n869f31lyb8h3gkwlj0whb054cch-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/dni1n869f31lyb8h3gkwlj0whb054cch-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/dni1n869f31lyb8h3gkwlj0whb054cch-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/dni1n869f31lyb8h3gkwlj0whb054cch-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x736e90 .scope module, "tb_sdram_controller" "tb_sdram_controller" 2 3;
 .timescale -9 -12;
v0x774e30_0 .var "address", 21 0;
v0x774f40_0 .net "busy", 0 0, L_0x775db0;  1 drivers
v0x775010_0 .var "clk", 0 0;
v0x775130_0 .var "read", 0 0;
v0x7751d0_0 .net "read_data", 15 0, L_0x733950;  1 drivers
v0x7752c0_0 .var "reset", 0 0;
v0x7753b0_0 .net "sdram_addr", 12 0, v0x774310_0;  1 drivers
v0x7754a0_0 .net "sdram_bank", 1 0, v0x7743b0_0;  1 drivers
v0x775590_0 .net "sdram_cas", 0 0, v0x774450_0;  1 drivers
v0x775630_0 .net "sdram_cs", 0 0, v0x7744f0_0;  1 drivers
RS_0x7ffff79c21c8 .resolv tri, L_0x775c20, L_0x776160;
v0x775720_0 .net8 "sdram_data", 15 0, RS_0x7ffff79c21c8;  2 drivers
v0x775810_0 .net "sdram_ras", 0 0, v0x774630_0;  1 drivers
v0x775900_0 .net "sdram_we", 0 0, v0x774700_0;  1 drivers
v0x7759f0_0 .var "write", 0 0;
v0x775a90_0 .var "write_data", 15 0;
S_0x73adc0 .scope module, "sdram_inst" "sdram_model" 2 46, 3 2 0, S_0x736e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /INPUT 1 "ras";
    .port_info 4 /INPUT 1 "cas";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 13 "addr";
    .port_info 7 /INPUT 2 "bank";
    .port_info 8 /INOUT 16 "data";
    .port_info 9 /OUTPUT 1 "ready";
L_0x775fe0 .functor AND 1, v0x7744f0_0, L_0x775f40, C4<1>, C4<1>;
L_0x7760a0 .functor AND 1, L_0x775fe0, v0x772f10_0, C4<1>, C4<1>;
v0x733a70_0 .net *"_ivl_1", 0 0, L_0x775f40;  1 drivers
v0x735060_0 .net *"_ivl_3", 0 0, L_0x775fe0;  1 drivers
v0x730d70_0 .net *"_ivl_5", 0 0, L_0x7760a0;  1 drivers
o0x7ffff79c20a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7726f0_0 name=_ivl_6
v0x7727d0_0 .net "addr", 12 0, v0x774310_0;  alias, 1 drivers
v0x7728b0_0 .net "bank", 1 0, v0x7743b0_0;  alias, 1 drivers
v0x772990_0 .net "cas", 0 0, v0x774450_0;  alias, 1 drivers
v0x772a50_0 .net "clk", 0 0, v0x775010_0;  1 drivers
v0x772b10_0 .net "cs", 0 0, v0x7744f0_0;  alias, 1 drivers
v0x772bd0_0 .net8 "data", 15 0, RS_0x7ffff79c21c8;  alias, 2 drivers
v0x772cb0_0 .var "data_out", 15 0;
v0x772d90 .array "mem", 65535 0, 15 0;
v0x772e50_0 .net "ras", 0 0, v0x774630_0;  alias, 1 drivers
v0x772f10_0 .var "ready", 0 0;
v0x772fd0_0 .net "reset", 0 0, v0x7752c0_0;  1 drivers
v0x773090_0 .net "we", 0 0, v0x774700_0;  alias, 1 drivers
E_0x73de30 .event posedge, v0x772a50_0;
L_0x775f40 .reduce/nor v0x774700_0;
L_0x776160 .functor MUXZ 16, o0x7ffff79c20a8, v0x772cb0_0, L_0x7760a0, C4<>;
S_0x7732f0 .scope module, "uut" "sdram_controller" 2 27, 4 2 0, S_0x736e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "write_data";
    .port_info 3 /OUTPUT 16 "read_data";
    .port_info 4 /INPUT 22 "address";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "sdram_cs";
    .port_info 9 /OUTPUT 1 "sdram_ras";
    .port_info 10 /OUTPUT 1 "sdram_cas";
    .port_info 11 /OUTPUT 1 "sdram_we";
    .port_info 12 /OUTPUT 13 "sdram_addr";
    .port_info 13 /OUTPUT 2 "sdram_bank";
    .port_info 14 /INOUT 16 "sdram_data";
P_0x7734a0 .param/l "ACTIVATE" 1 4 29, C4<0001>;
P_0x7734e0 .param/l "IDLE" 1 4 28, C4<0000>;
P_0x773520 .param/l "PRECHARGE" 1 4 32, C4<0100>;
P_0x773560 .param/l "READ" 1 4 30, C4<0010>;
P_0x7735a0 .param/l "REFRESH" 1 4 33, C4<0101>;
P_0x7735e0 .param/l "WRITE" 1 4 31, C4<0011>;
L_0x733950 .functor BUFZ 16, v0x774010_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ffff7979018 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x773a40_0 .net/2u *"_ivl_0", 3 0, L_0x7ffff7979018;  1 drivers
L_0x7ffff7979060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x773b20_0 .net/2u *"_ivl_10", 3 0, L_0x7ffff7979060;  1 drivers
v0x773c00_0 .net *"_ivl_2", 0 0, L_0x775b30;  1 drivers
o0x7ffff79c2558 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x773ca0_0 name=_ivl_4
v0x773d80_0 .net "address", 21 0, v0x774e30_0;  1 drivers
v0x773eb0_0 .net "busy", 0 0, L_0x775db0;  alias, 1 drivers
v0x773f70_0 .net "clk", 0 0, v0x775010_0;  alias, 1 drivers
v0x774010_0 .var "data_buffer", 15 0;
v0x7740d0_0 .net "read", 0 0, v0x775130_0;  1 drivers
v0x774190_0 .net "read_data", 15 0, L_0x733950;  alias, 1 drivers
v0x774270_0 .net "reset", 0 0, v0x7752c0_0;  alias, 1 drivers
v0x774310_0 .var "sdram_addr", 12 0;
v0x7743b0_0 .var "sdram_bank", 1 0;
v0x774450_0 .var "sdram_cas", 0 0;
v0x7744f0_0 .var "sdram_cs", 0 0;
v0x774590_0 .net8 "sdram_data", 15 0, RS_0x7ffff79c21c8;  alias, 2 drivers
v0x774630_0 .var "sdram_ras", 0 0;
v0x774700_0 .var "sdram_we", 0 0;
v0x7747d0_0 .var "state", 3 0;
v0x774870_0 .net "write", 0 0, v0x7759f0_0;  1 drivers
v0x774910_0 .net "write_data", 15 0, v0x775a90_0;  1 drivers
L_0x775b30 .cmp/eq 4, v0x7747d0_0, L_0x7ffff7979018;
L_0x775c20 .functor MUXZ 16, o0x7ffff79c2558, v0x775a90_0, L_0x775b30, C4<>;
L_0x775db0 .cmp/ne 4, v0x7747d0_0, L_0x7ffff7979060;
S_0x774b90 .scope task, "wait_for_not_busy" "wait_for_not_busy" 2 66, 2 66 0, S_0x736e90;
 .timescale -9 -12;
v0x774d50_0 .var/i "timeout", 31 0;
TD_tb_sdram_controller.wait_for_not_busy ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x774d50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x774f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x774d50_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %delay 10000, 0;
    %load/vec4 v0x774d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x774d50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x774d50_0;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_0.3, 4;
    %vpi_call 2 75 "$display", "ERROR: Timeout waiting for busy flag to deassert at time %t", $time {0 0 0};
    %vpi_call 2 76 "$fatal" {0 0 0};
T_0.3 ;
    %end;
    .scope S_0x7732f0;
T_1 ;
    %wait E_0x73de30;
    %load/vec4 v0x774270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7744f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x774700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7747d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x7740d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x774870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
T_1.13 ;
T_1.11 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x7740d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x774870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
T_1.16 ;
T_1.15 ;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7747d0_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x73adc0;
T_2 ;
    %wait E_0x73de30;
    %load/vec4 v0x772fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x772f10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x772b10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.5, 10;
    %load/vec4 v0x772e50_0;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x772990_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x773090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x772bd0_0;
    %load/vec4 v0x7728b0_0;
    %load/vec4 v0x7727d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x772d90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x772f10_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7728b0_0;
    %load/vec4 v0x7727d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x772d90, 4;
    %assign/vec4 v0x772cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x772f10_0, 0;
T_2.7 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x772f10_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x736e90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x775010_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x775010_0;
    %inv;
    %store/vec4 v0x775010_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x736e90;
T_4 ;
    %vpi_call 2 84 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 85 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x736e90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7752c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x775a90_0, 0, 16;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x774e30_0, 0, 22;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x775130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7759f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7752c0_0, 0, 1;
    %vpi_call 2 97 "$display", "INFO: Released reset at time %t", $time {0 0 0};
    %pushi/vec4 42405, 0, 16;
    %store/vec4 v0x775a90_0, 0, 16;
    %pushi/vec4 1, 0, 22;
    %store/vec4 v0x774e30_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7759f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7759f0_0, 0, 1;
    %vpi_call 2 106 "$display", "INFO: Initiated write operation at time %t", $time {0 0 0};
    %fork TD_tb_sdram_controller.wait_for_not_busy, S_0x774b90;
    %join;
    %vpi_call 2 110 "$display", "INFO: Write operation completed at time %t", $time {0 0 0};
    %pushi/vec4 1, 0, 22;
    %store/vec4 v0x774e30_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x775130_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x775130_0, 0, 1;
    %vpi_call 2 118 "$display", "INFO: Initiated read operation at time %t", $time {0 0 0};
    %fork TD_tb_sdram_controller.wait_for_not_busy, S_0x774b90;
    %join;
    %load/vec4 v0x7751d0_0;
    %cmpi/ne 42405, 0, 16;
    %jmp/0xz  T_4.0, 6;
    %vpi_call 2 125 "$display", "ERROR: Assertion failed at time %t - expected 0xA5A5, got 0x%h", $time, v0x7751d0_0 {0 0 0};
    %vpi_call 2 126 "$fatal" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 128 "$display", "INFO: Assertion passed at time %t - read_data equals 0xA5A5", $time {0 0 0};
T_4.1 ;
    %vpi_call 2 131 "$display", "INFO: All tests completed successfully at time %t", $time {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_sdram_controller.v";
    "sdram_model.v";
    "sdram_controller.v";
