01f4576fcd71e408a6e22059be358ac0bd410b97
ad_ip_jesd204_tpl_dac: added xbar for user channels (dma data)
diff --git a/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v b/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v
index 467db4fd..faf6a611 100644
--- a/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v
+++ b/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v
@@ -26,6 +26,7 @@
 module ad_ip_jesd204_tpl_dac_core #(
   parameter DATAPATH_DISABLE = 0,
   parameter IQCORRECTION_DISABLE = 1,
+  parameter XBAR_ENABLE = 1,
   parameter NUM_LANES = 1,
   parameter NUM_CHANNELS = 1,
   parameter BITS_PER_SAMPLE = 16,
@@ -62,6 +63,7 @@ module ad_ip_jesd204_tpl_dac_core #(
   input dac_dds_format,
 
   input [NUM_CHANNELS*4-1:0] dac_data_sel,
+  input [NUM_CHANNELS-1:0]   dac_mask_enable,
 
   input [NUM_CHANNELS*16-1:0] dac_dds_scale_0,
   input [NUM_CHANNELS*16-1:0] dac_dds_init_0,
@@ -77,6 +79,8 @@ module ad_ip_jesd204_tpl_dac_core #(
   input [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_1,
   input [NUM_CHANNELS*16-1:0] dac_iqcor_coeff_2,
 
+  input [NUM_CHANNELS*8-1:0] dac_src_chan_sel,
+
   output [NUM_CHANNELS-1:0] enable
 );
 
@@ -86,6 +90,7 @@ module ad_ip_jesd204_tpl_dac_core #(
 
 
   wire [DAC_DATA_WIDTH-1:0] dac_data_s;
+  wire [DMA_DATA_WIDTH-1:0] dac_ddata_muxed;
 
   wire [DAC_CDW-1:0] pn7_data;
   wire [DAC_CDW-1:0] pn15_data;
@@ -153,6 +158,25 @@ module ad_ip_jesd204_tpl_dac_core #(
     localparam IQ_PAIR_CH_INDEX = (NUM_CHANNELS%2) ? i :
                                   (i%2) ? i-1 : i+1;
 
+
+    if (XBAR_ENABLE == 1) begin
+
+      // NUM_CHANNELS : 1  mux
+      ad_mux #(
+        .CH_W (DMA_CDW),
+        .CH_CNT (NUM_CHANNELS),
+        .EN_REG (1)
+      ) channel_mux (
+        .clk (clk),
+        .data_in (dac_ddata),
+        .ch_sel (dac_src_chan_sel[8*i+:8]),
+        .data_out (dac_ddata_muxed[DMA_CDW*i+:DMA_CDW])
+      );
+
+    end else begin
+      assign dac_ddata_muxed[DMA_CDW*i+:DMA_CDW] = dac_ddata[DMA_CDW*i+:DMA_CDW];
+    end
+
     ad_ip_jesd204_tpl_dac_channel #(
       .DATA_PATH_WIDTH (DATA_PATH_WIDTH),
       .CONVERTER_RESOLUTION (CONVERTER_RESOLUTION),
@@ -167,7 +191,7 @@ module ad_ip_jesd204_tpl_dac_core #(
       .clk (clk),
       .dac_enable (enable[i]),
       .dac_data (dac_data_s[DAC_CDW*i+:DAC_CDW]),
-      .dma_data (dac_ddata[DMA_CDW*i+:DMA_CDW]),
+      .dma_data (dac_ddata_muxed[DMA_CDW*i+:DMA_CDW]),
 
       .pn7_data (pn7_data),
       .pn15_data (pn15_data),
@@ -176,6 +200,7 @@ module ad_ip_jesd204_tpl_dac_core #(
       .dac_dds_format (dac_dds_format),
 
       .dac_data_sel (dac_data_sel[4*i+:4]),
+      .dac_mask_enable (dac_mask_enable[i]),
 
       .dac_dds_scale_0 (dac_dds_scale_0[16*i+:16]),
       .dac_dds_init_0 (dac_dds_init_0[16*i+:16]),
@@ -190,7 +215,7 @@ module ad_ip_jesd204_tpl_dac_core #(
       .dac_iqcor_enb (dac_iqcor_enb[i]),
       .dac_iqcor_coeff_1 (dac_iqcor_coeff_1[16*i+:16]),
       .dac_iqcor_coeff_2 (dac_iqcor_coeff_2[16*i+:16]),
-      .dac_iqcor_data_in (dac_ddata[DMA_CDW*IQ_PAIR_CH_INDEX+:DMA_CDW])
+      .dac_iqcor_data_in (dac_ddata_muxed[DMA_CDW*IQ_PAIR_CH_INDEX+:DMA_CDW])
 
     );
   end