# Parallel_In_Serial_Out_verilog
 Design a 16 bit deep FF based parallel in serial out
