# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 19
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-7.10"
module \dff
  attribute \src "dut.sv:5.1-6.9"
  wire $0\q[0:0]
  attribute \src "dut.sv:3.7-3.10"
  wire input 1 \clk
  attribute \src "dut.sv:3.12-3.13"
  wire input 2 \d
  attribute \src "dut.sv:4.12-4.13"
  wire output 3 \q
  attribute \src "dut.sv:5.1-6.9"
  process $proc$dut.sv:5$1
    assign { } { }
    assign $0\q[0:0] \d
    sync posedge \clk
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:9.1-18.10"
module \dffa
  attribute \src "dut.sv:12.1-17.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:10.12-10.16"
  wire input 2 \arst
  attribute \src "dut.sv:10.7-10.10"
  wire input 1 \clk
  attribute \src "dut.sv:10.18-10.19"
  wire input 3 \d
  attribute \src "dut.sv:11.12-11.13"
  wire output 4 \q
  attribute \src "dut.sv:12.1-17.4"
  process $proc$dut.sv:12$2
    assign $0\q[0:0] \q
    attribute \src "dut.sv:13.2-16.10"
    switch \arst
      attribute \src "dut.sv:13.6-13.10"
      case 1'1
        assign $0\q[0:0] 1'1
      attribute \src "dut.sv:15.2-15.6"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync posedge \arst
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:20.1-29.10"
module \dffa1
  attribute \src "dut.sv:23.1-28.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:24.6-24.11"
  wire $not$dut.sv:24$4_Y
  attribute \src "dut.sv:21.12-21.16"
  wire input 2 \arst
  attribute \src "dut.sv:21.7-21.10"
  wire input 1 \clk
  attribute \src "dut.sv:21.18-21.19"
  wire input 3 \d
  attribute \src "dut.sv:22.12-22.13"
  wire output 4 \q
  attribute \src "dut.sv:24.6-24.11"
  cell $not $not$dut.sv:24$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst
    connect \Y $not$dut.sv:24$4_Y
  end
  attribute \src "dut.sv:23.1-28.4"
  process $proc$dut.sv:23$3
    assign $0\q[0:0] \q
    attribute \src "dut.sv:24.2-27.10"
    switch $not$dut.sv:24$4_Y
      attribute \src "dut.sv:24.6-24.11"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:26.2-26.6"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync negedge \arst
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:31.1-40.10"
module \dffa2
  attribute \src "dut.sv:34.1-39.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:35.6-35.11"
  wire $logic_not$dut.sv:35$6_Y
  attribute \src "dut.sv:32.12-32.16"
  wire input 2 \arst
  attribute \src "dut.sv:32.7-32.10"
  wire input 1 \clk
  attribute \src "dut.sv:32.18-32.19"
  wire input 3 \d
  attribute \src "dut.sv:33.12-33.13"
  wire output 4 \q
  attribute \src "dut.sv:35.6-35.11"
  cell $logic_not $logic_not$dut.sv:35$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst
    connect \Y $logic_not$dut.sv:35$6_Y
  end
  attribute \src "dut.sv:34.1-39.4"
  process $proc$dut.sv:34$5
    assign $0\q[0:0] \q
    attribute \src "dut.sv:35.2-38.10"
    switch $logic_not$dut.sv:35$6_Y
      attribute \src "dut.sv:35.6-35.11"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:37.2-37.6"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync negedge \arst
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:42.1-51.10"
module \dffa3
  attribute \src "dut.sv:45.1-50.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:46.8-46.13"
  wire $logic_not$dut.sv:46$8_Y
  attribute \src "dut.sv:46.6-46.14"
  wire $not$dut.sv:46$9_Y
  attribute \src "dut.sv:43.12-43.16"
  wire input 2 \arst
  attribute \src "dut.sv:43.7-43.10"
  wire input 1 \clk
  attribute \src "dut.sv:43.18-43.19"
  wire input 3 \d
  attribute \src "dut.sv:44.12-44.13"
  wire output 4 \q
  attribute \src "dut.sv:46.8-46.13"
  cell $logic_not $logic_not$dut.sv:46$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst
    connect \Y $logic_not$dut.sv:46$8_Y
  end
  attribute \src "dut.sv:46.6-46.14"
  cell $not $not$dut.sv:46$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$dut.sv:46$8_Y
    connect \Y $not$dut.sv:46$9_Y
  end
  attribute \src "dut.sv:45.1-50.4"
  process $proc$dut.sv:45$7
    assign $0\q[0:0] \q
    attribute \src "dut.sv:46.2-49.10"
    switch $not$dut.sv:46$9_Y
      attribute \src "dut.sv:46.6-46.14"
      case 1'1
        assign $0\q[0:0] \d
      attribute \src "dut.sv:48.2-48.6"
      case 
        assign $0\q[0:0] 1'1
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync negedge \arst
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:53.1-66.10"
module \dffa4
  attribute \src "dut.sv:56.1-65.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:61.11-61.17"
  wire $logic_not$dut.sv:61$11_Y
  attribute \src "dut.sv:54.12-54.17"
  wire input 2 \arst1
  attribute \src "dut.sv:54.19-54.24"
  wire input 3 \arst2
  attribute \src "dut.sv:54.26-54.31"
  wire input 4 \arst3
  attribute \src "dut.sv:54.7-54.10"
  wire input 1 \clk
  attribute \src "dut.sv:54.33-54.34"
  wire input 5 \d
  attribute \src "dut.sv:55.12-55.13"
  wire output 6 \q
  attribute \src "dut.sv:61.11-61.17"
  cell $logic_not $logic_not$dut.sv:61$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \arst3
    connect \Y $logic_not$dut.sv:61$11_Y
  end
  attribute \src "dut.sv:56.1-65.4"
  process $proc$dut.sv:56$10
    assign $0\q[0:0] \q
    attribute \src "dut.sv:57.2-64.10"
    switch \arst1
      attribute \src "dut.sv:57.6-57.11"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:59.2-59.6"
      case 
        attribute \src "dut.sv:59.7-64.10"
        switch \arst2
          attribute \src "dut.sv:59.11-59.16"
          case 1'1
            assign $0\q[0:0] 1'0
          attribute \src "dut.sv:61.2-61.6"
          case 
            attribute \src "dut.sv:61.7-64.10"
            switch $logic_not$dut.sv:61$11_Y
              attribute \src "dut.sv:61.11-61.17"
              case 1'1
                assign $0\q[0:0] 1'0
              attribute \src "dut.sv:63.2-63.6"
              case 
                assign $0\q[0:0] \d
            end
        end
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync posedge \arst1
      update \q $0\q[0:0]
    sync posedge \arst2
      update \q $0\q[0:0]
    sync negedge \arst3
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:72.1-81.10"
module \dffsr1
  attribute \src "dut.sv:75.1-80.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:77.8-77.11"
  wire $xor$dut.sv:77$13_Y
  attribute \src "dut.sv:73.12-73.16"
  wire input 2 \arst
  attribute \src "dut.sv:73.7-73.10"
  wire input 1 \clk
  attribute \src "dut.sv:73.18-73.19"
  wire input 3 \d
  attribute \src "dut.sv:74.12-74.13"
  wire output 4 \q
  attribute \src "dut.sv:77.8-77.11"
  cell $xor $xor$dut.sv:77$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \d
    connect \B \d
    connect \Y $xor$dut.sv:77$13_Y
  end
  attribute \src "dut.sv:75.1-80.4"
  process $proc$dut.sv:75$12
    assign $0\q[0:0] \q
    attribute \src "dut.sv:76.2-79.10"
    switch \arst
      attribute \src "dut.sv:76.6-76.10"
      case 1'1
        assign $0\q[0:0] $xor$dut.sv:77$13_Y
      attribute \src "dut.sv:78.2-78.6"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync posedge \arst
      update \q $0\q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:83.1-89.10"
module \dffsr2
  attribute \src "dut.sv:88.22-88.38"
  wire $logic_and$dut.sv:88$15_Y
  attribute \src "dut.sv:88.40-88.56"
  wire $logic_and$dut.sv:88$17_Y
  attribute \src "dut.sv:88.32-88.38"
  wire $logic_not$dut.sv:88$14_Y
  attribute \src "dut.sv:88.40-88.47"
  wire $logic_not$dut.sv:88$16_Y
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.20-84.25"
  wire input 3 \clear
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.7-84.10"
  wire input 1 \clk
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.27-84.28"
  wire input 4 \d
  attribute \gentb_clock 1
  attribute \src "dut.sv:84.12-84.18"
  wire input 2 \preset
  attribute \src "dut.sv:85.8-85.9"
  wire output 5 \q
  attribute \src "dut.sv:88.22-88.38"
  cell $logic_and $logic_and$dut.sv:88$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \B $logic_not$dut.sv:88$14_Y
    connect \Y $logic_and$dut.sv:88$15_Y
  end
  attribute \src "dut.sv:88.40-88.56"
  cell $logic_and $logic_and$dut.sv:88$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$dut.sv:88$16_Y
    connect \B \clear
    connect \Y $logic_and$dut.sv:88$17_Y
  end
  attribute \src "dut.sv:88.32-88.38"
  cell $logic_not $logic_not$dut.sv:88$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear
    connect \Y $logic_not$dut.sv:88$14_Y
  end
  attribute \src "dut.sv:88.40-88.47"
  cell $logic_not $logic_not$dut.sv:88$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \preset
    connect \Y $logic_not$dut.sv:88$16_Y
  end
  attribute \module_not_derived 1
  attribute \src "dut.sv:88.12-88.63"
  cell \dffsr2_sub \uut
    connect $1 \clk
    connect $2 $logic_and$dut.sv:88$15_Y
    connect $3 $logic_and$dut.sv:88$17_Y
    connect $4 \d
    connect $5 \q
  end
end
attribute \gentb_skip 1
attribute \cells_not_processed 1
attribute \src "dut.sv:92.1-103.10"
module \dffsr2_sub
  attribute \src "dut.sv:95.1-102.4"
  wire $0\q[0:0]
  attribute \src "dut.sv:93.20-93.25"
  wire input 3 \clear
  attribute \src "dut.sv:93.7-93.10"
  wire input 1 \clk
  attribute \src "dut.sv:93.27-93.28"
  wire input 4 \d
  attribute \src "dut.sv:93.12-93.18"
  wire input 2 \preset
  attribute \src "dut.sv:94.12-94.13"
  wire output 5 \q
  attribute \src "dut.sv:95.1-102.4"
  process $proc$dut.sv:95$18
    assign $0\q[0:0] \q
    attribute \src "dut.sv:96.2-101.10"
    switch \preset
      attribute \src "dut.sv:96.6-96.12"
      case 1'1
        assign $0\q[0:0] 1'1
      attribute \src "dut.sv:98.2-98.6"
      case 
        attribute \src "dut.sv:98.7-101.10"
        switch \clear
          attribute \src "dut.sv:98.11-98.16"
          case 1'1
            assign $0\q[0:0] 1'0
          attribute \src "dut.sv:100.2-100.6"
          case 
            assign $0\q[0:0] \d
        end
    end
    sync posedge \clk
      update \q $0\q[0:0]
    sync posedge \preset
      update \q $0\q[0:0]
    sync posedge \clear
      update \q $0\q[0:0]
  end
end
