# ğŸ”§ picoMIPS Processor â€“ Gaussian Smoothing on FPGA (SystemVerilog)

This repository contains the full RTL implementation, testbenches, simulation outputs, and HEX-programmed waveform files for a custom-designed **picoMIPS processor** capable of computing **Gaussian smoothing** using an embedded instruction set architecture (ISA). The processor is implemented in **SystemVerilog**, simulated in **ModelSim**, and synthesized for **Intel DE1-SoC (Cyclone V)** FPGA.

---

## ğŸ“ Repository Structure

â”œâ”€â”€ src/ # Core processor RTL modules
â”‚ â”œâ”€â”€ alu.sv
â”‚ â”œâ”€â”€ control_unit.sv
â”‚ â”œâ”€â”€ counter.sv
â”‚ â”œâ”€â”€ instruction_memory.sv
â”‚ â”œâ”€â”€ picoMIPS.sv
â”‚ â”œâ”€â”€ picoMIPS4test.sv
â”‚ â”œâ”€â”€ program_counter.sv
â”‚ â”œâ”€â”€ register_file.sv
â”‚ â””â”€â”€ wave.sv
â”‚
â”œâ”€â”€ testbenches/ # Individual module testbenches
â”‚ â”œâ”€â”€ alu_tb.sv
â”‚ â”œâ”€â”€ control_unit_tb.sv
â”‚ â”œâ”€â”€ instruction_memory_tb.sv
â”‚ â”œâ”€â”€ picoMIPS_tb.sv
â”‚ â”œâ”€â”€ program_counter_tb.sv
â”‚ â”œâ”€â”€ register_file_tb.sv
â”‚ â””â”€â”€ waveform_rom_tb.sv
â”‚
â”œâ”€â”€ hex files/ # Preloaded HEX files for simulation and synthesis
â”‚ â”œâ”€â”€ program.hex # Gaussian smoothing program
â”‚ â””â”€â”€ wave.hex # Input waveform samples
â”‚
â”œâ”€â”€ Oput_files/ # Simulation and synthesis outputs
â”‚ â”œâ”€â”€ Block_diagram.png
â”‚ â”œâ”€â”€ Design_Details.png
â”‚ â”œâ”€â”€ ES_Output Video.mp4
â”‚ â”œâ”€â”€ FPGA_Output.png
â”‚ â”œâ”€â”€ ModelSim_Output.png
â”‚ â”œâ”€â”€ Output
â”‚ â””â”€â”€ Resource_Usage.png
â”‚
â”œâ”€â”€ picoMIPS-Flow Summary.rpt # Intel Quartus synthesis report
â””â”€â”€ README.md # Project documentation (this file)


---

## ğŸ§  Project Overview

The design mimics a simplified RISC-V-inspired ISA customized for signal processing. Key features include:

- 8-bit 2's complement arithmetic
- Support for custom instructions:
  - `LOADW` (waveform ROM read)
  - `ADDI`, `MUL`, `MOVE`
  - `IN`, `OUT`, `HALT`
- Instruction memory initialized from `program.hex`
- Waveform ROM initialized from `wave.hex`
- Output displayed on DE1-SoC board LEDs (`LED[7:0]`)
- Control via switches (`SW[7:0]`, `SW[8]`, `SW[9]`)

---

## âš™ï¸ Platform Configuration

- **Platform**: Altera Cyclone V FPGA (DE1â€“SoC)
- **Programming Tool**: Intel Quartus
- **ROM Initialization**: `program.hex` and `wave.hex` preloaded
- **I/O Mapping**:
  - `SW[7:0]`: Index `i` input
  - `SW[8]`: Execution trigger
  - `SW[9]`: Active-low reset
  - `LED[7:0]`: Output smoothed value `S[i]`

---

## ğŸ“¤ Output Artifacts

| File                       | Description                                       |
|----------------------------|---------------------------------------------------|
| **Block_diagram.png**      | System-level schematic of picoMIPS design        |
| **Design_Details.png**     | ALU and control flow overview                    |
| **ModelSim_Output.png**    | RTL waveform verification (Gaussian output)      |
| **FPGA_Output.png**        | On-board LED verification on DE1-SoC             |
| **Resource_Usage.png**     | Quartus resource utilization report              |
| **ES_Output Video.mp4**    | Demo of on-board execution result                |

---

## âœ… Features

- RTL-synthesizable RISC-style pipeline
- ALU supports ADD and MUL (MUL upper bits truncated)
- Fully combinational control logic
- Modular design with testbenches for each submodule
- LED-based Gaussian output validation
- Optimized for embedded signal processing workloads

---

## ğŸ› ï¸ Simulation Instructions

1. Launch **ModelSim**  
2. Compile all `src/` files and respective `testbenches/`  
3. Load `picoMIPS_tb.sv` and simulate  
4. View waveform output and register activity  
5. Modify `.hex` files for new instruction sequences

---

Let me know if youâ€™d like to add FPGA pin mappings, synthesis timing reports!
