ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Apr 11, 2018 at 22:53:49 CST
ncverilog
	tb.v
	alu.v
	+access+r
Recompiling... reason: file './alu.v' is newer than expected.
	expected: Wed Apr 11 22:53:03 2018
	actual:   Wed Apr 11 22:53:17 2018
file: tb.v
	module worklib.alu_rtl_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu_rtl_tb:v <0x3a12ff2b>
			streams:   2, words: 12794
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:                9       9
		Scalar wires:             1       -
		Vectored wires:           4       -
		Always blocks:            2       2
		Initial blocks:           1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.alu_rtl_tb:v
Loading snapshot worklib.alu_rtl_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 120 NS + 0
./tb.v:150         $finish;
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Apr 11, 2018 at 22:53:51 CST  (total: 00:00:02)
