verilog xil_defaultlib --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ipshared/ec67/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ipshared/8c62/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ip/bwt_processing_system7_0_0" \
"../../../bd/bwt/ip/bwt_processing_system7_0_0/sim/bwt_processing_system7_0_0.v" \
"../../../bd/bwt/ipshared/423a/hdl/bwt_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ipshared/ec67/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ipshared/8c62/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ip/bwt_processing_system7_0_0" \
"../../../bd/bwt/ipshared/423a/src/MM_top.sv" \
"../../../bd/bwt/ipshared/423a/src/bwt_top.sv" \
"../../../bd/bwt/ipshared/423a/src/fifo.sv" \
"../../../bd/bwt/ipshared/423a/src/merge_sort_top.sv" \
"../../../bd/bwt/ipshared/423a/src/sort2elem.sv" \
"../../../bd/bwt/ipshared/423a/src/sort_arrays.sv" \

verilog xil_defaultlib --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ipshared/ec67/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ipshared/8c62/hdl" --include "../../../../bwt_test.srcs/sources_1/bd/bwt/ip/bwt_processing_system7_0_0" \
"../../../bd/bwt/ipshared/423a/hdl/bwt_ip_v1_0.v" \
"../../../bd/bwt/ip/bwt_bwt_ip_0_0/sim/bwt_bwt_ip_0_0.v" \
"../../../bd/bwt/ip/bwt_xbar_0/sim/bwt_xbar_0.v" \
"../../../bd/bwt/ip/bwt_auto_pc_0/sim/bwt_auto_pc_0.v" \
"../../../bd/bwt/sim/bwt.v" \

verilog xil_defaultlib "glbl.v"

nosort
