/// Auto-generated register definitions for DSU
/// Device: ATSAMD21J18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21j18a::dsu {

// ============================================================================
// DSU - Device Service Unit
// Base Address: 0x41002000
// ============================================================================

/// DSU Register Structure
struct DSU_Registers {

    /// Control
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint8_t CTRL;

    /// Status A
    /// Offset: 0x0001
    volatile uint8_t STATUSA;

    /// Status B
    /// Offset: 0x0002
    /// Reset value: 0x00000010
    /// Access: read-only
    volatile uint8_t STATUSB;
    uint8_t RESERVED_0003[1]; ///< Reserved

    /// Address
    /// Offset: 0x0004
    volatile uint32_t ADDR;

    /// Length
    /// Offset: 0x0008
    volatile uint32_t LENGTH;

    /// Data
    /// Offset: 0x000C
    volatile uint32_t DATA;

    /// Debug Communication Channel n
    /// Offset: 0x0010
    volatile uint32_t DCC[2];
    uint8_t RESERVED_0014[4]; ///< Reserved

    /// Device Identification
    /// Offset: 0x0018
    /// Reset value: 0x10010300
    /// Access: read-only
    volatile uint32_t DID;
    uint8_t RESERVED_001C[4068]; ///< Reserved

    /// CoreSight ROM Table Entry 0
    /// Offset: 0x1000
    /// Reset value: 0x9F9FC002
    /// Access: read-only
    volatile uint32_t ENTRY;

    /// CoreSight ROM Table Entry 1
    /// Offset: 0x1004
    /// Reset value: 0x00003002
    /// Access: read-only
    volatile uint32_t ENTRY1;

    /// CoreSight ROM Table End
    /// Offset: 0x1008
    /// Access: read-only
    volatile uint32_t END;
    uint8_t RESERVED_100C[4032]; ///< Reserved

    /// CoreSight ROM Table Memory Type
    /// Offset: 0x1FCC
    /// Access: read-only
    volatile uint32_t MEMTYPE;

    /// Peripheral Identification 4
    /// Offset: 0x1FD0
    /// Access: read-only
    volatile uint32_t PID4;
    uint8_t RESERVED_1FD4[12]; ///< Reserved

    /// Peripheral Identification 0
    /// Offset: 0x1FE0
    /// Reset value: 0x000000D0
    /// Access: read-only
    volatile uint32_t PID0;

    /// Peripheral Identification 1
    /// Offset: 0x1FE4
    /// Reset value: 0x000000FC
    /// Access: read-only
    volatile uint32_t PID1;

    /// Peripheral Identification 2
    /// Offset: 0x1FE8
    /// Reset value: 0x00000009
    /// Access: read-only
    volatile uint32_t PID2;

    /// Peripheral Identification 3
    /// Offset: 0x1FEC
    /// Access: read-only
    volatile uint32_t PID3;

    /// Component Identification 0
    /// Offset: 0x1FF0
    /// Reset value: 0x0000000D
    /// Access: read-only
    volatile uint32_t CID0;

    /// Component Identification 1
    /// Offset: 0x1FF4
    /// Reset value: 0x00000010
    /// Access: read-only
    volatile uint32_t CID1;

    /// Component Identification 2
    /// Offset: 0x1FF8
    /// Reset value: 0x00000005
    /// Access: read-only
    volatile uint32_t CID2;

    /// Component Identification 3
    /// Offset: 0x1FFC
    /// Reset value: 0x000000B1
    /// Access: read-only
    volatile uint32_t CID3;
};

static_assert(sizeof(DSU_Registers) >= 8192, "DSU_Registers size mismatch");

/// DSU peripheral instance
constexpr DSU_Registers* DSU = 
    reinterpret_cast<DSU_Registers*>(0x41002000);

}  // namespace alloy::hal::atmel::samd21::atsamd21j18a::dsu
