// Seed: 826514806
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    id_2 <= 1;
    id_1 <= 1 == id_6;
    if (1) assume (id_4);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_3 = 1'b0;
  wire id_7;
  module_0(
      id_5, id_5, id_7, id_1, id_6, id_1, id_6
  );
  reg  id_8;
  wire id_9;
  always
    while (id_6) begin
      id_8 <= id_5;
    end
endmodule
