#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue Mar 04 10:07:51 2025
# Process ID: 55160
# Log file: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/vivado.log
# Journal file: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\HP\Desktop\Verilog Projects\Vedic_Multiplier\Vedic_Multiplier.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
reset_run synth_1
launch_runs impl_1
[Tue Mar 04 10:08:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.runs/synth_1/runme.log
[Tue Mar 04 10:08:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.runs/impl_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.sim/sim_1/behav/testbench.prj"   xil_defaultlib.testbench   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/HP/Desktop/Vivado/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.sim/sim_1/behav/testbench.prj xil_defaultlib.testbench xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_multiplier
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/twelve_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twelve_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_multipler
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/eight_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_adder
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:30]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:31]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port out [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.two_bit_multiplier
Compiling module xil_defaultlib.six_bit_adder
Compiling module xil_defaultlib.four_bit_adder
Compiling module xil_defaultlib.four_bit_multipler
Compiling module xil_defaultlib.twelve_bit_adder
Compiling module xil_defaultlib.eight_bit_adder
Compiling module xil_defaultlib.vedic
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {testbench_behav.log}"
Vivado Simulator 2014.1
Time resolution is 1 ps
$finish called at time : 15 ns : File "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v" Line 34
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'testbench_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 838.207 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1029.848 ; gain = 0.000
Restoring placement.
Restored 54 out of 54 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.055 ; gain = 456.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 04 10:35:14 2025...
