Coverage Report by instance with details

=================================================================================
=== Instance: /SPI_slave_top/slave_if
=== Design Unit: work.SPI_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top/slave_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                          MISO_ref           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                  rx_data_ref[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      rx_valid_ref           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /SPI_slave_top/DUT
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                      16        16         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_top/DUT/assert__received_address_p2
                     SPI_slave.sv(236)                  0          1
/SPI_slave_top/DUT/assert__received_address_p1
                     SPI_slave.sv(235)                  0          1
/SPI_slave_top/DUT/assert__counter_write_p
                     SPI_slave.sv(234)                  0          1
/SPI_slave_top/DUT/assert__counter_rst_p
                     SPI_slave.sv(233)                  0          1
/SPI_slave_top/DUT/assert__cs_p9
                     SPI_slave.sv(232)                  0          1
/SPI_slave_top/DUT/assert__cs_p8
                     SPI_slave.sv(231)                  0          1
/SPI_slave_top/DUT/assert__cs_p7
                     SPI_slave.sv(230)                  0          1
/SPI_slave_top/DUT/assert__cs_p6
                     SPI_slave.sv(229)                  0          1
/SPI_slave_top/DUT/assert__cs_p4
                     SPI_slave.sv(228)                  0          1
/SPI_slave_top/DUT/assert__cs_p3
                     SPI_slave.sv(227)                  0          1
/SPI_slave_top/DUT/assert__cs_p2
                     SPI_slave.sv(226)                  0          1
/SPI_slave_top/DUT/assert__cs_p1
                     SPI_slave.sv(225)                  0          1
/SPI_slave_top/DUT/assert__rx_valid_p
                     SPI_slave.sv(224)                  0          1
/SPI_slave_top/DUT/assert__read_seq_p
                     SPI_slave.sv(223)                  0          1
/SPI_slave_top/DUT/assert__write_seq_p
                     SPI_slave.sv(222)                  0          1
/SPI_slave_top/DUT/assert__rst_p
                     SPI_slave.sv(221)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        38         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    20                                      5359     Count coming in to IF
    20              1                        215         if (~rst_n) begin
    23              1                       5144         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    29                                     15029     Count coming in to CASE
    30              1                       2599             IDLE : begin
    36              1                       1992             CHK_CMD : begin
    50              1                       5062             WRITE : begin
    56              1                       2436             READ_ADD : begin
    62              1                       2939             READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    31                                      2599     Count coming in to IF
    31              1                       1157                 if (SS_n)
    33              1                       1442                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                      1992     Count coming in to IF
    39              1                       1992                 else begin
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      1992     Count coming in to IF
    40              1                       1046                     if (~MOSI)
    42              1                        946                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                       946     Count coming in to IF
    43              1                        678                         if (!received_address) 
    45              1                        268                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                      5062     Count coming in to IF
    51              1                        674                 if (SS_n)
    53              1                       4388                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                      2436     Count coming in to IF
    57              1                        272                 if (SS_n)
    59              1                       2164                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                      2939     Count coming in to IF
    63              1                        211                 if (SS_n)
    65              1                       2728                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                     20001     Count coming in to IF
    72              1                        215         if (~rst_n) begin 
    78              1                      19786         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    79                                     19786     Count coming in to CASE
    80              1                       1345                 IDLE : begin
    83              1                       1334                 CHK_CMD : begin
    86              1                       8549                 WRITE : begin
    95              1                       3404                 READ_ADD : begin
    105             1                       5154                 READ_DATA : begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                      8549     Count coming in to IF
    87              1                       7207                     if (counter > 0) begin
    91              1                       1342                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      3404     Count coming in to IF
    96              1                       2863                     if (counter > 0) begin
    100             1                        541                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                     5154     Count coming in to IF
    106             1                       2200                     if (tx_valid) begin
    116             1                       2954                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     2200     Count coming in to IF
    108             1                       1782                         if (counter > 0) begin
    112             1                        418                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                     2954     Count coming in to IF
    117             1                       2718                         if (counter > 0) begin
    122             1                        236                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_top/DUT --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       87 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       108 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             



Directive Coverage:
    Directives                      16        16         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_slave_top/DUT/cover__received_address_p2 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(253)
                                                                               412 Covered   
/SPI_slave_top/DUT/cover__received_address_p1 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(252)
                                                                               537 Covered   
/SPI_slave_top/DUT/cover__counter_write_p 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(251)
                                                                              14409 Covered   
/SPI_slave_top/DUT/cover__counter_rst_p  SLAVE  Verilog  SVA  SPI_slave.sv(250)
                                                                              1321 Covered   
/SPI_slave_top/DUT/cover__cs_p9          SLAVE  Verilog  SVA  SPI_slave.sv(249)
                                                                              4889 Covered   
/SPI_slave_top/DUT/cover__cs_p8          SLAVE  Verilog  SVA  SPI_slave.sv(248)
                                                                              3107 Covered   
/SPI_slave_top/DUT/cover__cs_p7          SLAVE  Verilog  SVA  SPI_slave.sv(247)
                                                                              7790 Covered   
/SPI_slave_top/DUT/cover__cs_p6          SLAVE  Verilog  SVA  SPI_slave.sv(246)
                                                                               297 Covered   
/SPI_slave_top/DUT/cover__cs_p4          SLAVE  Verilog  SVA  SPI_slave.sv(245)
                                                                               265 Covered   
/SPI_slave_top/DUT/cover__cs_p3          SLAVE  Verilog  SVA  SPI_slave.sv(244)
                                                                               759 Covered   
/SPI_slave_top/DUT/cover__cs_p2          SLAVE  Verilog  SVA  SPI_slave.sv(243)
                                                                              1334 Covered   
/SPI_slave_top/DUT/cover__cs_p1          SLAVE  Verilog  SVA  SPI_slave.sv(242)
                                                                              1132 Covered   
/SPI_slave_top/DUT/cover__rx_valid_p     SLAVE  Verilog  SVA  SPI_slave.sv(241)
                                                                               830 Covered   
/SPI_slave_top/DUT/cover__read_seq_p     SLAVE  Verilog  SVA  SPI_slave.sv(240)
                                                                               562 Covered   
/SPI_slave_top/DUT/cover__write_seq_p    SLAVE  Verilog  SVA  SPI_slave.sv(239)
                                                                               551 Covered   
/SPI_slave_top/DUT/cover__rst_p          SLAVE  Verilog  SVA  SPI_slave.sv(238)
                                                                               215 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_slave_top/DUT --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  30                IDLE                   0
  36             CHK_CMD                   1
  62           READ_DATA                   4
  56            READ_ADD                   3
  50               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                1359          
                 CHK_CMD                1345          
               READ_DATA                 531          
                READ_ADD                 599          
                   WRITE                1525          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  34                   0                1345          IDLE -> CHK_CMD               
  46                   1                 266          CHK_CMD -> READ_DATA          
  44                   2                 302          CHK_CMD -> READ_ADD           
  41                   3                 766          CHK_CMD -> WRITE              
  38                   4                  11          CHK_CMD -> IDLE               
  64                   5                 266          READ_DATA -> IDLE             
  58                   6                 302          READ_ADD -> IDLE              
  52                   7                 765          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      38        38         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                
    3                                                localparam IDLE      = 3'b000;
    4                                                localparam CHK_CMD   = 3'b001;
    5                                                localparam WRITE     = 3'b010;
    6                                                localparam READ_ADD  = 3'b011;
    7                                                localparam READ_DATA = 3'b100;
    8                                                
    9                                                input            MOSI, clk, rst_n, SS_n, tx_valid;
    10                                               input      [7:0] tx_data;
    11                                               output reg [9:0] rx_data;
    12                                               output reg       rx_valid, MISO;
    13                                               
    14                                               reg [3:0] counter;
    15                                               reg       received_address;
    16                                               
    17                                               reg [2:0] cs, ns;
    18                                               
    19              1                       5359     always @(posedge clk) begin
    20                                                   if (~rst_n) begin
    21              1                        215             cs <= IDLE;
    22                                                   end
    23                                                   else begin
    24              1                       5144             cs <= ns;
    25                                                   end
    26                                               end
    27                                               
    28              1                      15029     always @(*) begin
    29                                                   case (cs)
    30                                                       IDLE : begin
    31                                                           if (SS_n)
    32              1                       1157                     ns = IDLE;
    33                                                           else
    34              1                       1442                     ns = CHK_CMD;
    35                                                       end
    36                                                       CHK_CMD : begin
    37                                                           if (SS_n)
    38                                                               ns = IDLE;
    39                                                           else begin
    40                                                               if (~MOSI)
    41              1                       1046                         ns = WRITE;
    42                                                               else begin
    43                                                                   if (!received_address) 
    44              1                        678                             ns = READ_ADD; 
    45                                                                   else
    46              1                        268                             ns = READ_DATA;
    47                                                               end
    48                                                           end
    49                                                       end
    50                                                       WRITE : begin
    51                                                           if (SS_n)
    52              1                        674                     ns = IDLE;
    53                                                           else
    54              1                       4388                     ns = WRITE;
    55                                                       end
    56                                                       READ_ADD : begin
    57                                                           if (SS_n)
    58              1                        272                     ns = IDLE;
    59                                                           else
    60              1                       2164                     ns = READ_ADD;
    61                                                       end
    62                                                       READ_DATA : begin
    63                                                           if (SS_n)
    64              1                        211                     ns = IDLE;
    65                                                           else
    66              1                       2728                     ns = READ_DATA;
    67                                                       end
    68                                                   endcase
    69                                               end
    70                                               
    71              1                      20001     always @(posedge clk) begin
    72                                                   if (~rst_n) begin 
    73              1                        215             rx_data <= 0;
    74              1                        215             rx_valid <= 0;
    75              1                        215             received_address <= 0;
    76              1                        215             MISO <= 0;
    77                                                   end
    78                                                   else begin
    79                                                       case (cs)
    80                                                           IDLE : begin
    81              1                       1345                     rx_valid <= 0;
    82                                                           end
    83                                                           CHK_CMD : begin
    84              1                       1334                     counter <= 10;      
    85                                                           end
    86                                                           WRITE : begin
    87                                                               if (counter > 0) begin
    88              1                       7207                         rx_data[counter-1] <= MOSI;
    89              1                       7207                         counter <= counter - 1;
    90                                                               end
    91                                                               else begin
    92              1                       1342                         rx_valid <= 1;
    93                                                               end
    94                                                           end
    95                                                           READ_ADD : begin
    96                                                               if (counter > 0) begin
    97              1                       2863                         rx_data[counter-1] <= MOSI;
    98              1                       2863                         counter <= counter - 1;
    99                                                               end
    100                                                              else begin
    101             1                        541                         rx_valid <= 1;
    102             1                        541                         received_address <= 1;
    103                                                              end
    104                                                          end
    105                                                          READ_DATA : begin
    106                                                              if (tx_valid) begin
    107             1                       2200                         rx_valid <= 0;
    108                                                                  if (counter > 0) begin
    109             1                       1782                             MISO <= tx_data[counter-1];
    110             1                       1782                             counter <= counter - 1;
    111                                                                  end
    112                                                                  else begin
    113             1                        418                             received_address <= 0;
    114                                                                  end
    115                                                              end
    116                                                              else begin
    117                                                                  if (counter > 0) begin
    118             1                       2718                             rx_data[counter-1] <= MOSI;
    119             1                       2718                             counter <= counter - 1;
    120             1                       2718                             rx_valid <= 0;
    121                                                                  end
    122                                                                  else begin
    123             1                        236                             rx_valid <= 1;
    124             1                        236                             counter <= 9;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[0-3]           1           1      100.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                  received_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /SPI_slave_top/GOLDEN
=== Design Unit: work.SLAVE_golden_model
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        46        44         2    95.65%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_top/GOLDEN

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_golden_model.v
------------------------------------IF Branch------------------------------------
    19                                      5359     Count coming in to IF
    19              1                        215         if(~rst_n) cs <= IDLE;
    20              1                       5144         else cs <= ns;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    24                                     15054     Count coming in to CASE
    25              1                       2599         IDLE: begin
    29              1                       1992         CHK_CMD: begin
    39              1                       5062         WRITE: begin
    43              1                       2436         READ_ADD: begin
    47              1                       2964         READ_DATA: begin
    51              1                          1         default: ns = IDLE;
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    26                                      2599     Count coming in to IF
    26              1                       1442             if(~SS_n) ns = CHK_CMD;
    27              1                       1157             else ns = IDLE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      1992     Count coming in to IF
    30              1                    ***0***             if(SS_n) ns = IDLE;
    31              1                       1992             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                      1992     Count coming in to IF
    32              1                       1046                 if(~MOSI) ns = WRITE;
    33              1                        946                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                       946     Count coming in to IF
    34              1                        268                     if(rx_type) ns = READ_DATA;
    35              1                        678                     else ns = READ_ADD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                      5062     Count coming in to IF
    40              1                        674             if(SS_n) ns = IDLE;
    41              1                       4388             else ns = WRITE;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                      2436     Count coming in to IF
    44              1                        272             if(SS_n) ns = IDLE;
    45              1                       2164             else ns = READ_ADD;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                      2964     Count coming in to IF
    48              1                        211             if(SS_n) ns = IDLE;
    49              1                       2753             else ns = READ_DATA;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     20001     Count coming in to IF
    56              1                        215         if(~rst_n) begin
    63              1                      19786         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    64                                     19786     Count coming in to CASE
    65              1                       1345             IDLE: rx_valid <= 0;
    66              1                       1334             CHK_CMD: cnt <= 0;
    67              1                       8549             WRITE: begin
    72              1                       3404             READ_ADD: begin
    80              1                       5154             READ_DATA: begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    69                                      8549     Count coming in to IF
    69              1                       7207                     if (cnt < 10) rx_data[9-cnt] <= MOSI;
                                            1342     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    70                                      8549     Count coming in to IF
    70              1                        674                 if (cnt == 10) rx_valid <= 1;
                                            7875     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                      3404     Count coming in to IF
    74              1                       2863                     if (cnt < 10) rx_data[9-cnt] <= MOSI;
                                             541     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                      3404     Count coming in to IF
    75              1                        272                 if (cnt == 10) begin
                                            3132     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                      5154     Count coming in to IF
    81              1                       2954                 if(!tx_valid) begin
    90              1                       2200                 else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      2954     Count coming in to IF
    83              1                       2718                     if (cnt < 10) rx_data[9-cnt] <= MOSI;
    84              1                        236                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                      2954     Count coming in to IF
    87              1                        236                     if (cnt == 10) cnt <= 1;
                                            2718     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                      2200     Count coming in to IF
    93              1                       1782                     if (cnt >= 2 && cnt <= 9) MISO <= tx_data[9 - cnt];
    94              1                        418                     else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         7         1    87.50%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_top/GOLDEN --

  File SPI_slave_golden_model.v
----------------Focused Condition View-------------------
Line       69 Item    1  (cnt < 10)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (cnt < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt < 10)_0          -                             
  Row   2:          1  (cnt < 10)_1          -                             

----------------Focused Condition View-------------------
Line       70 Item    1  (cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (cnt == 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt == 10)_0         -                             
  Row   2:          1  (cnt == 10)_1         -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (cnt < 10)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (cnt < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt < 10)_0          -                             
  Row   2:          1  (cnt < 10)_1          -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (cnt == 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt == 10)_0         -                             
  Row   2:          1  (cnt == 10)_1         -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (cnt < 10)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (cnt < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt < 10)_0          -                             
  Row   2:          1  (cnt < 10)_1          -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (cnt == 10)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (cnt == 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt == 10)_0         -                             
  Row   2:          1  (cnt == 10)_1         -                             

----------------Focused Condition View-------------------
Line       93 Item    1  ((cnt >= 2) && (cnt <= 9))
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (cnt >= 2)         N  '_0' not hit             Hit '_0'
  (cnt <= 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (cnt >= 2)_0          -                             
  Row   2:          1  (cnt >= 2)_1          (cnt <= 9)                    
  Row   3:          1  (cnt <= 9)_0          (cnt >= 2)                    
  Row   4:          1  (cnt <= 9)_1          (cnt >= 2)                    


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      1         1         0   100.00%

================================Expression Details================================

Expression Coverage for instance /SPI_slave_top/GOLDEN --

  File SPI_slave_golden_model.v
----------------Focused Expression View-----------------
Line       88 Item    1  (cnt == 10)
Expression totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (cnt == 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cnt == 10)_0         -                             
  Row   2:          1  (cnt == 10)_1         -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_slave_top/GOLDEN --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  25                IDLE                   0
  29             CHK_CMD                   1
  43            READ_ADD                   3
  47           READ_DATA                   4
  39               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                1359          
                 CHK_CMD                1345          
                READ_ADD                 599          
               READ_DATA                 531          
                   WRITE                1525          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  26                   0                1345          IDLE -> CHK_CMD               
  35                   1                 302          CHK_CMD -> READ_ADD           
  34                   2                 266          CHK_CMD -> READ_DATA          
  32                   3                 766          CHK_CMD -> WRITE              
  30                   4                  11          CHK_CMD -> IDLE               
  44                   5                 302          READ_ADD -> IDLE              
  48                   6                 266          READ_DATA -> IDLE             
  40                   7                 765          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        40         1    97.56%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_top/GOLDEN --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_golden_model.v
    1                                                module SLAVE_golden_model (
    2                                                    input clk, rst_n, SS_n, MOSI, tx_valid, 
    3                                                    input[7:0] tx_data,
    4                                                    output reg MISO, rx_valid,
    5                                                    output reg[9:0] rx_data
    6                                                );
    7                                                parameter IDLE = 3'b000;
    8                                                parameter CHK_CMD = 3'b001;
    9                                                parameter WRITE = 3'b010;
    10                                               parameter READ_ADD = 3'b011;
    11                                               parameter READ_DATA = 3'b100;
    12                                               
    13                                               // (* fsm_encoding = "gray" *) 
    14                                               reg[2:0] cs, ns; 
    15                                               reg rx_type;
    16                                               reg[4:0] cnt;
    17                                               
    18              1                       5359     always @(posedge clk) begin
    19              1                        215         if(~rst_n) cs <= IDLE;
    20              1                       5144         else cs <= ns;
    21                                               end
    22                                               
    23              1                      15054     always @(*) begin
    24                                                   case(cs) 
    25                                                   IDLE: begin
    26              1                       1442             if(~SS_n) ns = CHK_CMD;
    27              1                       1157             else ns = IDLE;
    28                                                   end
    29                                                   CHK_CMD: begin
    30              1                    ***0***             if(SS_n) ns = IDLE;
    31                                                       else begin
    32              1                       1046                 if(~MOSI) ns = WRITE;
    33                                                           else begin
    34              1                        268                     if(rx_type) ns = READ_DATA;
    35              1                        678                     else ns = READ_ADD;
    36                                                           end
    37                                                       end
    38                                                   end
    39                                                   WRITE: begin
    40              1                        674             if(SS_n) ns = IDLE;
    41              1                       4388             else ns = WRITE;
    42                                                   end
    43                                                   READ_ADD: begin
    44              1                        272             if(SS_n) ns = IDLE;
    45              1                       2164             else ns = READ_ADD;
    46                                                   end
    47                                                   READ_DATA: begin
    48              1                        211             if(SS_n) ns = IDLE;
    49              1                       2753             else ns = READ_DATA;
    50                                                   end
    51              1                          1         default: ns = IDLE;
    52                                                   endcase
    53                                               end
    54                                               
    55              1                      20001     always @(posedge clk) begin
    56                                                   if(~rst_n) begin
    57              1                        215             MISO <= 0;
    58              1                        215             rx_type <= 0;
    59              1                        215             rx_valid <= 0;
    60              1                        215             rx_data <= 0;
    61              1                        215             cnt <= 0;
    62                                                   end
    63                                                   else begin
    64                                                       case(cs)
    65              1                       1345             IDLE: rx_valid <= 0;
    66              1                       1334             CHK_CMD: cnt <= 0;
    67                                                       WRITE: begin
    68              1                       8549                 cnt <= cnt + 1;
    69              1                       7207                     if (cnt < 10) rx_data[9-cnt] <= MOSI;
    70              1                        674                 if (cnt == 10) rx_valid <= 1;
    71                                                       end
    72                                                       READ_ADD: begin
    73              1                       3404                 cnt <= cnt + 1;
    74              1                       2863                     if (cnt < 10) rx_data[9-cnt] <= MOSI;
    75                                                           if (cnt == 10) begin
    76              1                        272                     rx_valid <= 1;
    77              1                        272                     rx_type <= 1;
    78                                                           end
    79                                                       end
    80                                                       READ_DATA: begin
    81                                                           if(!tx_valid) begin
    82              1                       2954                     cnt <= cnt + 1;
    83              1                       2718                     if (cnt < 10) rx_data[9-cnt] <= MOSI;
    84                                                               else begin
    85              1                        236                         rx_type <= 0;
    86                                                               end
    87              1                        236                     if (cnt == 10) cnt <= 1;
    88              1                       2954                     rx_valid <= (cnt == 10);
    89                                                           end
    90                                                           else begin
    91              1                       2200                     rx_valid <= 0;
    92              1                       2200                     cnt <= cnt + 1;
    93              1                       1782                     if (cnt >= 2 && cnt <= 9) MISO <= tx_data[9 - cnt];
    94                                                               else begin
    95              1                        418                         rx_type <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        72         2    97.29%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top/GOLDEN --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                          cnt[0-3]           1           1      100.00 
                                            cnt[4]           0           0        0.00 
                                           cs[0-2]           1           1      100.00 
                                           ns[0-2]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                           rx_type           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         36 
Untoggled Node Count =          1 

Toggle Coverage      =      97.29% (72 of 74 bins)

=================================================================================
=== Instance: /SPI_slave_top
=== Design Unit: work.SPI_slave_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_top.sv
    5                                                module SPI_slave_top ();
    6                                                bit clk;
    7                                                initial begin
    8               1                          1         clk=0;
    9               1                          1         forever begin
    10              1                      40003             #1 clk=~clk;
    10              2                      40002     
    11                                                   end
    12                                               end
    13                                               
    14                                               SPI_slave_if slave_if(clk);
    15                                               
    16                                               SLAVE DUT(
    17                                                   .clk(clk), .rst_n(slave_if.rst_n), .SS_n(slave_if.SS_n),
    18                                                   .tx_valid(slave_if.tx_valid),.tx_data(slave_if.tx_data), .MOSI(slave_if.MOSI), 
    19                                                   .rx_data(slave_if.rx_data), .rx_valid(slave_if.rx_valid), .MISO(slave_if.MISO)
    20                                               );
    21                                               
    22                                               SLAVE_golden_model GOLDEN(
    23                                                   .clk(clk), .rst_n(slave_if.rst_n), .SS_n(slave_if.SS_n),
    24                                                   .tx_valid(slave_if.tx_valid),.tx_data(slave_if.tx_data), .MOSI(slave_if.MOSI), 
    25                                                   .rx_data(slave_if.rx_data_ref), .rx_valid(slave_if.rx_valid_ref), .MISO(slave_if.MISO_ref)
    26                                               );
    27                                               
    28                                               initial begin
    29              1                          1         uvm_config_db#(virtual SPI_slave_if)::set(null,"uvm_test_top","SLAVE_IF",slave_if);
    30              1                          1         run_test("SPI_slave_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_slave_seq_item_pkg
=== Design Unit: work.SPI_slave_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        11         8    57.89%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      20001     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
                                           20001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
    6               4                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                      20001     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
                                           20001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    66                                     20000     Count coming in to IF
    66              1                       1359             if(count==0) MOSI_array.rand_mode(1);
    67              1                      18641     		else MOSI_array.rand_mode(0);     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    69                                     20000     Count coming in to IF
    69              1                        237             if(MOSI_array[10:8] == 3'b111 && count == 12) tx_data.rand_mode(1);
    70              1                      19763             else tx_data.rand_mode(0);
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                     20000     Count coming in to IF
    75              1                       1358             if(SS_n || !rst_n) count = 0;
    76              1                      18642             else count++;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                     20000     Count coming in to IF
    77              1                        214             if(!rst_n) state = 0;
    78              1                       1144             else if(count == 0) state++;
                                           18642     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         6         2    75.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_seq_item_pkg --

  File SPI_slave_seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             

----------------Focused Condition View-------------------
Line       69 Item    1  ((this.MOSI_array[10:8] == 7) && (this.count == 12))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (this.MOSI_array[10:8] == 7)         Y
            (this.count == 12)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (this.MOSI_array[10:8] == 7)_0  -                             
  Row   2:          1  (this.MOSI_array[10:8] == 7)_1  (this.count == 12)            
  Row   3:          1  (this.count == 12)_0            (this.MOSI_array[10:8] == 7)  
  Row   4:          1  (this.count == 12)_1            (this.MOSI_array[10:8] == 7)  

----------------Focused Condition View-------------------
Line       75 Item    1  (this.SS_n || ~this.rst_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   this.SS_n         Y
  this.rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.SS_n_0           this.rst_n                    
  Row   2:          1  this.SS_n_1           -                             
  Row   3:          1  this.rst_n_0          ~this.SS_n                    
  Row   4:          1  this.rst_n_1          ~this.SS_n                    

----------------Focused Condition View-------------------
Line       78 Item    1  (this.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.count == 0)_0   -                             
  Row   2:          1  (this.count == 0)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        11        10    52.38%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
    1                                                package SPI_slave_seq_item_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                class SPI_slave_seq_item extends uvm_sequence_item;
    6               1                    ***0***         `uvm_object_utils(SPI_slave_seq_item);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                      20001     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                      20001     
    6              10                    ***0***     
    7                                                    rand logic rst_n, MOSI, SS_n, tx_valid;
    8                                                    rand logic [7:0] tx_data;
    9                                                    logic [9:0] rx_data, rx_data_ref;
    10                                                   logic rx_valid, rx_valid_ref, MISO, MISO_ref; 
    11                                               
    12                                                   rand bit [10:0] MOSI_array;
    13                                                   static bit [1:0] state = 2'b00;
    14                                                   int count;
    15                                               
    16                                                   function new(string name = "SPI_slave_seq_item");
    17              1                      40006             super.new(name);
    18                                                   endfunction
    19                                               
    20                                                   function string convert2string();
    21              1                    ***0***             return $sformatf("%s rst_n = 0b%0b , MOSI = 0b%0b , SS_n = 0b%0b , tx_valid = 0b%0b , MISO = 0b%0b , tx_data = 0x%02h , rx_valid = 0b%0b , rx_data = 0x%03h",
    22                                                           super.convert2string(), rst_n, MOSI, SS_n, tx_valid, tx_data, MISO, rx_valid, rx_data);
    23                                                   endfunction
    24                                               
    25                                                   function string convert2string_stimulus();
    26              1                    ***0***             return $sformatf("%s rst_n = 0b%0b , MOSI = 0b%0b , SS_n = 0b%0b , tx_valid = 0b%0b , tx_data = 0x%02h",
    27                                                           super.convert2string(), rst_n, MOSI, SS_n, tx_valid, tx_data);
    28                                                   endfunction
    29                                               
    30                                                   // SLAVE_1
    31                                                   constraint rst_n_const{
    32                                                       rst_n dist {0:/1, 1:/99};
    33                                                   }
    34                                               
    35                                                   // SLAVE_2
    36                                                   constraint SS_n_const{
    37                                                       if(MOSI_array[10:8] == 3'b111){
    38                                                           if(count == 23) SS_n == 1;
    39                                                           else SS_n == 0;
    40                                                       }
    41                                                       else{
    42                                                           if(count == 13) SS_n == 1;
    43                                                           else SS_n == 0;
    44                                                       }
    45                                                   }
    46                                               
    47                                                   // SLAVE_3
    48                                                   constraint MOSI_array_const{
    49                                                       MOSI_array[10] == state[1];
    50                                                       MOSI_array[9:8] == state;
    51                                                   }
    52                                               
    53                                                   // SLAVE_4
    54                                                   constraint MOSI_const{
    55                                                      if (count > 0 && count < 12) MOSI == MOSI_array[11 - count];
    56                                                   }
    57                                               
    58                                                   // SLAVE_5
    59                                                   constraint tx_valid_const{
    60                                                       if(MOSI_array[10:8] == 3'b111 && count > 13 && count < 24) tx_valid == 1;
    61                                                       else tx_valid == 0;
    62                                                   }
    63                                               
    64                                               
    65                                                   function void pre_randomize();
    66              1                       1359             if(count==0) MOSI_array.rand_mode(1);
    67              1                      18641     		else MOSI_array.rand_mode(0);     
    68                                               
    69              1                        237             if(MOSI_array[10:8] == 3'b111 && count == 12) tx_data.rand_mode(1);
    70              1                      19763             else tx_data.rand_mode(0);
    71                                               
    72                                                   endfunction
    73                                               
    74                                                   function void post_randomize();
    75              1                       1358             if(SS_n || !rst_n) count = 0;
    76              1                      18642             else count++;
    77              1                        214             if(!rst_n) state = 0;
    78              1                       1144             else if(count == 0) state++;


=================================================================================
=== Instance: /SPI_slave_main_sequence_pkg
=== Design Unit: work.SPI_slave_main_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_main_sequence_pkg/SPI_slave_main_sequence/body/#ublk#72416919#17/immed__19
                     SPI_slave_main_sequence.sv(19)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_main_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_main_sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
    7               4                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_main_sequence_pkg --

  File SPI_slave_main_sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_main_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_main_sequence.sv
    1                                                package SPI_slave_main_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_slave_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_main_sequence extends uvm_sequence #(SPI_slave_seq_item);
    7               1                    ***0***         `uvm_object_utils(SPI_slave_main_sequence);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                    SPI_slave_seq_item seq_item;
    10                                               
    11                                                   function new(string name = "SPI_slave_main_sequence");
    12              1                          1             super.new(name);
    13                                                   endfunction
    14                                               
    15                                                   task body;
    16              1                          1             seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    17              1                      20000             repeat(20000) begin
    18              1                      20000                 start_item(seq_item);
    19                                                           assert(seq_item.randomize());        
    20              1                      20000                 finish_item(seq_item);


=================================================================================
=== Instance: /SPI_slave_reset_sequence_pkg
=== Design Unit: work.SPI_slave_reset_sequence_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_reset_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_reset_sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
    7               4                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_reset_sequence_pkg --

  File SPI_slave_reset_sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        11         8    57.89%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_reset_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_reset_sequence.sv
    1                                                package SPI_slave_reset_sequence_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_slave_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_reset_sequence extends uvm_sequence #(SPI_slave_seq_item);
    7               1                    ***0***         `uvm_object_utils(SPI_slave_reset_sequence);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                    SPI_slave_seq_item seq_item;
    10                                               
    11                                                   function new(string name = "SPI_slave_reset_sequence");
    12              1                          1             super.new(name);
    13                                                   endfunction
    14                                               
    15                                                   task body;
    16              1                          1             seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    17              1                          1             start_item(seq_item);
    18              1                          1             seq_item.rst_n = 0;
    19              1                          1             seq_item.SS_n = 0;
    20              1                          1             seq_item.MOSI = 0;
    21              1                          1             seq_item.tx_valid = 0;
    22              1                          1             seq_item.tx_data = 0;
    23              1                          1             finish_item(seq_item);


=================================================================================
=== Instance: /SPI_slave_config_pkg
=== Design Unit: work.SPI_slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***         `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***         `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***         `uvm_object_utils(SPI_slave_config);
    6               4                    ***0***         `uvm_object_utils(SPI_slave_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***         `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***         `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_config_pkg --

  File SPI_slave_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
    1                                                package SPI_slave_config_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                class SPI_slave_config extends uvm_object;
    6               1                    ***0***         `uvm_object_utils(SPI_slave_config);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                    virtual SPI_slave_if slave_if;
    9                                                    uvm_active_passive_enum is_active;
    10                                               
    11                                                   function new(string name = "SPI_slave_config");
    12              1                          1             super.new(name);


=================================================================================
=== Instance: /SPI_slave_sequencer_pkg
=== Design Unit: work.SPI_slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_sequencer.sv
    1                                                package SPI_slave_sequencer_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_slave_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_sequencer extends uvm_sequencer #(SPI_slave_seq_item);
    7               1                    ***0***         `uvm_component_utils(SPI_slave_sequencer);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    function new(string name = "SPI_slave_sequencer", uvm_component parent = null);
    10              1                          1             super.new(name, parent);


=================================================================================
=== Instance: /SPI_slave_monitor_pkg
=== Design Unit: work.SPI_slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
------------------------------------IF Branch------------------------------------
    39                                     20001     Count coming in to IF
    39              1                    ***0***                 `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
                                           20001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
    1                                                package SPI_slave_monitor_pkg;
    2                                                import SPI_slave_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_monitor extends uvm_monitor;
    7               1                    ***0***         `uvm_component_utils(SPI_slave_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    SPI_slave_seq_item rsp_seq_item;
    10                                                   virtual SPI_slave_if slave_if;
    11                                                   uvm_analysis_port #(SPI_slave_seq_item) mon_ap;
    12                                               
    13                                                   function new(string name = "SPI_slave_monitor", uvm_component parent = null);
    14              1                          1             super.new(name, parent);
    15                                                   endfunction
    16                                               
    17                                                   function void build_phase(uvm_phase phase);
    18              1                          1             super.build_phase(phase);
    19              1                          1             mon_ap = new("mon_ap", this);
    20                                                   endfunction
    21                                               
    22                                                   task run_phase(uvm_phase phase);
    23              1                          1             super.run_phase(phase);
    24              1                          1             forever begin
    25              1                      20002                 rsp_seq_item = SPI_slave_seq_item::type_id::create("rsp_seq_item");
    26              1                      20002                 @(negedge slave_if.clk);
    27              1                      20001                 rsp_seq_item.rst_n = slave_if.rst_n;
    28              1                      20001                 rsp_seq_item.SS_n = slave_if.SS_n;
    29              1                      20001                 rsp_seq_item.MOSI  = slave_if.MOSI;
    30              1                      20001                 rsp_seq_item.tx_valid = slave_if.tx_valid;
    31              1                      20001                 rsp_seq_item.tx_data = slave_if.tx_data;
    32              1                      20001                 rsp_seq_item.rx_valid = slave_if.rx_valid;
    33              1                      20001                 rsp_seq_item.rx_data = slave_if.rx_data;
    34              1                      20001                 rsp_seq_item.MISO = slave_if.MISO;
    35              1                      20001                 rsp_seq_item.rx_valid_ref = slave_if.rx_valid_ref;
    36              1                      20001                 rsp_seq_item.rx_data_ref = slave_if.rx_data_ref;
    37              1                      20001                 rsp_seq_item.MISO_ref = slave_if.MISO_ref;
    38              1                      20001                 mon_ap.write(rsp_seq_item);
    39              1                    ***0***                 `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_driver_pkg
=== Design Unit: work.SPI_slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
------------------------------------IF Branch------------------------------------
    28                                     20001     Count coming in to IF
    28              1                    ***0***                 `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);
                                           20001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
    1                                                package SPI_slave_driver_pkg;
    2                                                import uvm_pkg::*;
    3                                                import SPI_slave_seq_item_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_driver extends uvm_driver #(SPI_slave_seq_item);
    7               1                    ***0***         `uvm_component_utils(SPI_slave_driver);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    virtual SPI_slave_if slave_if;
    10                                                   SPI_slave_seq_item stim_seq_item;
    11                                               
    12                                                   function new(string name = "SPI_slave_driver", uvm_component parent = null);
    13              1                          1             super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   task run_phase(uvm_phase phase);
    17              1                          1             super.run_phase(phase);
    18              1                          1             forever begin
    19              1                      20002                 stim_seq_item = SPI_slave_seq_item::type_id::create("stim_seq_item");
    20              1                      20002                 seq_item_port.get_next_item(stim_seq_item);
    21              1                      20001                 slave_if.rst_n = stim_seq_item.rst_n;
    22              1                      20001                 slave_if.SS_n = stim_seq_item.SS_n;
    23              1                      20001                 slave_if.tx_valid = stim_seq_item.tx_valid;
    24              1                      20001                 slave_if.tx_data = stim_seq_item.tx_data;
    25              1                      20001                 slave_if.MOSI = stim_seq_item.MOSI;
    26              1                      20001                 @(negedge slave_if.clk);
    27              1                      20001                 seq_item_port.item_done();
    28              1                    ***0***                 `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH);


=================================================================================
=== Instance: /SPI_slave_agent_pkg
=== Design Unit: work.SPI_slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***             if(!uvm_config_db#(SPI_slave_config)::get(this,"","CFG_SLAVE",slave_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***                 `uvm_fatal("build_phase","Agent - unable to get configuration object");  
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                          1             if(slave_cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                          1             if(slave_cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
    1                                                package SPI_slave_agent_pkg;
    2                                                import SPI_slave_seq_item_pkg::*;
    3                                                import SPI_slave_driver_pkg::*;
    4                                                import SPI_slave_monitor_pkg::*;
    5                                                import SPI_slave_sequencer_pkg::*;
    6                                                import SPI_slave_config_pkg::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                
    10                                               class SPI_slave_agent extends uvm_agent;
    11              1                    ***0***         `uvm_component_utils(SPI_slave_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                   SPI_slave_driver driver;
    14                                                   SPI_slave_monitor monitor;
    15                                                   SPI_slave_sequencer sqr;
    16                                                   SPI_slave_config slave_cfg;
    17                                                   uvm_analysis_port #(SPI_slave_seq_item) agt_ap;
    18                                               
    19                                                   function  new(string name = "SPI_slave_agent" , uvm_component parent = null);
    20              1                          1             super.new(name,parent);
    21                                                   endfunction
    22                                               
    23                                                   function void build_phase(uvm_phase phase);
    24              1                          1             super.build_phase(phase);
    25                                                       if(!uvm_config_db#(SPI_slave_config)::get(this,"","CFG_SLAVE",slave_cfg))
    26              1                    ***0***                 `uvm_fatal("build_phase","Agent - unable to get configuration object");  
    27                                                       
    28                                                       if(slave_cfg.is_active == UVM_ACTIVE) begin
    29              1                          1                 driver = SPI_slave_driver::type_id::create("driver",this);
    30              1                          1                 sqr = SPI_slave_sequencer::type_id::create("sqr",this);  
    31                                                       end
    32              1                          1             monitor = SPI_slave_monitor::type_id::create("monitor",this);
    33              1                          1             agt_ap = new("agt_ap",this);
    34                                                   endfunction
    35                                               
    36                                                   function void connect_phase(uvm_phase phase);
    37              1                          1             super.connect_phase(phase);
    38                                                       if(slave_cfg.is_active == UVM_ACTIVE) begin
    39              1                          1                 driver.slave_if = slave_cfg.slave_if;
    40              1                          1                 driver.seq_item_port.connect(sqr.seq_item_export);          
    41                                                       end
    42              1                          1             monitor.slave_if = slave_cfg.slave_if;
    43              1                          1             monitor.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /SPI_slave_coverage_pkg
=== Design Unit: work.SPI_slave_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         21        21         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_coverage_pkg/SPI_slave_coverage/covgrp 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    21         21          -                      
    missing/total bins:                                     0         21          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                              91.66%        100          -    Uncovered            
        covered/total bins:                                11         12          -                      
        missing/total bins:                                 1         12          -                      
        % Hit:                                         91.66%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross SS_n_MOSI_cr                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_coverage_pkg::SPI_slave_coverage::covgrp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    21         21          -                      
    missing/total bins:                                     0         21          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_data_all_values[0]                        6202          1          -    Covered              
        bin rx_data_all_values[1]                        4298          1          -    Covered              
        bin rx_data_all_values[2]                        5314          1          -    Covered              
        bin rx_data_all_values[3]                        4187          1          -    Covered              
        bin rx_data_trans[0=>1]                           344          1          -    Covered              
        bin rx_data_trans[1=>3]                           297          1          -    Covered              
        bin rx_data_trans[1=>0]                           149          1          -    Covered              
        bin rx_data_trans[2=>3]                           259          1          -    Covered              
        bin rx_data_trans[2=>0]                           150          1          -    Covered              
        bin rx_data_trans[3=>1]                           102          1          -    Covered              
        bin rx_data_trans[3=>2]                           409          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_trans                                  774          1          -    Covered              
        bin extended_trans                                224          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                2946          1          -    Covered              
        bin write_data                                   2541          1          -    Covered              
        bin read_address                                 2470          1          -    Covered              
        bin read_data                                    2672          1          -    Covered              
    Cross SS_n_MOSI_cr                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <extended_trans,read_data>                 26          1          -    Covered              
            bin <normal_trans,read_address>               107          1          -    Covered              
            bin <normal_trans,write_data>                  99          1          -    Covered              
            bin <normal_trans,write_address>              104          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin not_r_data_ext4                     82                     -    Occurred             
            ignore_bin not_r_data_ext3                     27                     -    Occurred             
            ignore_bin not_r_data_ext2                     36                     -    Occurred             
            ignore_bin not_r_data_ext1                     22                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_coverage.sv
    1                                                package SPI_slave_coverage_pkg;
    2                                                import SPI_slave_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_coverage extends  uvm_scoreboard;
    7               1                    ***0***         `uvm_component_utils(SPI_slave_coverage);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    uvm_analysis_export #(SPI_slave_seq_item) cov_export;
    10                                                   uvm_tlm_analysis_fifo #(SPI_slave_seq_item) cov_fifo;
    11                                                   SPI_slave_seq_item seq_item_cov;
    12                                               
    13                                                   covergroup covgrp;
    14                                               
    15                                                       rx_data_cp: coverpoint seq_item_cov.rx_data[9:8] {
    16                                                           bins rx_data_all_values[] = {[0:3]}; 
    17                                                           bins rx_data_trans[] = (0 => 1), (1 => 3), (1 => 0), (0 => 2),
    18                                                                                  (2 => 3), (2 => 0), (3 => 1), (3 => 2);
    19                                                       }
    20                                               
    21                                                       SS_n_cp: coverpoint seq_item_cov.SS_n {
    22                                                           bins normal_trans = (1 => 0[*13] => 1);
    23                                                           bins extended_trans = (1 => 0[*23] => 1);
    24                                                       }
    25                                               
    26                                                       MOSI_cp: coverpoint seq_item_cov.MOSI{
    27                                                           bins write_address = (0 => 0 => 0);
    28                                                           bins write_data    = (0 => 0 => 1);
    29                                                           bins read_address  = (1 => 1 => 0);
    30                                                           bins read_data     = (1 => 1 => 1);
    31                                                       }
    32                                               
    33                                                       SS_n_MOSI_cr: cross SS_n_cp, MOSI_cp{
    34                                                           ignore_bins not_r_data_ext1 = binsof(MOSI_cp.write_address) && binsof(SS_n_cp.extended_trans);
    35                                                           ignore_bins not_r_data_ext2 = binsof(MOSI_cp.write_data) && binsof(SS_n_cp.extended_trans);
    36                                                           ignore_bins not_r_data_ext3 = binsof(MOSI_cp.read_address) && binsof(SS_n_cp.extended_trans);
    37                                                           ignore_bins not_r_data_ext4 = binsof(MOSI_cp.read_data) && binsof(SS_n_cp.normal_trans);
    38                                                       }
    39                                                   endgroup
    40                                               
    41                                                   function new(string name = "SPI_slave_coverage", uvm_component parent = null);
    42              1                          1             super.new(name, parent);
    43              1                          1             covgrp = new;
    44                                                   endfunction
    45                                               
    46                                                   function void build_phase(uvm_phase phase);
    47              1                          1             super.build_phase(phase);
    48              1                          1             cov_export = new("cov_export", this);
    49              1                          1             cov_fifo = new("cov_fifo", this);
    50                                                   endfunction
    51                                               
    52                                                   function void connect_phase(uvm_phase phase);
    53              1                          1             super.connect_phase(phase);
    54              1                          1             cov_export.connect(cov_fifo.analysis_export);
    55                                                   endfunction
    56                                               
    57                                                   task run_phase(uvm_phase phase);
    58              1                          1             super.run_phase(phase);
    59              1                          1             forever begin
    60              1                      20002                 cov_fifo.get(seq_item_cov);
    61              1                      20001                 covgrp.sample();


=================================================================================
=== Instance: /SPI_slave_scoreboard_pkg
=== Design Unit: work.SPI_slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        10        16    38.46%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    39                                     20001     Count coming in to IF
    39              1                    ***0***                 if (seq_item_sb.rx_data != seq_item_sb.rx_data_ref) begin
    43              1                      20001                 else rx_data_correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***                     `uvm_error("run_phase", $sformatf("Comparsion of rx_data failed, DUT:%s While rx_data_ref = %h", seq_item_sb.convert2string(), seq_item_sb.rx_data_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    45                                     20001     Count coming in to IF
    45              1                    ***0***                 if (seq_item_sb.rx_valid != seq_item_sb.rx_valid_ref) begin
    49              1                      20001                 else rx_valid_correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              1                    ***0***                     `uvm_error("run_phase", $sformatf("comparsion of rx_valid failed, DUT:%s While rx_valid_ref = %b", seq_item_sb.convert2string(), seq_item_sb.rx_valid_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                     20001     Count coming in to IF
    51              1                    ***0***                 if (seq_item_sb.MISO != seq_item_sb.MISO_ref) begin
    55              1                      20001                 else MISO_correct_count++;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     `uvm_error("run_phase", $sformatf("comparsion of MISO failed, DUT:%s While MISO_ref = %b", seq_item_sb.convert2string(), seq_item_sb.MISO_ref));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                         1     Count coming in to IF
    61              1                          1             `uvm_info("report_phase", "SPI SLAVE SCOREBOARD", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1             `uvm_info("report_phase", $sformatf("Total successful rx_data: %d", rx_data_correct_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                          1             `uvm_info("report_phase", $sformatf("Total failed rx_data: %d", rx_data_error_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1             `uvm_info("report_phase", $sformatf("Total successful rx_valid: %d", rx_valid_correct_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                         1     Count coming in to IF
    65              1                          1             `uvm_info("report_phase", $sformatf("Total failed rx_valid: %d", rx_valid_error_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    66                                         1     Count coming in to IF
    66              1                          1             `uvm_info("report_phase", $sformatf("Total successful MISO: %d", MISO_correct_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                         1     Count coming in to IF
    67              1                          1             `uvm_info("report_phase", $sformatf("Total failed MISO: %d", MISO_error_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_scoreboard_pkg --

  File SPI_slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       39 Item    1  (this.seq_item_sb.rx_data != this.seq_item_sb.rx_data_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                  Input Term   Covered  Reason for no coverage   Hint
                                                 -----------  --------  -----------------------  --------------
  (this.seq_item_sb.rx_data != this.seq_item_sb.rx_data_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                    Non-masking condition(s)      
 ---------  ---------  --------------------                                          -------------------------     
  Row   1:          1  (this.seq_item_sb.rx_data != this.seq_item_sb.rx_data_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item_sb.rx_data != this.seq_item_sb.rx_data_ref)_1  -                             

----------------Focused Condition View-------------------
Line       45 Item    1  (this.seq_item_sb.rx_valid != this.seq_item_sb.rx_valid_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                                    Input Term   Covered  Reason for no coverage   Hint
                                                   -----------  --------  -----------------------  --------------
  (this.seq_item_sb.rx_valid != this.seq_item_sb.rx_valid_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                      Non-masking condition(s)      
 ---------  ---------  --------------------                                            -------------------------     
  Row   1:          1  (this.seq_item_sb.rx_valid != this.seq_item_sb.rx_valid_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item_sb.rx_valid != this.seq_item_sb.rx_valid_ref)_1  -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (this.seq_item_sb.MISO != this.seq_item_sb.MISO_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                            Input Term   Covered  Reason for no coverage   Hint
                                           -----------  --------  -----------------------  --------------
  (this.seq_item_sb.MISO != this.seq_item_sb.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                              Non-masking condition(s)      
 ---------  ---------  --------------------                                    -------------------------     
  Row   1:          1  (this.seq_item_sb.MISO != this.seq_item_sb.MISO_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item_sb.MISO != this.seq_item_sb.MISO_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      35        27         8    77.14%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
    1                                                package SPI_slave_scoreboard_pkg;
    2                                                import SPI_slave_seq_item_pkg::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class SPI_slave_scoreboard extends  uvm_scoreboard;
    7               1                    ***0***         `uvm_component_utils(SPI_slave_scoreboard)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                    uvm_analysis_export #(SPI_slave_seq_item) sb_export;
    10                                                   uvm_tlm_analysis_fifo #(SPI_slave_seq_item) sb_fifo;
    11                                                   SPI_slave_seq_item seq_item_sb;
    12                                               
    13              1                          1         int rx_valid_error_count = 0;
    14              1                          1         int rx_data_error_count = 0;
    15              1                          1         int MISO_error_count = 0;
    16              1                          1         int rx_valid_correct_count = 0;
    17              1                          1         int rx_data_correct_count = 0;
    18              1                          1         int MISO_correct_count = 0;
    19                                               
    20                                                   function new(string name = "SPI_slave_scoreboard", uvm_component parent = null);
    21              1                          1             super.new(name, parent);
    22                                                   endfunction
    23                                               
    24                                                   function void build_phase(uvm_phase phase);
    25              1                          1             super.build_phase(phase);
    26              1                          1             sb_export = new("sb_export", this);
    27              1                          1             sb_fifo = new("sb_fifo", this);
    28                                                   endfunction
    29                                               
    30                                                   function void connect_phase(uvm_phase phase);
    31              1                          1             super.connect_phase(phase);
    32              1                          1             sb_export.connect(sb_fifo.analysis_export);
    33                                                   endfunction
    34                                               
    35                                                   task run_phase(uvm_phase phase);
    36              1                          1             super.run_phase(phase);
    37              1                          1             forever begin
    38              1                      20002                 sb_fifo.get(seq_item_sb);
    39                                                           if (seq_item_sb.rx_data != seq_item_sb.rx_data_ref) begin
    40              1                    ***0***                     `uvm_error("run_phase", $sformatf("Comparsion of rx_data failed, DUT:%s While rx_data_ref = %h", seq_item_sb.convert2string(), seq_item_sb.rx_data_ref));
    41              1                    ***0***                     rx_data_error_count++;
    42                                                           end 
    43              1                      20001                 else rx_data_correct_count++;
    44                                               
    45                                                           if (seq_item_sb.rx_valid != seq_item_sb.rx_valid_ref) begin
    46              1                    ***0***                     `uvm_error("run_phase", $sformatf("comparsion of rx_valid failed, DUT:%s While rx_valid_ref = %b", seq_item_sb.convert2string(), seq_item_sb.rx_valid_ref));
    47              1                    ***0***                     rx_valid_error_count++;
    48                                                           end 
    49              1                      20001                 else rx_valid_correct_count++;
    50                                               
    51                                                           if (seq_item_sb.MISO != seq_item_sb.MISO_ref) begin
    52              1                    ***0***                     `uvm_error("run_phase", $sformatf("comparsion of MISO failed, DUT:%s While MISO_ref = %b", seq_item_sb.convert2string(), seq_item_sb.MISO_ref));
    53              1                    ***0***                     MISO_error_count++;
    54                                                           end 
    55              1                      20001                 else MISO_correct_count++;
    56                                                       end
    57                                                   endtask
    58                                               
    59                                                   function void report_phase (uvm_phase phase);
    60              1                          1             super.report_phase(phase);
    61              1                          1             `uvm_info("report_phase", "SPI SLAVE SCOREBOARD", UVM_LOW);
    62              1                          1             `uvm_info("report_phase", $sformatf("Total successful rx_data: %d", rx_data_correct_count), UVM_LOW);
    63              1                          1             `uvm_info("report_phase", $sformatf("Total failed rx_data: %d", rx_data_error_count), UVM_LOW);
    64              1                          1             `uvm_info("report_phase", $sformatf("Total successful rx_valid: %d", rx_valid_correct_count), UVM_LOW);
    65              1                          1             `uvm_info("report_phase", $sformatf("Total failed rx_valid: %d", rx_valid_error_count), UVM_LOW);
    66              1                          1             `uvm_info("report_phase", $sformatf("Total successful MISO: %d", MISO_correct_count), UVM_LOW);
    67              1                          1             `uvm_info("report_phase", $sformatf("Total failed MISO: %d", MISO_error_count), UVM_LOW);


=================================================================================
=== Instance: /SPI_slave_env_pkg
=== Design Unit: work.SPI_slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_env.sv
    1                                                package SPI_slave_env_pkg;
    2                                                import SPI_slave_scoreboard_pkg::*;
    3                                                import SPI_slave_coverage_pkg::*;
    4                                                import SPI_slave_agent_pkg::*;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                class SPI_slave_env extends uvm_env;
    9               1                    ***0***         `uvm_component_utils(SPI_slave_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                   SPI_slave_agent agt;
    12                                                   SPI_slave_scoreboard sb;
    13                                                   SPI_slave_coverage cov;
    14                                               
    15                                                   function  new(string name = "SPI_slave_env" , uvm_component parent = null);
    16              1                          1             super.new(name,parent);
    17                                                   endfunction
    18                                               
    19                                                   function void build_phase(uvm_phase phase);
    20              1                          1             super.build_phase(phase);
    21              1                          1             agt = SPI_slave_agent::type_id::create("agt",this);
    22              1                          1             sb = SPI_slave_scoreboard::type_id::create("sb",this);
    23              1                          1             cov = SPI_slave_coverage::type_id::create("cov",this);
    24                                                   endfunction
    25                                               
    26                                                   function void connect_phase(uvm_phase phase);
    27              1                          1             super.connect_phase(phase);
    28              1                          1             agt.agt_ap.connect(sb.sb_export);
    29              1                          1             agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_slave_test_pkg
=== Design Unit: work.SPI_slave_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         5         7    41.66%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_test.sv
------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                    ***0***             if (!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_if))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    29                                   ***0***     Count coming in to IF
    29              1                    ***0***                 `uvm_fatal("build_phase", "Test-unable to get the virtual interface of the slave from the uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                          1             `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                          1             `uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                         1     Count coming in to IF
    44              1                          1             `uvm_info("run_phase", "Main Sequence Started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                         1     Count coming in to IF
    46              1                          1             `uvm_info("run_phase", "Main Sequence Ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        18         3    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_test.sv
    1                                                package SPI_slave_test_pkg;
    2                                                import SPI_slave_env_pkg::*;
    3                                                import SPI_slave_config_pkg::*;
    4                                                import SPI_slave_reset_sequence_pkg::*;
    5                                                import SPI_slave_main_sequence_pkg::*;
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                class SPI_slave_test extends uvm_test;
    10              1                    ***0***         `uvm_component_utils(SPI_slave_test)
    10              2                    ***0***     
    10              3                          4     
    11                                                   SPI_slave_env env;
    12                                                   SPI_slave_config slave_cfg;
    13                                                   SPI_slave_reset_sequence rst_seq;
    14                                                   SPI_slave_main_sequence main_seq;
    15                                                   
    16                                               
    17                                                   function new(string name = "SPI_slave_test", uvm_component parent = null);
    18              1                          1             super.new(name, parent);
    19                                                   endfunction
    20                                               
    21                                                   function void build_phase (uvm_phase phase);
    22              1                          1             super.build_phase(phase);
    23              1                          1             env = SPI_slave_env::type_id::create("env", this);
    24              1                          1             slave_cfg = SPI_slave_config::type_id::create("slave_cfg");
    25              1                          1             rst_seq = SPI_slave_reset_sequence::type_id::create("rst_seq");
    26              1                          1             main_seq = SPI_slave_main_sequence::type_id::create("main_seq");
    27                                               
    28                                                       if (!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SLAVE_IF", slave_cfg.slave_if))
    29              1                    ***0***                 `uvm_fatal("build_phase", "Test-unable to get the virtual interface of the slave from the uvm_config_db")
    30                                                       
    31              1                          1             slave_cfg.is_active = UVM_ACTIVE;
    32                                               
    33              1                          1             uvm_config_db #(SPI_slave_config)::set(this, "*", "CFG_SLAVE", slave_cfg);
    34                                                   endfunction : build_phase
    35                                               
    36                                                   task run_phase (uvm_phase phase);
    37              1                          1             super.run_phase(phase);
    38              1                          1             phase.raise_objection(this);
    39                                               
    40              1                          1             `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
    41              1                          1             rst_seq.start(env.agt.sqr);
    42              1                          1             `uvm_info("run_phase", "Reset Deasserted", UVM_LOW);
    43                                               
    44              1                          1             `uvm_info("run_phase", "Main Sequence Started", UVM_LOW);
    45              1                          1             main_seq.start(env.agt.sqr);
    46              1                          1             `uvm_info("run_phase", "Main Sequence Ended", UVM_LOW);
    47                                               
    48              1                          1             phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_coverage_pkg/SPI_slave_coverage/covgrp 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    21         21          -                      
    missing/total bins:                                     0         21          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                              91.66%        100          -    Uncovered            
        covered/total bins:                                11         12          -                      
        missing/total bins:                                 1         12          -                      
        % Hit:                                         91.66%        100          -                      
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross SS_n_MOSI_cr                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_coverage_pkg::SPI_slave_coverage::covgrp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    21         21          -                      
    missing/total bins:                                     0         21          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_data_cp                             100.00%        100          -    Covered              
        covered/total bins:                                11         11          -                      
        missing/total bins:                                 0         11          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_data_all_values[0]                        6202          1          -    Covered              
        bin rx_data_all_values[1]                        4298          1          -    Covered              
        bin rx_data_all_values[2]                        5314          1          -    Covered              
        bin rx_data_all_values[3]                        4187          1          -    Covered              
        bin rx_data_trans[0=>1]                           344          1          -    Covered              
        bin rx_data_trans[1=>3]                           297          1          -    Covered              
        bin rx_data_trans[1=>0]                           149          1          -    Covered              
        bin rx_data_trans[2=>3]                           259          1          -    Covered              
        bin rx_data_trans[2=>0]                           150          1          -    Covered              
        bin rx_data_trans[3=>1]                           102          1          -    Covered              
        bin rx_data_trans[3=>2]                           409          1          -    Covered              
    Coverpoint SS_n_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_trans                                  774          1          -    Covered              
        bin extended_trans                                224          1          -    Covered              
    Coverpoint MOSI_cp                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                2946          1          -    Covered              
        bin write_data                                   2541          1          -    Covered              
        bin read_address                                 2470          1          -    Covered              
        bin read_data                                    2672          1          -    Covered              
    Cross SS_n_MOSI_cr                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <extended_trans,read_data>                 26          1          -    Covered              
            bin <normal_trans,read_address>               107          1          -    Covered              
            bin <normal_trans,write_data>                  99          1          -    Covered              
            bin <normal_trans,write_address>              104          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin not_r_data_ext4                     82                     -    Occurred             
            ignore_bin not_r_data_ext3                     27                     -    Occurred             
            ignore_bin not_r_data_ext2                     36                     -    Occurred             
            ignore_bin not_r_data_ext1                     22                     -    Occurred             

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_slave_top/DUT/cover__received_address_p2 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(253)
                                                                               412 Covered   
/SPI_slave_top/DUT/cover__received_address_p1 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(252)
                                                                               537 Covered   
/SPI_slave_top/DUT/cover__counter_write_p 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(251)
                                                                              14409 Covered   
/SPI_slave_top/DUT/cover__counter_rst_p  SLAVE  Verilog  SVA  SPI_slave.sv(250)
                                                                              1321 Covered   
/SPI_slave_top/DUT/cover__cs_p9          SLAVE  Verilog  SVA  SPI_slave.sv(249)
                                                                              4889 Covered   
/SPI_slave_top/DUT/cover__cs_p8          SLAVE  Verilog  SVA  SPI_slave.sv(248)
                                                                              3107 Covered   
/SPI_slave_top/DUT/cover__cs_p7          SLAVE  Verilog  SVA  SPI_slave.sv(247)
                                                                              7790 Covered   
/SPI_slave_top/DUT/cover__cs_p6          SLAVE  Verilog  SVA  SPI_slave.sv(246)
                                                                               297 Covered   
/SPI_slave_top/DUT/cover__cs_p4          SLAVE  Verilog  SVA  SPI_slave.sv(245)
                                                                               265 Covered   
/SPI_slave_top/DUT/cover__cs_p3          SLAVE  Verilog  SVA  SPI_slave.sv(244)
                                                                               759 Covered   
/SPI_slave_top/DUT/cover__cs_p2          SLAVE  Verilog  SVA  SPI_slave.sv(243)
                                                                              1334 Covered   
/SPI_slave_top/DUT/cover__cs_p1          SLAVE  Verilog  SVA  SPI_slave.sv(242)
                                                                              1132 Covered   
/SPI_slave_top/DUT/cover__rx_valid_p     SLAVE  Verilog  SVA  SPI_slave.sv(241)
                                                                               830 Covered   
/SPI_slave_top/DUT/cover__read_seq_p     SLAVE  Verilog  SVA  SPI_slave.sv(240)
                                                                               562 Covered   
/SPI_slave_top/DUT/cover__write_seq_p    SLAVE  Verilog  SVA  SPI_slave.sv(239)
                                                                               551 Covered   
/SPI_slave_top/DUT/cover__rst_p          SLAVE  Verilog  SVA  SPI_slave.sv(238)
                                                                               215 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 16

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_top/DUT/assert__received_address_p2
                     SPI_slave.sv(236)                  0          1
/SPI_slave_top/DUT/assert__received_address_p1
                     SPI_slave.sv(235)                  0          1
/SPI_slave_top/DUT/assert__counter_write_p
                     SPI_slave.sv(234)                  0          1
/SPI_slave_top/DUT/assert__counter_rst_p
                     SPI_slave.sv(233)                  0          1
/SPI_slave_top/DUT/assert__cs_p9
                     SPI_slave.sv(232)                  0          1
/SPI_slave_top/DUT/assert__cs_p8
                     SPI_slave.sv(231)                  0          1
/SPI_slave_top/DUT/assert__cs_p7
                     SPI_slave.sv(230)                  0          1
/SPI_slave_top/DUT/assert__cs_p6
                     SPI_slave.sv(229)                  0          1
/SPI_slave_top/DUT/assert__cs_p4
                     SPI_slave.sv(228)                  0          1
/SPI_slave_top/DUT/assert__cs_p3
                     SPI_slave.sv(227)                  0          1
/SPI_slave_top/DUT/assert__cs_p2
                     SPI_slave.sv(226)                  0          1
/SPI_slave_top/DUT/assert__cs_p1
                     SPI_slave.sv(225)                  0          1
/SPI_slave_top/DUT/assert__rx_valid_p
                     SPI_slave.sv(224)                  0          1
/SPI_slave_top/DUT/assert__read_seq_p
                     SPI_slave.sv(223)                  0          1
/SPI_slave_top/DUT/assert__write_seq_p
                     SPI_slave.sv(222)                  0          1
/SPI_slave_top/DUT/assert__rst_p
                     SPI_slave.sv(221)                  0          1
/SPI_slave_main_sequence_pkg/SPI_slave_main_sequence/body/#ublk#72416919#17/immed__19
                     SPI_slave_main_sequence.sv(19)
                                                        0          1

Total Coverage By Instance (filtered view): 89.99%

