{"Source Block": ["oh/common/hdl/oh_standby.v@17:27@HdlIdDef", "    output resetout,//synchronous one clock reset pulse\n    output clkout //clock output\n    );\n\n   //Wire declarations\n   reg [PD-1:0]\twakeup_pipe;\n\n\n   //####################################################################\n   // -Creating an edge one clock cycle pulse on rising edge of reset\n   // -Event can be used to boot a CPU and any other master as an example\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[22, "   wire \tsync_reset;\n"], [22, "   wire \tsync_reset_pulse;\n"], [22, "   wire \twakeup_now;\n"], [22, "   wire \tclk_en;\n"]]}}