$date
	Wed Apr 23 09:07:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decode_execute_regfile_dataMem_bram $end
$var wire 64 ! Single_Instruction_o [63:0] $end
$var wire 1 " clk $end
$var wire 1 # data_mem_rstb_busy $end
$var wire 1 $ en $end
$var wire 32 % imm_o [31:0] $end
$var wire 32 & instruction [31:0] $end
$var wire 32 ' loadData_w [31:0] $end
$var wire 32 ( operand1_po [31:0] $end
$var wire 32 ) operand2_po [31:0] $end
$var wire 32 * pc_i [31:0] $end
$var wire 5 + rd_o [4:0] $end
$var wire 1 , reset $end
$var wire 5 - rs1_o [4:0] $end
$var wire 5 . rs2_o [4:0] $end
$var wire 1 / write_reg_file_valid $end
$var wire 32 0 writeRegData [31:0] $end
$var wire 1 1 stall_mem_not_avalible $end
$var wire 4 2 operand_amt_o [3:0] $end
$var wire 7 3 opcode_o [6:0] $end
$var wire 1 4 load_into_reg $end
$var wire 1 5 jump_inst_wire $end
$var wire 1 6 inter_write_reg_file $end
$var wire 5 7 inter_rs2 [4:0] $end
$var wire 5 8 inter_rs1 [4:0] $end
$var wire 5 9 inter_rd [4:0] $end
$var wire 32 : inter_operand2 [31:0] $end
$var wire 32 ; inter_operand1 [31:0] $end
$var wire 32 < inter_imm [31:0] $end
$var wire 64 = inter_Single_Instruction [63:0] $end
$var wire 7 > fun7_o [6:0] $end
$var wire 3 ? fun3_o [2:0] $end
$var wire 32 @ final_value [31:0] $end
$var wire 1 A data_we_o $end
$var wire 32 B data_wdata_o [31:0] $end
$var wire 1 C data_rvalid_i $end
$var wire 1 D data_req_o $end
$var wire 32 E data_rdata_i [31:0] $end
$var wire 4 F data_mem_web [3:0] $end
$var wire 1 G data_mem_rstb $end
$var wire 1 H data_mem_enb $end
$var wire 32 I data_mem_doutb [31:0] $end
$var wire 32 J data_mem_dinb [31:0] $end
$var wire 1 K data_mem_clkb $end
$var wire 32 L data_mem_addrb [31:0] $end
$var wire 1 M data_gnt_i $end
$var wire 1 N data_clk $end
$var wire 4 O data_be_o [3:0] $end
$var wire 32 P data_addr_o [31:0] $end
$var wire 1 Q branch_inst_wire $end
$var wire 32 R alu_result_2 [31:0] $end
$var wire 32 S alu_result_1 [31:0] $end
$var wire 7 T INST_typ_o [6:0] $end
$scope module bram_inst $end
$var wire 1 # rstb_busy $end
$var wire 30 U word_address [29:0] $end
$var wire 4 V web [3:0] $end
$var wire 1 G rstb $end
$var wire 1 H enb $end
$var wire 32 W doutb [31:0] $end
$var wire 32 X dinb [31:0] $end
$var wire 1 K clkb $end
$var wire 2 Y byte_address [1:0] $end
$var wire 32 Z addrb [31:0] $end
$var parameter 32 [ MEM_DEPTH $end
$var reg 32 \ doutb_reg [31:0] $end
$var integer 32 ] i [31:0] $end
$upscope $end
$scope module dataMem_inst $end
$var wire 1 ^ accept_new_req $end
$var wire 1 " clk $end
$var wire 32 _ data_addr_o [31:0] $end
$var wire 4 ` data_be_o [3:0] $end
$var wire 1 N data_clk $end
$var wire 1 D data_req_o $end
$var wire 1 A data_we_o $end
$var wire 1 a data_we_o_internal $end
$var wire 32 b loadData_w [31:0] $end
$var wire 1 c load_data_valid $end
$var wire 1 4 load_into_reg $end
$var wire 1 d load_wire $end
$var wire 32 e memory_offset [31:0] $end
$var wire 32 f pc_i [31:0] $end
$var wire 32 g raw_bram_data_word [31:0] $end
$var wire 1 , reset $end
$var wire 1 1 stall_mem_not_avalible $end
$var wire 1 h store_wire $end
$var wire 30 i word_address [29:0] $end
$var wire 32 j storeData [31:0] $end
$var wire 2 k select [1:0] $end
$var wire 16 l raw_data_byte_LHU [15:0] $end
$var wire 8 m raw_data_byte_LBU [7:0] $end
$var wire 32 n final_value [31:0] $end
$var wire 32 o data_wdata_o [31:0] $end
$var wire 1 C data_rvalid_i $end
$var wire 32 p data_rdata_i [31:0] $end
$var wire 1 M data_gnt_i $end
$var wire 2 q byte_address [1:0] $end
$var wire 32 r address_i [31:0] $end
$var wire 32 s address [31:0] $end
$var wire 64 t Single_Instruction [63:0] $end
$var parameter 2 u S_IDLE $end
$var parameter 2 v S_WAIT_GNT $end
$var parameter 2 w S_WAIT_RVALID $end
$var reg 2 x current_state [1:0] $end
$var reg 32 y data_addr_o_internal [31:0] $end
$var reg 4 z data_be_o_internal [3:0] $end
$var reg 1 { data_req_o_internal $end
$var reg 1 1 fsm_mem_stall $end
$var reg 32 | loadData [31:0] $end
$var reg 2 } next_state [1:0] $end
$var reg 32 ~ retrive_cycles [31:0] $end
$var reg 32 !" store_data [31:0] $end
$var reg 4 "" web [3:0] $end
$scope module end_write $end
$var wire 1 " clkb $end
$var wire 32 #" data_addr_o [31:0] $end
$var wire 4 $" data_be_o [3:0] $end
$var wire 1 D data_req_o $end
$var wire 32 %" data_wdata_o [31:0] $end
$var wire 1 a data_we_o $end
$var wire 1 &" enb $end
$var wire 32 '" final_value [31:0] $end
$var wire 1 , rstb $end
$var wire 30 (" word_address [29:0] $end
$var wire 4 )" web [3:0] $end
$var wire 1 M data_gnt_i $end
$var reg 32 *" DMEM [31:0] $end
$var reg 32 +" doutb_reg [31:0] $end
$upscope $end
$upscope $end
$scope module data_mem_bram_wrapper_inst $end
$var wire 1 " clk $end
$var wire 32 ," ins_data_addr_o [31:0] $end
$var wire 4 -" ins_data_be_o [3:0] $end
$var wire 1 M ins_data_gnt_i $end
$var wire 32 ." ins_data_rdata_i [31:0] $end
$var wire 1 D ins_data_req_o $end
$var wire 32 /" ins_data_wdata_o [31:0] $end
$var wire 1 A ins_data_we_o $end
$var wire 32 0" ins_mem_addrb [31:0] $end
$var wire 1 K ins_mem_clkb $end
$var wire 32 1" ins_mem_dinb [31:0] $end
$var wire 32 2" ins_mem_doutb [31:0] $end
$var wire 1 H ins_mem_enb $end
$var wire 1 G ins_mem_rstb $end
$var wire 1 # ins_mem_rstb_busy $end
$var wire 1 , reset $end
$var wire 4 3" ins_mem_web [3:0] $end
$var wire 1 C ins_data_rvalid_i $end
$var parameter 32 4" MEM_DEPTH $end
$var reg 32 5" cycle_taken [31:0] $end
$var reg 1 C rvalid_reg $end
$var reg 1 6" rvalid_reg_1 $end
$var reg 1 7" rvalid_reg_2 $end
$var reg 1 8" rvalid_reg_3 $end
$var reg 1 9" rvalid_reg_4 $end
$var reg 1 :" rvalid_reg_5 $end
$var reg 1 ;" rvalid_reg_6 $end
$var reg 1 <" rvalid_reg_7 $end
$upscope $end
$scope module decode_inst $end
$var wire 7 =" INST_typ_o [6:0] $end
$var wire 64 >" Single_Instruction_o [63:0] $end
$var wire 3 ?" fun3_o [2:0] $end
$var wire 7 @" fun7_o [6:0] $end
$var wire 1 " i_clk $end
$var wire 1 $ i_en $end
$var wire 32 A" imm_o [31:0] $end
$var wire 32 B" instruction [31:0] $end
$var wire 4 C" operand_amt_o [3:0] $end
$var wire 5 D" rd_o [4:0] $end
$var wire 5 E" rs1_o [4:0] $end
$var wire 5 F" rs2_o [4:0] $end
$var wire 7 G" opcode_o [6:0] $end
$var wire 7 H" opcode [6:0] $end
$var parameter 32 I" N_param $end
$var reg 7 J" INST_typ [6:0] $end
$var reg 64 K" Single_Instruction [63:0] $end
$var reg 3 L" fun3 [2:0] $end
$var reg 7 M" fun7 [6:0] $end
$var reg 32 N" imm [31:0] $end
$var reg 4 O" operand_amt [3:0] $end
$var reg 5 P" rd [4:0] $end
$var reg 5 Q" rs1 [4:0] $end
$var reg 5 R" rs2 [4:0] $end
$upscope $end
$scope module execute_inst $end
$var wire 1 S" Noop $end
$var wire 64 T" Single_Instruction_i [63:0] $end
$var wire 1 Q branch_inst_wire $end
$var wire 1 U" debug_i $end
$var wire 1 " i_clk $end
$var wire 1 $ i_en $end
$var wire 32 V" imm_i [31:0] $end
$var wire 32 W" imm_i_signed [31:0] $end
$var wire 32 X" instruction [31:0] $end
$var wire 1 5 jump_inst_wire $end
$var wire 32 Y" operand1_pi_signed [31:0] $end
$var wire 32 Z" operand2_pi_signed [31:0] $end
$var wire 32 [" pc_i [31:0] $end
$var wire 5 \" rd_i [4:0] $end
$var wire 5 ]" rs1_i [4:0] $end
$var wire 5 ^" rs2_i [4:0] $end
$var wire 1 6 write_reg_file_wire $end
$var wire 32 _" operand2_pi [31:0] $end
$var wire 32 `" operand1_pi [31:0] $end
$var wire 32 a" alu_result_2 [31:0] $end
$var wire 32 b" alu_result_1 [31:0] $end
$var parameter 32 c" N_param $end
$var reg 1 d" branch_inst $end
$var reg 1 e" jump_inst $end
$var reg 33 f" result [32:0] $end
$var reg 33 g" result_secondary [32:0] $end
$var reg 1 h" write_reg_file $end
$upscope $end
$scope module regfile_inst $end
$var wire 1 " clk $end
$var wire 1 i" cntrl1 $end
$var wire 1 j" cntrl2 $end
$var wire 5 k" destReg_pi [4:0] $end
$var wire 5 l" reg1_pi [4:0] $end
$var wire 5 m" reg2_pi [4:0] $end
$var wire 1 , reset $end
$var wire 1 / we_pi $end
$var wire 32 n" writeData_pi [31:0] $end
$var wire 32 o" operand2_po [31:0] $end
$var wire 32 p" operand1_po [31:0] $end
$var integer 32 q" i [31:0] $end
$var integer 32 r" j [31:0] $end
$var integer 32 s" k [31:0] $end
$var integer 32 t" n [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 c"
b100000 I"
b10001001000 4"
b10 w
b1 v
b0 u
b10000000000 [
$end
#0
$dumpvars
bx t"
bx s"
b100000 r"
b100000 q"
b100100 p"
b100100 o"
b0 n"
b0 m"
b0 l"
b0 k"
0j"
0i"
0h"
b0 g"
b0 f"
0e"
0d"
b0 b"
b0 a"
b100100 `"
b100100 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b100100 Z"
b100100 Y"
bz X"
b0 W"
b0 V"
1U"
b0 T"
zS"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
bz H"
bz G"
b0 F"
b0 E"
b0 D"
b0 C"
bz B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
0<"
0;"
0:"
09"
08"
07"
06"
b0 5"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
0&"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b10 ~
b0 }
b0 |
0{
b0 z
b0 y
b0 x
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b100100 j
b0 i
0h
b0 g
b0 f
b0 e
0d
0c
b0 b
0a
b0 `
b0 _
0^
b10000000000 ]
b0 \
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
0Q
b0 P
b0 O
1N
0M
b0 L
1K
b0 J
b0 I
0H
1G
b0 F
b0 E
0D
0C
b0 B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
b100100 ;
b100100 :
b0 9
b0 8
b0 7
06
05
04
bz 3
b0 2
01
b0 0
0/
bz .
bz -
1,
bz +
b0 *
bz )
bz (
b0 '
bz &
bz %
0$
0#
1"
bz !
$end
#5000
0N
0K
0"
#10000
1N
1K
1"
0G
0,
1$
#15000
0N
0K
0"
#20000
1N
1K
1"
#25000
0N
0K
0"
#30000
1N
1K
1"
#35000
0N
0K
0"
#40000
1N
1K
1"
#45000
0N
0K
0"
#50000
1N
1K
1"
#55000
0N
0K
0"
#60000
1N
1K
1"
#65000
0N
0K
0"
#70000
b1000100 ("
b1 )"
b1 F
b1 V
b1 3"
b1000100 i
b1000100 U
b100010000 y
b100010000 #"
b100010000 0
b100010000 n"
b1 O
b1 `
b1 -"
b1 z
b1 $"
b100010000 L
b100010000 Z
b100010000 0"
b100010000 P
b100010000 _
b100010000 ,"
b100010000 s
b100010000 S
b100010000 r
b100010000 b"
b11100101 J
b11100101 X
b11100101 1"
b11100101 B
b11100101 o
b11100101 !"
b11100101 %"
b11100101 /"
b1 ""
b100010000 f"
b10 k
1A
1a
1&"
b10 }
11
1M
1H
1D
1{
1^
1h
b1000000000000000000000000 =
b1000000000000000000000000 t
b1000000000000000000000000 >"
b1000000000000000000000000 K"
b1000000000000000000000000 T"
b11100101 Z"
b11100101 :
b11100101 j
b11100101 _"
b11100101 o"
b10001100 Y"
b10001100 ;
b10001100 `"
b10001100 p"
b10000100 W"
b10000100 <
b10000100 A"
b10000100 N"
b10000100 V"
b10010 7
b10010 F"
b10010 R"
b10010 ^"
b10010 m"
b1101 8
b1101 E"
b1101 Q"
b1101 ]"
b1101 l"
b100 T
b100 ="
b100 J"
b100011 H"
b100011 3
b100011 G"
1N
1K
1"
b1001001001101000001000100011 &
b1001001001101000001000100011 B"
b1001001001101000001000100011 X"
#75000
0N
0K
0"
#80000
0^
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 )"
b0 F
b0 V
b0 3"
b0 ("
b0 k
0A
0a
0&"
b11100101 m
b11100101 l
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
1C
b11100101 g
b11100101 E
b11100101 p
b11100101 ."
b11100101 I
b11100101 W
b11100101 \
b11100101 2"
1N
1K
1"
#85000
0N
0K
0"
#90000
b1 )"
b1 F
b1 V
b1 3"
b1 O
b1 `
b1 -"
b1 z
b1 $"
b1000100 ("
b10 k
1A
1a
1&"
b10 }
11
b100010000 y
b100010000 #"
1M
1H
1D
1{
1^
0c
16"
0C
b0 x
1N
1K
1"
#95000
0N
0K
0"
#100000
0^
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 )"
b0 F
b0 V
b0 3"
b0 ("
b0 k
0A
0a
0&"
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
17"
06"
1C
1N
1K
1"
#105000
0N
0K
0"
b100000 t"
b100000 s"
#110000
b1 )"
b1 F
b1 V
b1 3"
b1 O
b1 `
b1 -"
b1 z
b1 $"
b1000100 ("
b10 k
1A
1a
1&"
b10 }
11
b100010000 y
b100010000 #"
1M
1H
1D
1{
1^
0c
18"
07"
16"
0C
b0 x
1N
1K
1"
#115000
0N
0K
0"
#120000
0^
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 )"
b0 F
b0 V
b0 3"
b0 ("
b0 k
0A
0a
0&"
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
19"
08"
17"
06"
1C
1N
1K
1"
#125000
0N
0K
0"
#130001
b1000 ""
b1010100 i
b11 q
b11 Y
b1010100 U
b101010011 0
b101010011 n"
b101010011 L
b101010011 Z
b101010011 0"
b101010011 P
b101010011 _
b101010011 ,"
b101010011 s
b101010011 S
b101010011 r
b101010011 b"
b11110010000000000000000000000000 J
b11110010000000000000000000000000 X
b11110010000000000000000000000000 1"
b11110010000000000000000000000000 B
b11110010000000000000000000000000 o
b11110010000000000000000000000000 !"
b11110010000000000000000000000000 %"
b11110010000000000000000000000000 /"
b101010011 f"
b1000 )"
b1000 F
b1000 V
b1000 3"
b1000 O
b1000 `
b1000 -"
b1000 z
b1000 $"
b1010100 ("
b10 k
1A
1a
1&"
b10 }
11
b101010011 y
b101010011 #"
1M
1H
1D
1{
1^
b0 m
b0 l
0c
b11110010 Z"
b11110010 :
b11110010 j
b11110010 _"
b11110010 o"
b11001111 Y"
b11001111 ;
b11001111 `"
b11001111 p"
09"
07"
0C
b0 x
b0 g
b0 E
b0 p
b0 ."
b0 I
b0 W
b0 \
b0 2"
b100000 q"
b10000000000 ]
1N
1K
1"
1G
1,
0$
#135001
0N
0K
0"
#140001
b11110010 m
0^
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 )"
b0 F
b0 V
b0 3"
b0 ("
b0 k
0A
0a
0&"
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
1C
b11110010000000000000000000000000 g
b11110010000000000000000000000000 E
b11110010000000000000000000000000 p
b11110010000000000000000000000000 ."
b11110010000000000000000000000000 I
b11110010000000000000000000000000 W
b11110010000000000000000000000000 \
b11110010000000000000000000000000 2"
1N
1K
1"
0G
0,
1$
#145001
0N
0K
0"
#150001
16
b0 ""
1h"
b0 m
14
1d
b1100 i
b0 q
b0 Y
b1100 U
b0 0
b0 n"
0h
b110000 L
b110000 Z
b110000 0"
b110000 P
b110000 _
b110000 ,"
b110000 s
b110000 S
b110000 r
b110000 b"
b0 J
b0 X
b0 1"
b0 B
b0 o
b0 !"
b0 %"
b0 /"
b110000 f"
b1000000000000000000000 =
b1000000000000000000000 t
b1000000000000000000000 >"
b1000000000000000000000 K"
b1000000000000000000000 T"
b0 )"
b0 F
b0 V
b0 3"
b1111 O
b1111 `
b1111 -"
b1111 z
b1111 $"
b1100 ("
b1 k
0A
0a
1&"
b10 }
11
b110000 y
b110000 #"
1M
1H
1D
1{
1^
0c
b10000000 Z"
b10000000 :
b10000000 j
b10000000 _"
b10000000 o"
b100011 Y"
b100011 ;
b100011 `"
b100011 p"
16"
0C
b0 x
b1101 W"
b1101 <
b1101 A"
b1101 N"
b1101 V"
b0 7
b0 F"
b0 R"
b0 ^"
b0 m"
b1110 8
b1110 E"
b1110 Q"
b1110 ]"
b1110 l"
b10 ?
b10 ?"
b10 L"
b11000 9
b11000 D"
b11000 P"
b11000 \"
b11000 k"
b10 T
b10 ="
b10 J"
b11 H"
b11 3
b11 G"
1N
1K
1"
b110101110010110000000011 &
b110101110010110000000011 B"
b110101110010110000000011 X"
#155001
0N
0K
0"
#160001
0^
1/
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 ("
b0 k
0&"
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
17"
06"
1C
b0 g
b0 E
b0 p
b0 ."
b0 I
b0 W
b0 \
b0 2"
1N
1K
1"
#165001
0N
0K
0"
#170001
0/
b1111 O
b1111 `
b1111 -"
b1111 z
b1111 $"
b1100 ("
b1 k
1&"
b10 }
11
b110000 y
b110000 #"
1M
1H
1D
1{
1^
0c
18"
07"
16"
0C
b0 x
1N
1K
1"
#175001
0N
0K
0"
#180001
0^
1/
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 ("
b0 k
0&"
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
19"
08"
17"
06"
1C
1N
1K
1"
#185001
0N
0K
0"
#190001
0/
b1111 O
b1111 `
b1111 -"
b1111 z
b1111 $"
b1100 ("
b1 k
1&"
b10 }
11
b110000 y
b110000 #"
1M
1H
1D
1{
1^
0c
1:"
09"
18"
07"
16"
0C
b0 x
1N
1K
1"
#195001
0N
0K
0"
#200001
0^
1/
b0 O
b0 `
b0 -"
b0 z
b0 $"
b0 ("
b0 k
0&"
1c
b0 }
01
b0 y
b0 #"
0M
0H
0D
0{
b10 x
1;"
0:"
19"
08"
17"
06"
1C
1N
1K
1"
#205000
b100000 t"
b100000 s"
#205001
0N
0K
0"
#210002
