{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493785144552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493785144552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 22:19:04 2017 " "Processing started: Tue May 02 22:19:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493785144552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493785144552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElevatorProject -c ElevatorProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElevatorProject -c ElevatorProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493785144552 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493785145222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "closest_idle_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file closest_idle_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 closest_idle_calculator " "Found entity 1: closest_idle_calculator" {  } { { "closest_idle_calculator.v" "" { Text "E:/Digital Circuits III/Project 2/closest_idle_calculator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493785145322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493785145322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 ElevatorProject.v(69) " "Verilog HDL Declaration information at ElevatorProject.v(69): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493785145352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevatorproject.v 1 1 " "Found 1 design units, including 1 entities, in source file elevatorproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 ElevatorProject " "Found entity 1: ElevatorProject" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493785145362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493785145362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "E:/Digital Circuits III/Project 2/clockdivider.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493785145392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493785145392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_seven_seg " "Found entity 1: dual_seven_seg" {  } { { "dual_seven_segment.v" "" { Text "E:/Digital Circuits III/Project 2/dual_seven_segment.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493785145412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493785145412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "closest_floor_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file closest_floor_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 closest_floor_calculator " "Found entity 1: closest_floor_calculator" {  } { { "closest_floor_calculator.v" "" { Text "E:/Digital Circuits III/Project 2/closest_floor_calculator.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493785145452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493785145452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ElevatorProject " "Elaborating entity \"ElevatorProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493785145552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ElevatorProject.v(204) " "Verilog HDL assignment warning at ElevatorProject.v(204): truncated value with size 32 to match size of target (4)" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493785145612 "|ElevatorProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ElevatorProject.v(211) " "Verilog HDL assignment warning at ElevatorProject.v(211): truncated value with size 32 to match size of target (4)" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493785145612 "|ElevatorProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:c1 " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:c1\"" {  } { { "ElevatorProject.v" "c1" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493785145762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_seven_seg dual_seven_seg:s1 " "Elaborating entity \"dual_seven_seg\" for hierarchy \"dual_seven_seg:s1\"" {  } { { "ElevatorProject.v" "s1" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493785145772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "closest_floor_calculator closest_floor_calculator:cfc " "Elaborating entity \"closest_floor_calculator\" for hierarchy \"closest_floor_calculator:cfc\"" {  } { { "ElevatorProject.v" "cfc" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493785145792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "closest_idle_calculator closest_idle_calculator:cfic " "Elaborating entity \"closest_idle_calculator\" for hierarchy \"closest_idle_calculator:cfic\"" {  } { { "ElevatorProject.v" "cfic" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493785145912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "floorNumberOut\[7\] VCC " "Pin \"floorNumberOut\[7\]\" is stuck at VCC" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493785147492 "|ElevatorProject|floorNumberOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "floorNumberOut\[8\] VCC " "Pin \"floorNumberOut\[8\]\" is stuck at VCC" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493785147492 "|ElevatorProject|floorNumberOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "floorNumberOut\[9\] VCC " "Pin \"floorNumberOut\[9\]\" is stuck at VCC" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493785147492 "|ElevatorProject|floorNumberOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "floorNumberOut\[10\] VCC " "Pin \"floorNumberOut\[10\]\" is stuck at VCC" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493785147492 "|ElevatorProject|floorNumberOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "floorNumberOut\[13\] VCC " "Pin \"floorNumberOut\[13\]\" is stuck at VCC" {  } { { "ElevatorProject.v" "" { Text "E:/Digital Circuits III/Project 2/ElevatorProject.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493785147492 "|ElevatorProject|floorNumberOut[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493785147492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493785147762 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493785149322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Digital Circuits III/Project 2/output_files/ElevatorProject.map.smsg " "Generated suppressed messages file E:/Digital Circuits III/Project 2/output_files/ElevatorProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493785149452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493785149882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493785149882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493785150252 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493785150252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493785150252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493785150252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493785150452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 22:19:10 2017 " "Processing ended: Tue May 02 22:19:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493785150452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493785150452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493785150452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493785150452 ""}
