Model Technology ModelSim SE-64 vmap 10.6a Lib Mapping Utility 2017.03 Mar 16 2017
vmap xil_defaultlib msim/xil_defaultlib 
Modifying /DataStore/Development/compile_simlib/modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
Start time: 11:37:26 on Mar 09,2018
vlog -64 -incr -work xil_defaultlib ../../../top.srcs/sources_1/ip/blockram_512x36/sim/blockram_512x36.v 
-- Compiling module blockram_512x36

Top level modules:
	blockram_512x36
End time: 11:37:26 on Mar 09,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
Start time: 11:37:26 on Mar 09,2018
vcom -64 -93 -work xil_defaultlib ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/Sorter/BinarySortTree2.vhd ../../../../../cactusupgrades/components/mp7_datapath/firmware/hdl/mp7_data_types.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/common/xml_utilities.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/packages/others.vhd ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling package utilities_pkg
-- Compiling package body utilities_pkg
-- Loading package utilities_pkg
-- Compiling package BinarySortTreePkg
-- Compiling package body BinarySortTreePkg
-- Loading package BinarySortTreePkg
-- Loading package BinarySortTreePkg
-- Loading package utilities_pkg
-- Compiling entity BinarySortNode
-- Compiling architecture RTL of BinarySortNode
-- Loading package vl_types
-- Loading entity blockram_512x36
-- Compiling entity BinarySortTree
-- Compiling architecture RTL of BinarySortTree
-- Loading entity BinarySortNode
-- Compiling package BinarySortTree2Pkg
-- Loading package BinarySortTree2Pkg
-- Compiling entity BinarySortNode
-- Compiling architecture RTL of BinarySortNode
-- Compiling entity BinarySortTree2
-- Compiling architecture RTL of BinarySortTree2
-- Loading entity BinarySortNode
-- Compiling package mp7_data_types
-- Loading package std_logic_textio
-- Compiling package XMLutilities_pkg
-- Compiling package body XMLutilities_pkg
-- Loading package XMLutilities_pkg
-- Compiling package others_pkg
-- Loading package others_pkg
-- Loading package XMLutilities_pkg
-- Loading package mp7_data_types
-- Compiling entity tb
-- Compiling architecture behavioral of tb
-- Loading entity BinarySortTree2
** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(43): Nonresolved signal 'SortDataIn' has multiple sources.
  Drivers:
    ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(54):Process stimulus
       Driven at:
          ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(82)
          ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(81)
          ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(80)
          ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(76)
** Error: ../../../../../cactusupgrades/projects/tracktrigger/dtc/firmware/hdl/testbench/TestBench.vhd(137): VHDL Compiler exiting
End time: 11:37:26 on Mar 09,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
Model Technology ModelSim SE-64 vlog 10.6a Compiler 2017.03 Mar 16 2017
Start time: 11:37:26 on Mar 09,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:37:26 on Mar 09,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
