# Makefile
# See https://docs.cocotb.org/en/stable/quickstart.html for more info

# defaults
SIM ?= icarus
#SIM_ARGS=-fst
#SIM ?= verilator
TOPLEVEL_LANG ?= verilog
PROJ = $(PWD)/../src

VERILOG_SOURCES += $(PWD)/tb.v
VERILOG_SOURCES += $(PWD)/spiflash.v
VERILOG_SOURCES += $(PWD)/psram.v

# normal simulation
ifneq ($(GATES),yes)

# this is the only part you should need to modify:
VERILOG_SOURCES += $(PROJ)/tt_um_kianV_rv32ima_uLinux_SoC.v # $(PROJ)/decoder.v
VERILOG_SOURCES += $(PROJ)/tx_uart.v
VERILOG_SOURCES += $(PROJ)/clint.v
VERILOG_SOURCES += $(PROJ)/spi.v
VERILOG_SOURCES += $(PROJ)/rx_uart.v
VERILOG_SOURCES += $(PROJ)/qqspi.v
VERILOG_SOURCES += $(PROJ)/soc.v
VERILOG_SOURCES += $(PROJ)/fifo.v
VERILOG_SOURCES += $(PROJ)/riscv_defines.vh
VERILOG_SOURCES += $(PROJ)/csr_decoder.v
VERILOG_SOURCES += $(PROJ)/misa.vh
VERILOG_SOURCES += $(PROJ)/alu_decoder.v
VERILOG_SOURCES += $(PROJ)/register_file.v
VERILOG_SOURCES += $(PROJ)/design_elements.v
VERILOG_SOURCES += $(PROJ)/riscv_defines.vh
VERILOG_SOURCES += $(PROJ)/main_fsm.v
VERILOG_SOURCES += $(PROJ)/csr_exception_handler.v
VERILOG_SOURCES += $(PROJ)/control_unit.v
VERILOG_SOURCES += $(PROJ)/store_decoder.v
VERILOG_SOURCES += $(PROJ)/datapath_unit.v
VERILOG_SOURCES += $(PROJ)/csr_utilities.vh
VERILOG_SOURCES += $(PROJ)/riscv_priv_csr_status.vh
VERILOG_SOURCES += $(PROJ)/load_decoder.v
VERILOG_SOURCES += $(PROJ)/extend.v
VERILOG_SOURCES += $(PROJ)/rv32_amo_opcodes.vh
VERILOG_SOURCES += $(PROJ)/load_alignment.v
VERILOG_SOURCES += $(PROJ)/mcause.vh
VERILOG_SOURCES += $(PROJ)/kianv_harris_mc_edition.v
VERILOG_SOURCES += $(PROJ)/alu.v
VERILOG_SOURCES += $(PROJ)/store_alignment.v
VERILOG_SOURCES += $(PROJ)/defines_soc.vh

VERILOG_SOURCES += $(PROJ)/divider.v
VERILOG_SOURCES += $(PROJ)/divider_decoder.v
VERILOG_SOURCES += $(PROJ)/multiplier.v
VERILOG_SOURCES += $(PROJ)/multiplier_decoder.v
VERILOG_SOURCES += $(PROJ)/multiplier_extension_decoder.v

COMPILE_ARGS    += -I$(PROJ)

else

# Gate level simulation:
SIM_BUILD				= sim_build/gl
COMPILE_ARGS    += -DGL_TEST
COMPILE_ARGS    += -DFUNCTIONAL
COMPILE_ARGS    += -DSIM
VERILOG_SOURCES += $(PDK_ROOT)/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v
VERILOG_SOURCES += $(PDK_ROOT)/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v

# this gets copied in by the GDS action workflow
VERILOG_SOURCES += $(PWD)/gate_level_netlist.v
endif

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = tb

# MODULE is the basename of the Python test file
MODULE = test

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
