// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/27/2022 11:37:19"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task1 (
	clk,
	rst_n,
	start_pc,
	out);
input 	clk;
input 	rst_n;
input 	[7:0] start_pc;
output 	[15:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[0]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[2]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[3]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[4]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[6]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \CPU|Add0~1_sumout ;
wire \start_pc[0]~input_o ;
wire \CPU|control|state~5_combout ;
wire \CPU|control|Equal30~0_combout ;
wire \CPU|Add0~2 ;
wire \CPU|Add0~5_sumout ;
wire \start_pc[1]~input_o ;
wire \CPU|control|load_pc~0_combout ;
wire \CPU|Add0~6 ;
wire \CPU|Add0~9_sumout ;
wire \start_pc[2]~input_o ;
wire \CPU|control|WideNor4~combout ;
wire \CPU|control|Equal29~0_combout ;
wire \CPU|control|Equal23~0_combout ;
wire \CPU|Add0~10 ;
wire \CPU|Add0~13_sumout ;
wire \start_pc[3]~input_o ;
wire \CPU|control|WideOr7~1_combout ;
wire \CPU|control|WideOr7~2_combout ;
wire \CPU|control|Equal0~0_combout ;
wire \CPU|control|Equal4~0_combout ;
wire \CPU|control|Equal0~1_combout ;
wire \CPU|control|WideOr2~0_combout ;
wire \CPU|path|Mux3~0_combout ;
wire \CPU|control|Equal42~0_combout ;
wire \CPU|control|WideOr5~0_combout ;
wire \CPU|control|WideOr5~1_combout ;
wire \CPU|control|WideOr5~2_combout ;
wire \CPU|path|B[9]~DUPLICATE_q ;
wire \CPU|ir[4]~DUPLICATE_q ;
wire \CPU|path|val_B[2]~5_combout ;
wire \CPU|path|val_B[2]~6_combout ;
wire \CPU|path|val_B[15]~3_combout ;
wire \CPU|path|val_B[2]~4_combout ;
wire \CPU|path|B[14]~DUPLICATE_q ;
wire \CPU|path|val_B[15]~22_combout ;
wire \CPU|path|val_B[15]~21_combout ;
wire \CPU|path|val_B[15]~23_combout ;
wire \CPU|control|Equal5~0_combout ;
wire \CPU|control|WideOr0~0_combout ;
wire \CPU|path|A[9]~feeder_combout ;
wire \CPU|path|alu|Mux7~0_combout ;
wire \CPU|control|WideOr6~combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU|ir[6]~feeder_combout ;
wire \CPU|path|Mux9~0_combout ;
wire \CPU|path|registerfile|m~118feeder_combout ;
wire \CPU|control|WideOr3~combout ;
wire \CPU|control|WideOr0~combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU|ir[1]~feeder_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU|decoder|Mux1~0_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU|decoder|Mux2~0_combout ;
wire \CPU|path|registerfile|m~257_combout ;
wire \CPU|path|registerfile|m~118_q ;
wire \CPU|path|registerfile|m~102feeder_combout ;
wire \CPU|path|registerfile|m~259_combout ;
wire \CPU|path|registerfile|m~102_q ;
wire \CPU|path|registerfile|m~86feeder_combout ;
wire \CPU|path|registerfile|m~256_combout ;
wire \CPU|path|registerfile|m~86_q ;
wire \CPU|path|registerfile|m~261_combout ;
wire \CPU|path|registerfile|m~54_q ;
wire \CPU|path|registerfile|m~260_combout ;
wire \CPU|path|registerfile|m~22_q ;
wire \CPU|path|registerfile|m~263_combout ;
wire \CPU|path|registerfile|m~38_q ;
wire \CPU|path|registerfile|m~6feeder_combout ;
wire \CPU|path|registerfile|m~262_combout ;
wire \CPU|path|registerfile|m~6_q ;
wire \CPU|path|registerfile|m~216_combout ;
wire \CPU|path|registerfile|m~70feeder_combout ;
wire \CPU|path|registerfile|m~258_combout ;
wire \CPU|path|registerfile|m~70_q ;
wire \CPU|path|registerfile|m~152_combout ;
wire \CPU|path|Mux12~0_combout ;
wire \CPU|path|registerfile|m~115_q ;
wire \CPU|path|registerfile|m~83_q ;
wire \CPU|path|registerfile|m~99_q ;
wire \CPU|path|registerfile|m~19_q ;
wire \CPU|path|registerfile|m~51_q ;
wire \CPU|path|registerfile|m~35_q ;
wire \CPU|path|registerfile|m~3_q ;
wire \CPU|path|registerfile|m~204_combout ;
wire \CPU|path|registerfile|m~67feeder_combout ;
wire \CPU|path|registerfile|m~67_q ;
wire \CPU|path|registerfile|m~140_combout ;
wire \CPU|path|Mux15~0_combout ;
wire \CPU|path|registerfile|m~112feeder_combout ;
wire \CPU|path|registerfile|m~112_q ;
wire \CPU|path|registerfile|m~96_q ;
wire \CPU|path|registerfile|m~80feeder_combout ;
wire \CPU|path|registerfile|m~80_q ;
wire \CPU|path|registerfile|m~48_q ;
wire \CPU|path|registerfile|m~32_q ;
wire \CPU|path|registerfile|m~16feeder_combout ;
wire \CPU|path|registerfile|m~16_q ;
wire \CPU|path|registerfile|m~0feeder_combout ;
wire \CPU|path|registerfile|m~0_q ;
wire \CPU|path|registerfile|m~192_combout ;
wire \CPU|path|registerfile|m~64feeder_combout ;
wire \CPU|path|registerfile|m~64_q ;
wire \CPU|path|registerfile|m~128_combout ;
wire \CPU|ir[1]~DUPLICATE_q ;
wire \CPU|path|Mux14~0_combout ;
wire \CPU|path|registerfile|m~113feeder_combout ;
wire \CPU|path|registerfile|m~113_q ;
wire \CPU|path|registerfile|m~97feeder_combout ;
wire \CPU|path|registerfile|m~97_q ;
wire \CPU|path|registerfile|m~81feeder_combout ;
wire \CPU|path|registerfile|m~81_q ;
wire \CPU|path|registerfile|m~49_q ;
wire \CPU|path|registerfile|m~33_q ;
wire \CPU|path|registerfile|m~17_q ;
wire \CPU|path|registerfile|m~1feeder_combout ;
wire \CPU|path|registerfile|m~1_q ;
wire \CPU|path|registerfile|m~196_combout ;
wire \CPU|path|registerfile|m~65feeder_combout ;
wire \CPU|path|registerfile|m~65_q ;
wire \CPU|path|registerfile|m~132_combout ;
wire \CPU|path|B[1]~DUPLICATE_q ;
wire \CPU|path|val_B[1]~7_combout ;
wire \CPU|path|val_B[0]~1_combout ;
wire \CPU|path|val_B[0]~0_combout ;
wire \CPU|path|val_B[0]~2_combout ;
wire \CPU|path|alu|Add0~66_cout ;
wire \CPU|path|alu|Add0~2 ;
wire \CPU|path|alu|Add0~6 ;
wire \CPU|path|alu|Add0~10 ;
wire \CPU|path|alu|Add0~14 ;
wire \CPU|path|alu|Add0~18 ;
wire \CPU|path|alu|Add0~22 ;
wire \CPU|path|alu|Add0~26 ;
wire \CPU|path|alu|Add0~30 ;
wire \CPU|path|alu|Add0~34 ;
wire \CPU|path|alu|Add0~38 ;
wire \CPU|path|alu|Add0~42 ;
wire \CPU|path|alu|Add0~46 ;
wire \CPU|path|alu|Add0~50 ;
wire \CPU|path|alu|Add0~54 ;
wire \CPU|path|alu|Add0~58 ;
wire \CPU|path|alu|Add0~61_sumout ;
wire \CPU|path|data_w_ram[15]~feeder_combout ;
wire \CPU|path|alu|Mux0~0_combout ;
wire \CPU|path|Mux0~0_combout ;
wire \CPU|path|registerfile|m~31_q ;
wire \CPU|path|registerfile|m~63_q ;
wire \CPU|path|registerfile|m~47_q ;
wire \CPU|path|registerfile|m~15feeder_combout ;
wire \CPU|path|registerfile|m~15_q ;
wire \CPU|path|registerfile|m~252_combout ;
wire \CPU|path|registerfile|m~111feeder_combout ;
wire \CPU|path|registerfile|m~111_q ;
wire \CPU|path|registerfile|m~95_q ;
wire \CPU|path|registerfile|m~127_q ;
wire \CPU|path|registerfile|m~79_q ;
wire \CPU|path|registerfile|m~188_combout ;
wire \CPU|path|val_B[14]~20_combout ;
wire \CPU|path|alu|Add0~57_sumout ;
wire \CPU|path|data_w_ram[14]~feeder_combout ;
wire \CPU|path|alu|Mux1~0_combout ;
wire \CPU|path|Mux1~0_combout ;
wire \CPU|path|registerfile|m~126feeder_combout ;
wire \CPU|path|registerfile|m~126_q ;
wire \CPU|path|registerfile|m~110feeder_combout ;
wire \CPU|path|registerfile|m~110_q ;
wire \CPU|path|registerfile|m~94feeder_combout ;
wire \CPU|path|registerfile|m~94_q ;
wire \CPU|path|registerfile|m~62feeder_combout ;
wire \CPU|path|registerfile|m~62_q ;
wire \CPU|path|registerfile|m~30feeder_combout ;
wire \CPU|path|registerfile|m~30_q ;
wire \CPU|path|registerfile|m~46_q ;
wire \CPU|path|registerfile|m~14_q ;
wire \CPU|path|registerfile|m~248_combout ;
wire \CPU|path|registerfile|m~78feeder_combout ;
wire \CPU|path|registerfile|m~78_q ;
wire \CPU|path|registerfile|m~184_combout ;
wire \CPU|path|val_B[13]~19_combout ;
wire \CPU|path|alu|Add0~53_sumout ;
wire \CPU|path|data_w_ram[13]~feeder_combout ;
wire \CPU|path|alu|Mux2~0_combout ;
wire \CPU|path|Mux2~0_combout ;
wire \CPU|path|registerfile|m~93feeder_combout ;
wire \CPU|path|registerfile|m~93_q ;
wire \CPU|path|registerfile|m~109feeder_combout ;
wire \CPU|path|registerfile|m~109_q ;
wire \CPU|path|registerfile|m~125_q ;
wire \CPU|path|registerfile|m~61_q ;
wire \CPU|path|registerfile|m~29_q ;
wire \CPU|path|registerfile|m~45_q ;
wire \CPU|path|registerfile|m~13_q ;
wire \CPU|path|registerfile|m~244_combout ;
wire \CPU|path|registerfile|m~77feeder_combout ;
wire \CPU|path|registerfile|m~77_q ;
wire \CPU|path|registerfile|m~180_combout ;
wire \CPU|path|val_B[12]~18_combout ;
wire \CPU|path|alu|Add0~49_sumout ;
wire \CPU|path|data_w_ram[12]~feeder_combout ;
wire \CPU|path|alu|Mux3~0_combout ;
wire \CPU|path|Mux3~1_combout ;
wire \CPU|path|registerfile|m~92_q ;
wire \CPU|path|registerfile|m~108feeder_combout ;
wire \CPU|path|registerfile|m~108_q ;
wire \CPU|path|registerfile|m~124feeder_combout ;
wire \CPU|path|registerfile|m~124_q ;
wire \CPU|path|registerfile|m~28feeder_combout ;
wire \CPU|path|registerfile|m~28_q ;
wire \CPU|path|registerfile|m~60_q ;
wire \CPU|path|registerfile|m~44_q ;
wire \CPU|path|registerfile|m~12_q ;
wire \CPU|path|registerfile|m~240_combout ;
wire \CPU|path|registerfile|m~76feeder_combout ;
wire \CPU|path|registerfile|m~76_q ;
wire \CPU|path|registerfile|m~176_combout ;
wire \CPU|path|val_B[11]~17_combout ;
wire \CPU|path|alu|Add0~45_sumout ;
wire \CPU|path|data_w_ram[11]~feeder_combout ;
wire \CPU|path|alu|Mux4~0_combout ;
wire \CPU|path|Mux4~0_combout ;
wire \CPU|path|registerfile|m~91feeder_combout ;
wire \CPU|path|registerfile|m~91_q ;
wire \CPU|path|registerfile|m~107_q ;
wire \CPU|path|registerfile|m~27feeder_combout ;
wire \CPU|path|registerfile|m~27_q ;
wire \CPU|path|registerfile|m~43_q ;
wire \CPU|path|registerfile|m~59_q ;
wire \CPU|path|registerfile|m~11_q ;
wire \CPU|path|registerfile|m~236_combout ;
wire \CPU|path|registerfile|m~123feeder_combout ;
wire \CPU|path|registerfile|m~123_q ;
wire \CPU|path|registerfile|m~75feeder_combout ;
wire \CPU|path|registerfile|m~75_q ;
wire \CPU|path|registerfile|m~172_combout ;
wire \CPU|path|val_B[10]~16_combout ;
wire \CPU|path|alu|Add0~41_sumout ;
wire \CPU|path|data_w_ram[10]~feeder_combout ;
wire \CPU|path|alu|Mux5~0_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU|path|Mux5~0_combout ;
wire \CPU|path|registerfile|m~122feeder_combout ;
wire \CPU|path|registerfile|m~122_q ;
wire \CPU|path|registerfile|m~90feeder_combout ;
wire \CPU|path|registerfile|m~90_q ;
wire \CPU|path|registerfile|m~106feeder_combout ;
wire \CPU|path|registerfile|m~106_q ;
wire \CPU|path|registerfile|m~58_q ;
wire \CPU|path|registerfile|m~26feeder_combout ;
wire \CPU|path|registerfile|m~26_q ;
wire \CPU|path|registerfile|m~42_q ;
wire \CPU|path|registerfile|m~10feeder_combout ;
wire \CPU|path|registerfile|m~10_q ;
wire \CPU|path|registerfile|m~232_combout ;
wire \CPU|path|registerfile|m~74feeder_combout ;
wire \CPU|path|registerfile|m~74_q ;
wire \CPU|path|registerfile|m~168_combout ;
wire \CPU|path|B[10]~DUPLICATE_q ;
wire \CPU|path|val_B[9]~15_combout ;
wire \CPU|path|alu|Add0~37_sumout ;
wire \CPU|path|data_w_ram[9]~feeder_combout ;
wire \CPU|path|alu|Mux6~0_combout ;
wire \CPU|path|Mux6~0_combout ;
wire \CPU|path|registerfile|m~89feeder_combout ;
wire \CPU|path|registerfile|m~89_q ;
wire \CPU|path|registerfile|m~121_q ;
wire \CPU|path|registerfile|m~105feeder_combout ;
wire \CPU|path|registerfile|m~105_q ;
wire \CPU|path|registerfile|m~57_q ;
wire \CPU|path|registerfile|m~25_q ;
wire \CPU|path|registerfile|m~41_q ;
wire \CPU|path|registerfile|m~9_q ;
wire \CPU|path|registerfile|m~228_combout ;
wire \CPU|path|registerfile|m~73feeder_combout ;
wire \CPU|path|registerfile|m~73_q ;
wire \CPU|path|registerfile|m~164_combout ;
wire \CPU|path|val_B[8]~14_combout ;
wire \CPU|path|alu|Add0~33_sumout ;
wire \CPU|path|data_w_ram[8]~feeder_combout ;
wire \CPU|path|data_w_ram[8]~DUPLICATE_q ;
wire \CPU|path|Mux7~0_combout ;
wire \CPU|path|registerfile|m~120_q ;
wire \CPU|path|registerfile|m~88feeder_combout ;
wire \CPU|path|registerfile|m~88_q ;
wire \CPU|path|registerfile|m~104feeder_combout ;
wire \CPU|path|registerfile|m~104_q ;
wire \CPU|path|registerfile|m~56_q ;
wire \CPU|path|registerfile|m~24_q ;
wire \CPU|path|registerfile|m~40_q ;
wire \CPU|path|registerfile|m~8_q ;
wire \CPU|path|registerfile|m~224_combout ;
wire \CPU|path|registerfile|m~72feeder_combout ;
wire \CPU|path|registerfile|m~72_q ;
wire \CPU|path|registerfile|m~160_combout ;
wire \CPU|path|B[8]~DUPLICATE_q ;
wire \CPU|path|val_B[7]~13_combout ;
wire \CPU|path|alu|Add0~29_sumout ;
wire \CPU|path|data_w_ram[7]~feeder_combout ;
wire \CPU|path|alu|Mux8~0_combout ;
wire \CPU|control|load_addr~0_combout ;
wire \CPU|Add0~14 ;
wire \CPU|Add0~17_sumout ;
wire \start_pc[4]~input_o ;
wire \CPU|Add0~18 ;
wire \CPU|Add0~21_sumout ;
wire \start_pc[5]~input_o ;
wire \CPU|Add0~22 ;
wire \CPU|Add0~25_sumout ;
wire \start_pc[6]~input_o ;
wire \CPU|Add0~26 ;
wire \CPU|Add0~29_sumout ;
wire \start_pc[7]~input_o ;
wire \CPU|ram_addr[7]~7_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU|path|Mux8~0_combout ;
wire \CPU|path|registerfile|m~119feeder_combout ;
wire \CPU|path|registerfile|m~119_q ;
wire \CPU|path|registerfile|m~87_q ;
wire \CPU|path|registerfile|m~103_q ;
wire \CPU|path|registerfile|m~55_q ;
wire \CPU|path|registerfile|m~23feeder_combout ;
wire \CPU|path|registerfile|m~23_q ;
wire \CPU|path|registerfile|m~39_q ;
wire \CPU|path|registerfile|m~7feeder_combout ;
wire \CPU|path|registerfile|m~7_q ;
wire \CPU|path|registerfile|m~220_combout ;
wire \CPU|path|registerfile|m~71feeder_combout ;
wire \CPU|path|registerfile|m~71_q ;
wire \CPU|path|registerfile|m~156_combout ;
wire \CPU|path|B[7]~DUPLICATE_q ;
wire \CPU|path|val_B[6]~12_combout ;
wire \CPU|path|alu|Add0~25_sumout ;
wire \CPU|path|data_w_ram[6]~feeder_combout ;
wire \CPU|path|alu|Mux9~0_combout ;
wire \CPU|ram_addr[6]~6_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU|path|Mux11~0_combout ;
wire \CPU|path|registerfile|m~116feeder_combout ;
wire \CPU|path|registerfile|m~116_q ;
wire \CPU|path|registerfile|m~84feeder_combout ;
wire \CPU|path|registerfile|m~84_q ;
wire \CPU|path|registerfile|m~100feeder_combout ;
wire \CPU|path|registerfile|m~100_q ;
wire \CPU|path|registerfile|m~52_q ;
wire \CPU|path|registerfile|m~20feeder_combout ;
wire \CPU|path|registerfile|m~20_q ;
wire \CPU|path|registerfile|m~36_q ;
wire \CPU|path|registerfile|m~4feeder_combout ;
wire \CPU|path|registerfile|m~4_q ;
wire \CPU|path|registerfile|m~208_combout ;
wire \CPU|path|registerfile|m~68feeder_combout ;
wire \CPU|path|registerfile|m~68_q ;
wire \CPU|path|registerfile|m~144_combout ;
wire \CPU|path|val_B[5]~11_combout ;
wire \CPU|path|alu|Add0~21_sumout ;
wire \CPU|path|data_w_ram[5]~feeder_combout ;
wire \CPU|path|alu|Mux10~0_combout ;
wire \CPU|ram_addr[5]~5_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU|path|Mux10~0_combout ;
wire \CPU|path|registerfile|m~85feeder_combout ;
wire \CPU|path|registerfile|m~85_q ;
wire \CPU|path|registerfile|m~101_q ;
wire \CPU|path|registerfile|m~53_q ;
wire \CPU|path|registerfile|m~37_q ;
wire \CPU|path|registerfile|m~21feeder_combout ;
wire \CPU|path|registerfile|m~21_q ;
wire \CPU|path|registerfile|m~5feeder_combout ;
wire \CPU|path|registerfile|m~5_q ;
wire \CPU|path|registerfile|m~212_combout ;
wire \CPU|path|registerfile|m~117feeder_combout ;
wire \CPU|path|registerfile|m~117_q ;
wire \CPU|path|registerfile|m~69feeder_combout ;
wire \CPU|path|registerfile|m~69_q ;
wire \CPU|path|registerfile|m~148_combout ;
wire \CPU|path|B[4]~DUPLICATE_q ;
wire \CPU|path|B[3]~DUPLICATE_q ;
wire \CPU|path|val_B[4]~10_combout ;
wire \CPU|path|alu|Add0~17_sumout ;
wire \CPU|path|data_w_ram[4]~feeder_combout ;
wire \CPU|path|alu|Mux11~0_combout ;
wire \CPU|ram_addr[4]~4_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU|path|val_B[3]~9_combout ;
wire \CPU|path|alu|Add0~13_sumout ;
wire \CPU|path|data_w_ram[3]~feeder_combout ;
wire \CPU|path|alu|Mux12~0_combout ;
wire \CPU|ram_addr[3]~3_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU|control|Equal19~0_combout ;
wire \CPU|control|WideOr1~0_combout ;
wire \CPU|control|WideOr1~combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU|decoder|Mux0~0_combout ;
wire \CPU|path|Mux13~0_combout ;
wire \CPU|path|registerfile|m~114feeder_combout ;
wire \CPU|path|registerfile|m~114_q ;
wire \CPU|path|registerfile|m~98feeder_combout ;
wire \CPU|path|registerfile|m~98_q ;
wire \CPU|path|registerfile|m~82feeder_combout ;
wire \CPU|path|registerfile|m~82_q ;
wire \CPU|path|registerfile|m~18_q ;
wire \CPU|path|registerfile|m~34_q ;
wire \CPU|path|registerfile|m~50_q ;
wire \CPU|path|registerfile|m~2feeder_combout ;
wire \CPU|path|registerfile|m~2_q ;
wire \CPU|path|registerfile|m~200_combout ;
wire \CPU|path|registerfile|m~66feeder_combout ;
wire \CPU|path|registerfile|m~66_q ;
wire \CPU|path|registerfile|m~136_combout ;
wire \CPU|path|val_B[2]~8_combout ;
wire \CPU|path|alu|Add0~9_sumout ;
wire \CPU|path|data_w_ram[2]~feeder_combout ;
wire \CPU|path|alu|Mux13~0_combout ;
wire \CPU|ram_addr[2]~2_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|control|Equal3~1_combout ;
wire \CPU|path|alu|Add0~5_sumout ;
wire \CPU|path|data_w_ram[1]~feeder_combout ;
wire \CPU|path|alu|Mux14~0_combout ;
wire \CPU|ram_addr[1]~1_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|control|WideOr7~0_combout ;
wire \CPU|control|state~6_combout ;
wire \CPU|control|Selector1~2_combout ;
wire \CPU|control|Selector1~0_combout ;
wire \CPU|control|Selector1~1_combout ;
wire \CPU|control|state~1_combout ;
wire \CPU|control|clear_pc~combout ;
wire \CPU|ram_addr[0]~0_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|control|Equal25~0_combout ;
wire \CPU|control|Equal31~0_combout ;
wire \RAM|m_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|ir[11]~DUPLICATE_q ;
wire \CPU|control|state~2_combout ;
wire \CPU|control|state~3_combout ;
wire \CPU|control|Selector4~0_combout ;
wire \CPU|control|Selector1~3_combout ;
wire \CPU|control|state~4_combout ;
wire \CPU|control|Selector2~1_combout ;
wire \CPU|control|Selector2~0_combout ;
wire \CPU|control|state~7_combout ;
wire \CPU|control|Equal3~0_combout ;
wire \CPU|control|Equal9~0_combout ;
wire \CPU|control|Selector3~0_combout ;
wire \CPU|control|Selector3~1_combout ;
wire \CPU|control|state~0_combout ;
wire \CPU|control|Equal30~1_combout ;
wire \CPU|path|alu|Add0~1_sumout ;
wire \CPU|path|out_datapath[0]~feeder_combout ;
wire \CPU|path|alu|Mux15~0_combout ;
wire [15:0] \CPU|path|out_datapath ;
wire [15:0] \CPU|path|data_w_ram ;
wire [15:0] \CPU|path|A ;
wire [7:0] \CPU|pc ;
wire [15:0] \CPU|ir ;
wire [4:0] \CPU|control|state ;
wire [15:0] \CPU|path|B ;
wire [7:0] \CPU|dr ;

wire [39:0] \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM|m_rtl_0|auto_generated|ram_block1a1  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM|m_rtl_0|auto_generated|ram_block1a2  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM|m_rtl_0|auto_generated|ram_block1a3  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM|m_rtl_0|auto_generated|ram_block1a4  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM|m_rtl_0|auto_generated|ram_block1a5  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM|m_rtl_0|auto_generated|ram_block1a6  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM|m_rtl_0|auto_generated|ram_block1a7  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RAM|m_rtl_0|auto_generated|ram_block1a8  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RAM|m_rtl_0|auto_generated|ram_block1a9  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RAM|m_rtl_0|auto_generated|ram_block1a10  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RAM|m_rtl_0|auto_generated|ram_block1a11  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RAM|m_rtl_0|auto_generated|ram_block1a12  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RAM|m_rtl_0|auto_generated|ram_block1a13  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RAM|m_rtl_0|auto_generated|ram_block1a14  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RAM|m_rtl_0|auto_generated|ram_block1a15  = \RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \out[0]~output (
	.i(\CPU|path|out_datapath [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \out[1]~output (
	.i(\CPU|path|data_w_ram [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \out[2]~output (
	.i(\CPU|path|data_w_ram [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \out[3]~output (
	.i(\CPU|path|data_w_ram [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \out[4]~output (
	.i(\CPU|path|data_w_ram [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \out[5]~output (
	.i(\CPU|path|data_w_ram [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \out[6]~output (
	.i(\CPU|path|data_w_ram [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \out[7]~output (
	.i(\CPU|path|data_w_ram [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \out[8]~output (
	.i(\CPU|path|data_w_ram[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \out[9]~output (
	.i(\CPU|path|data_w_ram [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \out[10]~output (
	.i(\CPU|path|data_w_ram [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \out[11]~output (
	.i(\CPU|path|data_w_ram [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \out[12]~output (
	.i(\CPU|path|data_w_ram [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \out[13]~output (
	.i(\CPU|path|data_w_ram [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \out[14]~output (
	.i(\CPU|path|data_w_ram [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \out[15]~output (
	.i(\CPU|path|data_w_ram [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N0
cyclonev_lcell_comb \CPU|Add0~1 (
// Equation(s):
// \CPU|Add0~1_sumout  = SUM(( \CPU|pc [0] ) + ( VCC ) + ( !VCC ))
// \CPU|Add0~2  = CARRY(( \CPU|pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~1_sumout ),
	.cout(\CPU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~1 .extended_lut = "off";
defparam \CPU|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \start_pc[0]~input (
	.i(start_pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[0]~input_o ));
// synopsys translate_off
defparam \start_pc[0]~input .bus_hold = "false";
defparam \start_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N54
cyclonev_lcell_comb \CPU|control|state~5 (
// Equation(s):
// \CPU|control|state~5_combout  = ( !\CPU|control|state [0] & ( (!\CPU|control|state [4] & (\CPU|control|state [3] & \CPU|control|state [2])) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~5 .extended_lut = "off";
defparam \CPU|control|state~5 .lut_mask = 64'h0202020200000000;
defparam \CPU|control|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N27
cyclonev_lcell_comb \CPU|control|Equal30~0 (
// Equation(s):
// \CPU|control|Equal30~0_combout  = ( !\CPU|control|state [3] & ( (!\CPU|control|state [2] & \CPU|control|state [4]) ) )

	.dataa(!\CPU|control|state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|control|state [4]),
	.datae(gnd),
	.dataf(!\CPU|control|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal30~0 .extended_lut = "off";
defparam \CPU|control|Equal30~0 .lut_mask = 64'h00AA00AA00000000;
defparam \CPU|control|Equal30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N3
cyclonev_lcell_comb \CPU|Add0~5 (
// Equation(s):
// \CPU|Add0~5_sumout  = SUM(( \CPU|pc [1] ) + ( GND ) + ( \CPU|Add0~2  ))
// \CPU|Add0~6  = CARRY(( \CPU|pc [1] ) + ( GND ) + ( \CPU|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~5_sumout ),
	.cout(\CPU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~5 .extended_lut = "off";
defparam \CPU|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \start_pc[1]~input (
	.i(start_pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[1]~input_o ));
// synopsys translate_off
defparam \start_pc[1]~input .bus_hold = "false";
defparam \start_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \CPU|control|load_pc~0 (
// Equation(s):
// \CPU|control|load_pc~0_combout  = ( !\CPU|control|state [3] & ( !\CPU|control|state [4] & ( (!\CPU|control|state [2] & (!\CPU|control|state [0] & \CPU|control|state [1])) # (\CPU|control|state [2] & (\CPU|control|state [0] & !\CPU|control|state [1])) ) ) 
// )

	.dataa(!\CPU|control|state [2]),
	.datab(!\CPU|control|state [0]),
	.datac(!\CPU|control|state [1]),
	.datad(gnd),
	.datae(!\CPU|control|state [3]),
	.dataf(!\CPU|control|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|load_pc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|load_pc~0 .extended_lut = "off";
defparam \CPU|control|load_pc~0 .lut_mask = 64'h1818000000000000;
defparam \CPU|control|load_pc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N5
dffeas \CPU|pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~5_sumout ),
	.asdata(\start_pc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[1] .is_wysiwyg = "true";
defparam \CPU|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N6
cyclonev_lcell_comb \CPU|Add0~9 (
// Equation(s):
// \CPU|Add0~9_sumout  = SUM(( \CPU|pc [2] ) + ( GND ) + ( \CPU|Add0~6  ))
// \CPU|Add0~10  = CARRY(( \CPU|pc [2] ) + ( GND ) + ( \CPU|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~9_sumout ),
	.cout(\CPU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~9 .extended_lut = "off";
defparam \CPU|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \start_pc[2]~input (
	.i(start_pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[2]~input_o ));
// synopsys translate_off
defparam \start_pc[2]~input .bus_hold = "false";
defparam \start_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y10_N8
dffeas \CPU|pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~9_sumout ),
	.asdata(\start_pc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[2] .is_wysiwyg = "true";
defparam \CPU|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N3
cyclonev_lcell_comb \CPU|control|WideNor4 (
// Equation(s):
// \CPU|control|WideNor4~combout  = ( \CPU|control|state [2] & ( !\CPU|control|state [4] & ( (!\CPU|control|state [0] & (!\CPU|control|state [3] & !\CPU|control|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|control|state [0]),
	.datac(!\CPU|control|state [3]),
	.datad(!\CPU|control|state [1]),
	.datae(!\CPU|control|state [2]),
	.dataf(!\CPU|control|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideNor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideNor4 .extended_lut = "off";
defparam \CPU|control|WideNor4 .lut_mask = 64'h0000C00000000000;
defparam \CPU|control|WideNor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N13
dffeas \CPU|ir[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[11] .is_wysiwyg = "true";
defparam \CPU|ir[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N36
cyclonev_lcell_comb \CPU|control|Equal29~0 (
// Equation(s):
// \CPU|control|Equal29~0_combout  = ( !\CPU|control|state [0] & ( (!\CPU|control|state [3] & (\CPU|control|state [4] & !\CPU|control|state [2])) ) )

	.dataa(gnd),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [4]),
	.datad(!\CPU|control|state [2]),
	.datae(gnd),
	.dataf(!\CPU|control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal29~0 .extended_lut = "off";
defparam \CPU|control|Equal29~0 .lut_mask = 64'h0C000C0000000000;
defparam \CPU|control|Equal29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N45
cyclonev_lcell_comb \CPU|control|Equal23~0 (
// Equation(s):
// \CPU|control|Equal23~0_combout  = ( \CPU|control|state [0] & ( (!\CPU|control|state [4] & (\CPU|control|state [1] & (\CPU|control|state [3] & \CPU|control|state [2]))) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [1]),
	.datac(!\CPU|control|state [3]),
	.datad(!\CPU|control|state [2]),
	.datae(gnd),
	.dataf(!\CPU|control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal23~0 .extended_lut = "off";
defparam \CPU|control|Equal23~0 .lut_mask = 64'h0000000000020002;
defparam \CPU|control|Equal23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N9
cyclonev_lcell_comb \CPU|Add0~13 (
// Equation(s):
// \CPU|Add0~13_sumout  = SUM(( \CPU|pc [3] ) + ( GND ) + ( \CPU|Add0~10  ))
// \CPU|Add0~14  = CARRY(( \CPU|pc [3] ) + ( GND ) + ( \CPU|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~13_sumout ),
	.cout(\CPU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~13 .extended_lut = "off";
defparam \CPU|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \start_pc[3]~input (
	.i(start_pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[3]~input_o ));
// synopsys translate_off
defparam \start_pc[3]~input .bus_hold = "false";
defparam \start_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y10_N11
dffeas \CPU|pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~13_sumout ),
	.asdata(\start_pc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[3] .is_wysiwyg = "true";
defparam \CPU|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \CPU|control|WideOr7~1 (
// Equation(s):
// \CPU|control|WideOr7~1_combout  = ( \CPU|ir [13] & ( \CPU|control|state [3] & ( (!\CPU|ir[11]~DUPLICATE_q  & (!\CPU|ir [12] & (\CPU|ir [14] & !\CPU|ir [15]))) ) ) ) # ( !\CPU|ir [13] & ( \CPU|control|state [3] & ( (!\CPU|ir[11]~DUPLICATE_q  & (!\CPU|ir 
// [12] & (!\CPU|ir [14] & \CPU|ir [15]))) ) ) )

	.dataa(!\CPU|ir[11]~DUPLICATE_q ),
	.datab(!\CPU|ir [12]),
	.datac(!\CPU|ir [14]),
	.datad(!\CPU|ir [15]),
	.datae(!\CPU|ir [13]),
	.dataf(!\CPU|control|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr7~1 .extended_lut = "off";
defparam \CPU|control|WideOr7~1 .lut_mask = 64'h0000000000800800;
defparam \CPU|control|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \CPU|control|WideOr7~2 (
// Equation(s):
// \CPU|control|WideOr7~2_combout  = ( \CPU|control|state [0] & ( \CPU|control|WideOr7~1_combout  & ( (!\CPU|control|state [4] & (!\CPU|control|state [3] & (!\CPU|control|state [1] $ (!\CPU|control|state [2])))) ) ) ) # ( !\CPU|control|state [0] & ( 
// \CPU|control|WideOr7~1_combout  & ( (!\CPU|control|state [4] & (!\CPU|control|state [1] & \CPU|control|state [2])) ) ) ) # ( \CPU|control|state [0] & ( !\CPU|control|WideOr7~1_combout  & ( (!\CPU|control|state [4] & (!\CPU|control|state [3] & 
// (!\CPU|control|state [1] $ (!\CPU|control|state [2])))) ) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [1]),
	.datad(!\CPU|control|state [2]),
	.datae(!\CPU|control|state [0]),
	.dataf(!\CPU|control|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr7~2 .extended_lut = "off";
defparam \CPU|control|WideOr7~2 .lut_mask = 64'h0000088000A00880;
defparam \CPU|control|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N6
cyclonev_lcell_comb \CPU|control|Equal0~0 (
// Equation(s):
// \CPU|control|Equal0~0_combout  = ( \CPU|ir [12] & ( (!\CPU|ir [13] & (\CPU|ir [15] & (!\CPU|ir [11] & \CPU|ir [14]))) ) )

	.dataa(!\CPU|ir [13]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir [11]),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|ir [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal0~0 .extended_lut = "off";
defparam \CPU|control|Equal0~0 .lut_mask = 64'h0000000000200020;
defparam \CPU|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N39
cyclonev_lcell_comb \CPU|control|Equal4~0 (
// Equation(s):
// \CPU|control|Equal4~0_combout  = ( \CPU|control|state [1] & ( (!\CPU|control|state [4] & (!\CPU|control|state [3] & (\CPU|control|state [0] & \CPU|control|state [2]))) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [0]),
	.datad(!\CPU|control|state [2]),
	.datae(gnd),
	.dataf(!\CPU|control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal4~0 .extended_lut = "off";
defparam \CPU|control|Equal4~0 .lut_mask = 64'h0000000000080008;
defparam \CPU|control|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N33
cyclonev_lcell_comb \CPU|control|Equal0~1 (
// Equation(s):
// \CPU|control|Equal0~1_combout  = ( \CPU|control|state [2] & ( \CPU|control|state [1] & ( (!\CPU|control|state [4] & (!\CPU|control|state [3] & !\CPU|control|state [0])) ) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(gnd),
	.datac(!\CPU|control|state [3]),
	.datad(!\CPU|control|state [0]),
	.datae(!\CPU|control|state [2]),
	.dataf(!\CPU|control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal0~1 .extended_lut = "off";
defparam \CPU|control|Equal0~1 .lut_mask = 64'h000000000000A000;
defparam \CPU|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N18
cyclonev_lcell_comb \CPU|control|WideOr2~0 (
// Equation(s):
// \CPU|control|WideOr2~0_combout  = ( \CPU|control|Equal0~1_combout  & ( \CPU|control|Equal0~0_combout  ) ) # ( !\CPU|control|Equal0~1_combout  & ( (\CPU|control|Equal0~0_combout  & \CPU|control|Equal4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|control|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\CPU|control|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr2~0 .extended_lut = "off";
defparam \CPU|control|WideOr2~0 .lut_mask = 64'h0033003333333333;
defparam \CPU|control|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N33
cyclonev_lcell_comb \CPU|path|Mux3~0 (
// Equation(s):
// \CPU|path|Mux3~0_combout  = ( \CPU|control|Equal23~0_combout  & ( \CPU|control|Equal19~0_combout  ) ) # ( !\CPU|control|Equal23~0_combout  & ( (\CPU|control|Equal4~0_combout  & \CPU|control|Equal19~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|control|Equal4~0_combout ),
	.datad(!\CPU|control|Equal19~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Equal23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux3~0 .extended_lut = "off";
defparam \CPU|path|Mux3~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \CPU|path|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \CPU|control|Equal42~0 (
// Equation(s):
// \CPU|control|Equal42~0_combout  = ( !\CPU|control|state [2] & ( !\CPU|control|state [4] & ( \CPU|control|state [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|control|state [0]),
	.datad(gnd),
	.datae(!\CPU|control|state [2]),
	.dataf(!\CPU|control|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal42~0 .extended_lut = "off";
defparam \CPU|control|Equal42~0 .lut_mask = 64'h0F0F000000000000;
defparam \CPU|control|Equal42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N54
cyclonev_lcell_comb \CPU|control|WideOr5~0 (
// Equation(s):
// \CPU|control|WideOr5~0_combout  = ( !\CPU|ir[11]~DUPLICATE_q  & ( !\CPU|ir [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ir [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ir[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr5~0 .extended_lut = "off";
defparam \CPU|control|WideOr5~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|control|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N12
cyclonev_lcell_comb \CPU|control|WideOr5~1 (
// Equation(s):
// \CPU|control|WideOr5~1_combout  = ( \CPU|control|state [3] & ( (\CPU|ir [15] & ((!\CPU|ir [13] & (\CPU|control|WideOr5~0_combout  & \CPU|ir [14])) # (\CPU|ir [13] & ((!\CPU|ir [14]))))) ) )

	.dataa(!\CPU|ir [15]),
	.datab(!\CPU|ir [13]),
	.datac(!\CPU|control|WideOr5~0_combout ),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|control|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr5~1 .extended_lut = "off";
defparam \CPU|control|WideOr5~1 .lut_mask = 64'h0000000011041104;
defparam \CPU|control|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N30
cyclonev_lcell_comb \CPU|control|WideOr5~2 (
// Equation(s):
// \CPU|control|WideOr5~2_combout  = ( \CPU|control|WideOr5~1_combout  & ( (!\CPU|control|state [1] & (((\CPU|control|Equal29~0_combout  & \CPU|control|Equal25~0_combout )) # (\CPU|control|Equal42~0_combout ))) ) ) # ( !\CPU|control|WideOr5~1_combout  & ( 
// (!\CPU|control|state [1] & (\CPU|control|Equal29~0_combout  & \CPU|control|Equal25~0_combout )) ) )

	.dataa(!\CPU|control|state [1]),
	.datab(!\CPU|control|Equal29~0_combout ),
	.datac(!\CPU|control|Equal25~0_combout ),
	.datad(!\CPU|control|Equal42~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr5~2 .extended_lut = "off";
defparam \CPU|control|WideOr5~2 .lut_mask = 64'h0202020202AA02AA;
defparam \CPU|control|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N28
dffeas \CPU|path|B[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N2
dffeas \CPU|ir[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|ir[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N18
cyclonev_lcell_comb \CPU|path|val_B[2]~5 (
// Equation(s):
// \CPU|path|val_B[2]~5_combout  = ( \CPU|ir [3] & ( (!\CPU|ir [13] & (\CPU|ir [15] & !\CPU|ir [14])) ) ) # ( !\CPU|ir [3] & ( (!\CPU|ir[4]~DUPLICATE_q ) # ((!\CPU|ir [13] & (\CPU|ir [15] & !\CPU|ir [14]))) ) )

	.dataa(!\CPU|ir [13]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir[4]~DUPLICATE_q ),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|ir [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[2]~5 .extended_lut = "off";
defparam \CPU|path|val_B[2]~5 .lut_mask = 64'hF2F0F2F022002200;
defparam \CPU|path|val_B[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N51
cyclonev_lcell_comb \CPU|path|val_B[2]~6 (
// Equation(s):
// \CPU|path|val_B[2]~6_combout  = ( \CPU|control|Equal3~0_combout  & ( (!\CPU|path|val_B[2]~5_combout  & (!\CPU|control|Equal25~0_combout  & !\CPU|control|Equal19~0_combout )) ) ) # ( !\CPU|control|Equal3~0_combout  & ( !\CPU|path|val_B[2]~5_combout  ) )

	.dataa(!\CPU|path|val_B[2]~5_combout ),
	.datab(gnd),
	.datac(!\CPU|control|Equal25~0_combout ),
	.datad(!\CPU|control|Equal19~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[2]~6 .extended_lut = "off";
defparam \CPU|path|val_B[2]~6 .lut_mask = 64'hAAAAAAAAA000A000;
defparam \CPU|path|val_B[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N33
cyclonev_lcell_comb \CPU|path|val_B[15]~3 (
// Equation(s):
// \CPU|path|val_B[15]~3_combout  = ( !\CPU|ir [4] & ( ((!\CPU|ir [15]) # (\CPU|ir [14])) # (\CPU|ir [13]) ) )

	.dataa(!\CPU|ir [13]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ir [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[15]~3 .extended_lut = "off";
defparam \CPU|path|val_B[15]~3 .lut_mask = 64'hDFDFDFDF00000000;
defparam \CPU|path|val_B[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N57
cyclonev_lcell_comb \CPU|path|val_B[2]~4 (
// Equation(s):
// \CPU|path|val_B[2]~4_combout  = ( \CPU|path|val_B[15]~3_combout  & ( (!\CPU|ir [3] & ((!\CPU|control|Equal3~0_combout ) # ((!\CPU|control|Equal25~0_combout  & !\CPU|control|Equal19~0_combout )))) ) ) # ( !\CPU|path|val_B[15]~3_combout  & ( 
// (!\CPU|control|Equal3~0_combout ) # ((!\CPU|control|Equal25~0_combout  & !\CPU|control|Equal19~0_combout )) ) )

	.dataa(!\CPU|ir [3]),
	.datab(!\CPU|control|Equal25~0_combout ),
	.datac(!\CPU|control|Equal3~0_combout ),
	.datad(!\CPU|control|Equal19~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|val_B[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[2]~4 .extended_lut = "off";
defparam \CPU|path|val_B[2]~4 .lut_mask = 64'hFCF0FCF0A8A0A8A0;
defparam \CPU|path|val_B[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N47
dffeas \CPU|path|B[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[10] .is_wysiwyg = "true";
defparam \CPU|path|B[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N52
dffeas \CPU|path|B[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N33
cyclonev_lcell_comb \CPU|path|val_B[15]~22 (
// Equation(s):
// \CPU|path|val_B[15]~22_combout  = ( \CPU|ir [15] & ( \CPU|ir [13] & ( (\CPU|path|B[14]~DUPLICATE_q  & (!\CPU|ir [4] & \CPU|ir [3])) ) ) ) # ( !\CPU|ir [15] & ( \CPU|ir [13] & ( (\CPU|path|B[14]~DUPLICATE_q  & (!\CPU|ir [4] & \CPU|ir [3])) ) ) ) # ( 
// \CPU|ir [15] & ( !\CPU|ir [13] & ( (\CPU|ir [14] & (\CPU|path|B[14]~DUPLICATE_q  & (!\CPU|ir [4] & \CPU|ir [3]))) ) ) ) # ( !\CPU|ir [15] & ( !\CPU|ir [13] & ( (\CPU|path|B[14]~DUPLICATE_q  & (!\CPU|ir [4] & \CPU|ir [3])) ) ) )

	.dataa(!\CPU|ir [14]),
	.datab(!\CPU|path|B[14]~DUPLICATE_q ),
	.datac(!\CPU|ir [4]),
	.datad(!\CPU|ir [3]),
	.datae(!\CPU|ir [15]),
	.dataf(!\CPU|ir [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[15]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[15]~22 .extended_lut = "off";
defparam \CPU|path|val_B[15]~22 .lut_mask = 64'h0030001000300030;
defparam \CPU|path|val_B[15]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N27
cyclonev_lcell_comb \CPU|path|val_B[15]~21 (
// Equation(s):
// \CPU|path|val_B[15]~21_combout  = ( \CPU|ir [3] & ( \CPU|ir [4] & ( \CPU|path|B [15] ) ) ) # ( !\CPU|ir [3] & ( \CPU|ir [4] & ( (!\CPU|ir [14] & (\CPU|ir [15] & (!\CPU|ir [13] & \CPU|path|B [15]))) ) ) ) # ( \CPU|ir [3] & ( !\CPU|ir [4] & ( (!\CPU|ir [14] 
// & (\CPU|ir [15] & (!\CPU|ir [13] & \CPU|path|B [15]))) ) ) ) # ( !\CPU|ir [3] & ( !\CPU|ir [4] & ( \CPU|path|B [15] ) ) )

	.dataa(!\CPU|ir [14]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir [13]),
	.datad(!\CPU|path|B [15]),
	.datae(!\CPU|ir [3]),
	.dataf(!\CPU|ir [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[15]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[15]~21 .extended_lut = "off";
defparam \CPU|path|val_B[15]~21 .lut_mask = 64'h00FF0020002000FF;
defparam \CPU|path|val_B[15]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N51
cyclonev_lcell_comb \CPU|path|val_B[15]~23 (
// Equation(s):
// \CPU|path|val_B[15]~23_combout  = ( \CPU|path|val_B[15]~21_combout  & ( \CPU|control|Equal19~0_combout  & ( (!\CPU|control|Equal3~0_combout ) # (\CPU|ir [4]) ) ) ) # ( !\CPU|path|val_B[15]~21_combout  & ( \CPU|control|Equal19~0_combout  & ( 
// (!\CPU|control|Equal3~0_combout  & (\CPU|path|val_B[15]~22_combout )) # (\CPU|control|Equal3~0_combout  & ((\CPU|ir [4]))) ) ) ) # ( \CPU|path|val_B[15]~21_combout  & ( !\CPU|control|Equal19~0_combout  & ( (!\CPU|control|Equal3~0_combout ) # 
// ((!\CPU|control|Equal25~0_combout ) # (\CPU|ir [4])) ) ) ) # ( !\CPU|path|val_B[15]~21_combout  & ( !\CPU|control|Equal19~0_combout  & ( (!\CPU|control|Equal3~0_combout  & (\CPU|path|val_B[15]~22_combout )) # (\CPU|control|Equal3~0_combout  & 
// ((!\CPU|control|Equal25~0_combout  & (\CPU|path|val_B[15]~22_combout )) # (\CPU|control|Equal25~0_combout  & ((\CPU|ir [4]))))) ) ) )

	.dataa(!\CPU|path|val_B[15]~22_combout ),
	.datab(!\CPU|control|Equal3~0_combout ),
	.datac(!\CPU|ir [4]),
	.datad(!\CPU|control|Equal25~0_combout ),
	.datae(!\CPU|path|val_B[15]~21_combout ),
	.dataf(!\CPU|control|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[15]~23 .extended_lut = "off";
defparam \CPU|path|val_B[15]~23 .lut_mask = 64'h5547FFCF4747CFCF;
defparam \CPU|path|val_B[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N42
cyclonev_lcell_comb \CPU|control|Equal5~0 (
// Equation(s):
// \CPU|control|Equal5~0_combout  = ( \CPU|control|state [3] & ( (!\CPU|control|state [4] & (!\CPU|control|state [1] & (!\CPU|control|state [2] & !\CPU|control|state [0]))) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [1]),
	.datac(!\CPU|control|state [2]),
	.datad(!\CPU|control|state [0]),
	.datae(gnd),
	.dataf(!\CPU|control|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal5~0 .extended_lut = "off";
defparam \CPU|control|Equal5~0 .lut_mask = 64'h0000000080008000;
defparam \CPU|control|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N30
cyclonev_lcell_comb \CPU|control|WideOr0~0 (
// Equation(s):
// \CPU|control|WideOr0~0_combout  = ( \CPU|ir [13] & ( \CPU|control|Equal5~0_combout  & ( (!\CPU|ir [14] & (\CPU|ir [15] & ((!\CPU|ir [12]) # (!\CPU|ir[11]~DUPLICATE_q )))) # (\CPU|ir [14] & (!\CPU|ir [12] & (!\CPU|ir[11]~DUPLICATE_q  & !\CPU|ir [15]))) ) ) 
// ) # ( !\CPU|ir [13] & ( \CPU|control|Equal5~0_combout  & ( (!\CPU|ir [12] & (!\CPU|ir[11]~DUPLICATE_q  & (!\CPU|ir [14] & \CPU|ir [15]))) ) ) )

	.dataa(!\CPU|ir [12]),
	.datab(!\CPU|ir[11]~DUPLICATE_q ),
	.datac(!\CPU|ir [14]),
	.datad(!\CPU|ir [15]),
	.datae(!\CPU|ir [13]),
	.dataf(!\CPU|control|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr0~0 .extended_lut = "off";
defparam \CPU|control|WideOr0~0 .lut_mask = 64'h00000000008008E0;
defparam \CPU|control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N8
dffeas \CPU|path|A[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[15] .is_wysiwyg = "true";
defparam \CPU|path|A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N2
dffeas \CPU|path|A[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[14] .is_wysiwyg = "true";
defparam \CPU|path|A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N38
dffeas \CPU|path|A[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[13] .is_wysiwyg = "true";
defparam \CPU|path|A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N14
dffeas \CPU|path|A[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[12] .is_wysiwyg = "true";
defparam \CPU|path|A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N32
dffeas \CPU|path|A[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[11] .is_wysiwyg = "true";
defparam \CPU|path|A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N38
dffeas \CPU|path|A[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[10] .is_wysiwyg = "true";
defparam \CPU|path|A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N57
cyclonev_lcell_comb \CPU|path|A[9]~feeder (
// Equation(s):
// \CPU|path|A[9]~feeder_combout  = ( \CPU|path|registerfile|m~164_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|registerfile|m~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|A[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|A[9]~feeder .extended_lut = "off";
defparam \CPU|path|A[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|A[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N58
dffeas \CPU|path|A[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|A[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[9] .is_wysiwyg = "true";
defparam \CPU|path|A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N26
dffeas \CPU|path|A[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[8] .is_wysiwyg = "true";
defparam \CPU|path|A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N14
dffeas \CPU|path|A[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[7] .is_wysiwyg = "true";
defparam \CPU|path|A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \CPU|path|alu|Mux7~0 (
// Equation(s):
// \CPU|path|alu|Mux7~0_combout  = ( \CPU|control|Equal3~1_combout  & ( (\CPU|ir [11] & !\CPU|path|val_B[8]~14_combout ) ) ) # ( !\CPU|control|Equal3~1_combout  & ( (!\CPU|ir [11] & (!\CPU|control|Equal30~1_combout  & (\CPU|path|val_B[8]~14_combout  & 
// \CPU|path|A [8]))) # (\CPU|ir [11] & (((!\CPU|path|val_B[8]~14_combout )))) ) )

	.dataa(!\CPU|ir [11]),
	.datab(!\CPU|control|Equal30~1_combout ),
	.datac(!\CPU|path|val_B[8]~14_combout ),
	.datad(!\CPU|path|A [8]),
	.datae(gnd),
	.dataf(!\CPU|control|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux7~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux7~0 .lut_mask = 64'h5058505850505050;
defparam \CPU|path|alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N42
cyclonev_lcell_comb \CPU|control|WideOr6 (
// Equation(s):
// \CPU|control|WideOr6~combout  = ( \CPU|ir [13] & ( \CPU|ir [15] & ( ((\CPU|control|Equal3~0_combout  & !\CPU|ir [14])) # (\CPU|control|Equal30~1_combout ) ) ) ) # ( !\CPU|ir [13] & ( \CPU|ir [15] & ( ((\CPU|control|WideOr5~0_combout  & 
// \CPU|control|Equal3~0_combout )) # (\CPU|control|Equal30~1_combout ) ) ) ) # ( \CPU|ir [13] & ( !\CPU|ir [15] & ( ((\CPU|control|WideOr5~0_combout  & (\CPU|control|Equal3~0_combout  & \CPU|ir [14]))) # (\CPU|control|Equal30~1_combout ) ) ) ) # ( !\CPU|ir 
// [13] & ( !\CPU|ir [15] & ( \CPU|control|Equal30~1_combout  ) ) )

	.dataa(!\CPU|control|WideOr5~0_combout ),
	.datab(!\CPU|control|Equal3~0_combout ),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|ir [14]),
	.datae(!\CPU|ir [13]),
	.dataf(!\CPU|ir [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr6 .extended_lut = "off";
defparam \CPU|control|WideOr6 .lut_mask = 64'h0F0F0F1F1F1F3F0F;
defparam \CPU|control|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N16
dffeas \CPU|path|data_w_ram[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[8]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[8] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \RAM|m_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU|control|Equal31~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|path|data_w_ram [15],\CPU|path|data_w_ram [14],\CPU|path|data_w_ram [13],\CPU|path|data_w_ram [12],\CPU|path|data_w_ram [11],\CPU|path|data_w_ram [10],\CPU|path|data_w_ram [9],\CPU|path|data_w_ram [8],
\CPU|path|data_w_ram [7],\CPU|path|data_w_ram [6],\CPU|path|data_w_ram [5],\CPU|path|data_w_ram [4],\CPU|path|data_w_ram [3],\CPU|path|data_w_ram [2],\CPU|path|data_w_ram [1],\CPU|path|out_datapath [0]}),
	.portaaddr({\CPU|ram_addr[7]~7_combout ,\CPU|ram_addr[6]~6_combout ,\CPU|ram_addr[5]~5_combout ,\CPU|ram_addr[4]~4_combout ,\CPU|ram_addr[3]~3_combout ,\CPU|ram_addr[2]~2_combout ,\CPU|ram_addr[1]~1_combout ,\CPU|ram_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|ram_addr[7]~7_combout ,\CPU|ram_addr[6]~6_combout ,\CPU|ram_addr[5]~5_combout ,\CPU|ram_addr[4]~4_combout ,\CPU|ram_addr[3]~3_combout ,\CPU|ram_addr[2]~2_combout ,\CPU|ram_addr[1]~1_combout ,\CPU|ram_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM|m_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .init_file = "db/task1.ram0_ram_1d0cf.hdl.mif";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:RAM|altsyncram:m_rtl_0|altsyncram_vvq1:auto_generated|ALTSYNCRAM";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|m_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006400000000000000000000000000000000000000000000000000000000E000000000802F000000D11C000000D014000000E0000000006144000000D10C000000E000000000A3A7000000D711000000D32A";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N0
cyclonev_lcell_comb \CPU|ir[6]~feeder (
// Equation(s):
// \CPU|ir[6]~feeder_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ir[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ir[6]~feeder .extended_lut = "off";
defparam \CPU|ir[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ir[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N1
dffeas \CPU|ir[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|ir[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[6] .is_wysiwyg = "true";
defparam \CPU|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N39
cyclonev_lcell_comb \CPU|path|Mux9~0 (
// Equation(s):
// \CPU|path|Mux9~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a6  & ( ((!\CPU|control|WideOr2~0_combout  & (\CPU|path|data_w_ram [6])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir [6])))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a6  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & (\CPU|path|data_w_ram [6])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir [6]))))) ) )

	.dataa(!\CPU|path|Mux3~0_combout ),
	.datab(!\CPU|path|data_w_ram [6]),
	.datac(!\CPU|ir [6]),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(!\RAM|m_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux9~0 .extended_lut = "off";
defparam \CPU|path|Mux9~0 .lut_mask = 64'h220A775F220A775F;
defparam \CPU|path|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~118feeder (
// Equation(s):
// \CPU|path|registerfile|m~118feeder_combout  = ( \CPU|path|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~118feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N48
cyclonev_lcell_comb \CPU|control|WideOr3 (
// Equation(s):
// \CPU|control|WideOr3~combout  = ( \CPU|ir [13] & ( \CPU|ir [15] & ( (!\CPU|ir [14] & (\CPU|control|Equal4~0_combout  & ((!\CPU|ir[11]~DUPLICATE_q ) # (\CPU|ir [12])))) ) ) ) # ( !\CPU|ir [13] & ( \CPU|ir [15] & ( (\CPU|ir [14] & 
// (\CPU|control|Equal4~0_combout  & !\CPU|ir[11]~DUPLICATE_q )) ) ) ) # ( \CPU|ir [13] & ( !\CPU|ir [15] & ( (\CPU|ir [14] & (\CPU|control|Equal4~0_combout  & (!\CPU|ir [12] & !\CPU|ir[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|ir [14]),
	.datab(!\CPU|control|Equal4~0_combout ),
	.datac(!\CPU|ir [12]),
	.datad(!\CPU|ir[11]~DUPLICATE_q ),
	.datae(!\CPU|ir [13]),
	.dataf(!\CPU|ir [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr3 .extended_lut = "off";
defparam \CPU|control|WideOr3 .lut_mask = 64'h0000100011002202;
defparam \CPU|control|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N51
cyclonev_lcell_comb \CPU|control|WideOr0 (
// Equation(s):
// \CPU|control|WideOr0~combout  = ( !\CPU|control|WideOr0~0_combout  & ( (!\CPU|control|Equal4~0_combout ) # (!\CPU|control|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|control|Equal4~0_combout ),
	.datad(!\CPU|control|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr0 .extended_lut = "off";
defparam \CPU|control|WideOr0 .lut_mask = 64'hFFF0FFF000000000;
defparam \CPU|control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N21
cyclonev_lcell_comb \CPU|ir[1]~feeder (
// Equation(s):
// \CPU|ir[1]~feeder_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a1  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ir[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ir[1]~feeder .extended_lut = "off";
defparam \CPU|ir[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ir[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N23
dffeas \CPU|ir[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[1] .is_wysiwyg = "true";
defparam \CPU|ir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N17
dffeas \CPU|ir[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[9] .is_wysiwyg = "true";
defparam \CPU|ir[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N15
cyclonev_lcell_comb \CPU|decoder|Mux1~0 (
// Equation(s):
// \CPU|decoder|Mux1~0_combout  = ( \CPU|ir [6] & ( (!\CPU|control|WideOr1~combout  & (\CPU|control|WideOr0~combout )) # (\CPU|control|WideOr1~combout  & ((!\CPU|control|WideOr0~combout  & ((\CPU|ir [9]))) # (\CPU|control|WideOr0~combout  & (\CPU|ir [1])))) 
// ) ) # ( !\CPU|ir [6] & ( (\CPU|control|WideOr1~combout  & ((!\CPU|control|WideOr0~combout  & ((\CPU|ir [9]))) # (\CPU|control|WideOr0~combout  & (\CPU|ir [1])))) ) )

	.dataa(!\CPU|control|WideOr1~combout ),
	.datab(!\CPU|control|WideOr0~combout ),
	.datac(!\CPU|ir [1]),
	.datad(!\CPU|ir [9]),
	.datae(gnd),
	.dataf(!\CPU|ir [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoder|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoder|Mux1~0 .extended_lut = "off";
defparam \CPU|decoder|Mux1~0 .lut_mask = 64'h0145014523672367;
defparam \CPU|decoder|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N35
dffeas \CPU|ir[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[0] .is_wysiwyg = "true";
defparam \CPU|ir[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N14
dffeas \CPU|ir[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[8] .is_wysiwyg = "true";
defparam \CPU|ir[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N12
cyclonev_lcell_comb \CPU|decoder|Mux2~0 (
// Equation(s):
// \CPU|decoder|Mux2~0_combout  = ( \CPU|ir [5] & ( (!\CPU|control|WideOr1~combout  & (\CPU|control|WideOr0~combout )) # (\CPU|control|WideOr1~combout  & ((!\CPU|control|WideOr0~combout  & ((\CPU|ir [8]))) # (\CPU|control|WideOr0~combout  & (\CPU|ir [0])))) 
// ) ) # ( !\CPU|ir [5] & ( (\CPU|control|WideOr1~combout  & ((!\CPU|control|WideOr0~combout  & ((\CPU|ir [8]))) # (\CPU|control|WideOr0~combout  & (\CPU|ir [0])))) ) )

	.dataa(!\CPU|control|WideOr1~combout ),
	.datab(!\CPU|control|WideOr0~combout ),
	.datac(!\CPU|ir [0]),
	.datad(!\CPU|ir [8]),
	.datae(gnd),
	.dataf(!\CPU|ir [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoder|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoder|Mux2~0 .extended_lut = "off";
defparam \CPU|decoder|Mux2~0 .lut_mask = 64'h0145014523672367;
defparam \CPU|decoder|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N21
cyclonev_lcell_comb \CPU|path|registerfile|m~257 (
// Equation(s):
// \CPU|path|registerfile|m~257_combout  = ( \CPU|decoder|Mux2~0_combout  & ( (\CPU|decoder|Mux0~0_combout  & (\CPU|control|WideOr3~combout  & \CPU|decoder|Mux1~0_combout )) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\CPU|control|WideOr3~combout ),
	.datad(!\CPU|decoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~257 .extended_lut = "off";
defparam \CPU|path|registerfile|m~257 .lut_mask = 64'h0000000000050005;
defparam \CPU|path|registerfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N25
dffeas \CPU|path|registerfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~118 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~102feeder (
// Equation(s):
// \CPU|path|registerfile|m~102feeder_combout  = ( \CPU|path|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~102feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N9
cyclonev_lcell_comb \CPU|path|registerfile|m~259 (
// Equation(s):
// \CPU|path|registerfile|m~259_combout  = ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux2~0_combout  & (\CPU|control|WideOr3~combout  & \CPU|decoder|Mux0~0_combout )) ) )

	.dataa(!\CPU|decoder|Mux2~0_combout ),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(gnd),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~259 .extended_lut = "off";
defparam \CPU|path|registerfile|m~259 .lut_mask = 64'h0000000000220022;
defparam \CPU|path|registerfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N49
dffeas \CPU|path|registerfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~102 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~86feeder (
// Equation(s):
// \CPU|path|registerfile|m~86feeder_combout  = ( \CPU|path|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~86feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~256 (
// Equation(s):
// \CPU|path|registerfile|m~256_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (\CPU|control|WideOr3~combout  & (\CPU|decoder|Mux0~0_combout  & \CPU|decoder|Mux2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(!\CPU|decoder|Mux0~0_combout ),
	.datad(!\CPU|decoder|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~256 .extended_lut = "off";
defparam \CPU|path|registerfile|m~256 .lut_mask = 64'h0003000300000000;
defparam \CPU|path|registerfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N55
dffeas \CPU|path|registerfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~86 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~261 (
// Equation(s):
// \CPU|path|registerfile|m~261_combout  = ( \CPU|decoder|Mux2~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (\CPU|control|WideOr3~combout  & \CPU|decoder|Mux1~0_combout )) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(!\CPU|decoder|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~261 .extended_lut = "off";
defparam \CPU|path|registerfile|m~261 .lut_mask = 64'h0000000002020202;
defparam \CPU|path|registerfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N19
dffeas \CPU|path|registerfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~54 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N51
cyclonev_lcell_comb \CPU|path|registerfile|m~260 (
// Equation(s):
// \CPU|path|registerfile|m~260_combout  = ( \CPU|decoder|Mux2~0_combout  & ( (\CPU|control|WideOr3~combout  & (!\CPU|decoder|Mux0~0_combout  & !\CPU|decoder|Mux1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(!\CPU|decoder|Mux0~0_combout ),
	.datad(!\CPU|decoder|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~260 .extended_lut = "off";
defparam \CPU|path|registerfile|m~260 .lut_mask = 64'h0000000030003000;
defparam \CPU|path|registerfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N10
dffeas \CPU|path|registerfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~22 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~263 (
// Equation(s):
// \CPU|path|registerfile|m~263_combout  = ( !\CPU|decoder|Mux2~0_combout  & ( (\CPU|control|WideOr3~combout  & (\CPU|decoder|Mux1~0_combout  & !\CPU|decoder|Mux0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(!\CPU|decoder|Mux1~0_combout ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~263 .extended_lut = "off";
defparam \CPU|path|registerfile|m~263 .lut_mask = 64'h0300030000000000;
defparam \CPU|path|registerfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N41
dffeas \CPU|path|registerfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~38 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N51
cyclonev_lcell_comb \CPU|path|registerfile|m~6feeder (
// Equation(s):
// \CPU|path|registerfile|m~6feeder_combout  = ( \CPU|path|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~6feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N21
cyclonev_lcell_comb \CPU|path|registerfile|m~262 (
// Equation(s):
// \CPU|path|registerfile|m~262_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( !\CPU|decoder|Mux2~0_combout  & ( (\CPU|control|WideOr3~combout  & !\CPU|decoder|Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(!\CPU|decoder|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~262 .extended_lut = "off";
defparam \CPU|path|registerfile|m~262 .lut_mask = 64'h3030000000000000;
defparam \CPU|path|registerfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N52
dffeas \CPU|path|registerfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~6 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N18
cyclonev_lcell_comb \CPU|path|registerfile|m~216 (
// Equation(s):
// \CPU|path|registerfile|m~216_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~6_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~22_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~38_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~54_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~54_q ),
	.datab(!\CPU|path|registerfile|m~22_q ),
	.datac(!\CPU|path|registerfile|m~38_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~216 .extended_lut = "on";
defparam \CPU|path|registerfile|m~216 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~70feeder (
// Equation(s):
// \CPU|path|registerfile|m~70feeder_combout  = ( \CPU|path|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~70feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N6
cyclonev_lcell_comb \CPU|path|registerfile|m~258 (
// Equation(s):
// \CPU|path|registerfile|m~258_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (\CPU|control|WideOr3~combout  & (!\CPU|decoder|Mux2~0_combout  & \CPU|decoder|Mux0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|control|WideOr3~combout ),
	.datac(!\CPU|decoder|Mux2~0_combout ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|decoder|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~258 .extended_lut = "off";
defparam \CPU|path|registerfile|m~258 .lut_mask = 64'h0030003000000000;
defparam \CPU|path|registerfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N44
dffeas \CPU|path|registerfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~70 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N30
cyclonev_lcell_comb \CPU|path|registerfile|m~152 (
// Equation(s):
// \CPU|path|registerfile|m~152_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~216_combout ))))) # (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~216_combout  & 
// (\CPU|path|registerfile|m~70_q )) # (\CPU|path|registerfile|m~216_combout  & ((\CPU|path|registerfile|m~86_q )))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~216_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~216_combout  & ((\CPU|path|registerfile|m~102_q ))) # (\CPU|path|registerfile|m~216_combout  & (\CPU|path|registerfile|m~118_q ))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~118_q ),
	.datac(!\CPU|path|registerfile|m~102_q ),
	.datad(!\CPU|path|registerfile|m~86_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~216_combout ),
	.datag(!\CPU|path|registerfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~152 .extended_lut = "on";
defparam \CPU|path|registerfile|m~152 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|path|registerfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N32
dffeas \CPU|path|A[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[6] .is_wysiwyg = "true";
defparam \CPU|path|A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N2
dffeas \CPU|path|A[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[5] .is_wysiwyg = "true";
defparam \CPU|path|A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N56
dffeas \CPU|path|A[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[4] .is_wysiwyg = "true";
defparam \CPU|path|A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N3
cyclonev_lcell_comb \CPU|path|Mux12~0 (
// Equation(s):
// \CPU|path|Mux12~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a3  & ( \CPU|path|data_w_ram [3] & ( ((!\CPU|control|WideOr2~0_combout ) # (\CPU|path|Mux3~0_combout )) # (\CPU|ir [3]) ) ) ) # ( !\RAM|m_rtl_0|auto_generated|ram_block1a3  & ( 
// \CPU|path|data_w_ram [3] & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout ) # (\CPU|ir [3]))) ) ) ) # ( \RAM|m_rtl_0|auto_generated|ram_block1a3  & ( !\CPU|path|data_w_ram [3] & ( ((\CPU|ir [3] & \CPU|control|WideOr2~0_combout )) # 
// (\CPU|path|Mux3~0_combout ) ) ) ) # ( !\RAM|m_rtl_0|auto_generated|ram_block1a3  & ( !\CPU|path|data_w_ram [3] & ( (\CPU|ir [3] & (!\CPU|path|Mux3~0_combout  & \CPU|control|WideOr2~0_combout )) ) ) )

	.dataa(!\CPU|ir [3]),
	.datab(gnd),
	.datac(!\CPU|path|Mux3~0_combout ),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(!\RAM|m_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\CPU|path|data_w_ram [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux12~0 .extended_lut = "off";
defparam \CPU|path|Mux12~0 .lut_mask = 64'h00500F5FF050FF5F;
defparam \CPU|path|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N22
dffeas \CPU|path|registerfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~115 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N8
dffeas \CPU|path|registerfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~83 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N55
dffeas \CPU|path|registerfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~99 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N4
dffeas \CPU|path|registerfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~19 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N43
dffeas \CPU|path|registerfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~51 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N7
dffeas \CPU|path|registerfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~35 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N40
dffeas \CPU|path|registerfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~3 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~204 (
// Equation(s):
// \CPU|path|registerfile|m~204_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~3_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~19_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~35_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~51_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~19_q ),
	.datab(!\CPU|path|registerfile|m~51_q ),
	.datac(!\CPU|path|registerfile|m~35_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~204 .extended_lut = "on";
defparam \CPU|path|registerfile|m~204 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|path|registerfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~67feeder (
// Equation(s):
// \CPU|path|registerfile|m~67feeder_combout  = ( \CPU|path|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~67feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N26
dffeas \CPU|path|registerfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~67 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N36
cyclonev_lcell_comb \CPU|path|registerfile|m~140 (
// Equation(s):
// \CPU|path|registerfile|m~140_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~204_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~204_combout  & 
// ((\CPU|path|registerfile|m~67_q ))) # (\CPU|path|registerfile|m~204_combout  & (\CPU|path|registerfile|m~83_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~204_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~204_combout  & ((\CPU|path|registerfile|m~99_q ))) # (\CPU|path|registerfile|m~204_combout  & (\CPU|path|registerfile|m~115_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~115_q ),
	.datab(!\CPU|path|registerfile|m~83_q ),
	.datac(!\CPU|path|registerfile|m~99_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~204_combout ),
	.datag(!\CPU|path|registerfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~140 .extended_lut = "on";
defparam \CPU|path|registerfile|m~140 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|path|registerfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N38
dffeas \CPU|path|A[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[3] .is_wysiwyg = "true";
defparam \CPU|path|A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N43
dffeas \CPU|path|A[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[2] .is_wysiwyg = "true";
defparam \CPU|path|A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N21
cyclonev_lcell_comb \CPU|path|Mux15~0 (
// Equation(s):
// \CPU|path|Mux15~0_combout  = ( \CPU|path|Mux3~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\CPU|path|Mux3~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|control|WideOr2~0_combout  & 
// (\CPU|path|out_datapath [0])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir [0]))) ) ) ) # ( !\CPU|path|Mux3~0_combout  & ( !\RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|control|WideOr2~0_combout  & (\CPU|path|out_datapath [0])) # 
// (\CPU|control|WideOr2~0_combout  & ((\CPU|ir [0]))) ) ) )

	.dataa(!\CPU|path|out_datapath [0]),
	.datab(gnd),
	.datac(!\CPU|ir [0]),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(!\CPU|path|Mux3~0_combout ),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux15~0 .extended_lut = "off";
defparam \CPU|path|Mux15~0 .lut_mask = 64'h550F0000550FFFFF;
defparam \CPU|path|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N45
cyclonev_lcell_comb \CPU|path|registerfile|m~112feeder (
// Equation(s):
// \CPU|path|registerfile|m~112feeder_combout  = ( \CPU|path|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~112feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N46
dffeas \CPU|path|registerfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~112 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N28
dffeas \CPU|path|registerfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~96 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N39
cyclonev_lcell_comb \CPU|path|registerfile|m~80feeder (
// Equation(s):
// \CPU|path|registerfile|m~80feeder_combout  = ( \CPU|path|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~80feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N40
dffeas \CPU|path|registerfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~80 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N26
dffeas \CPU|path|registerfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~48 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N23
dffeas \CPU|path|registerfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~32 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N33
cyclonev_lcell_comb \CPU|path|registerfile|m~16feeder (
// Equation(s):
// \CPU|path|registerfile|m~16feeder_combout  = ( \CPU|path|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~16feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N35
dffeas \CPU|path|registerfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~16 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N15
cyclonev_lcell_comb \CPU|path|registerfile|m~0feeder (
// Equation(s):
// \CPU|path|registerfile|m~0feeder_combout  = ( \CPU|path|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~0feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N17
dffeas \CPU|path|registerfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~0 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~192 (
// Equation(s):
// \CPU|path|registerfile|m~192_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~0_q )) # (\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~16_q ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~32_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~48_q ))))) # (\CPU|decoder|Mux0~0_combout  & ((((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~48_q ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~32_q ),
	.datad(!\CPU|path|registerfile|m~16_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~192 .extended_lut = "on";
defparam \CPU|path|registerfile|m~192 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \CPU|path|registerfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N21
cyclonev_lcell_comb \CPU|path|registerfile|m~64feeder (
// Equation(s):
// \CPU|path|registerfile|m~64feeder_combout  = ( \CPU|path|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~64feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N22
dffeas \CPU|path|registerfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~64 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb \CPU|path|registerfile|m~128 (
// Equation(s):
// \CPU|path|registerfile|m~128_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~192_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~192_combout  & 
// (\CPU|path|registerfile|m~64_q )) # (\CPU|path|registerfile|m~192_combout  & ((\CPU|path|registerfile|m~80_q )))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~192_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~192_combout  & ((\CPU|path|registerfile|m~96_q ))) # (\CPU|path|registerfile|m~192_combout  & (\CPU|path|registerfile|m~112_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~112_q ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~96_q ),
	.datad(!\CPU|path|registerfile|m~80_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~192_combout ),
	.datag(!\CPU|path|registerfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~128 .extended_lut = "on";
defparam \CPU|path|registerfile|m~128 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|path|registerfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N26
dffeas \CPU|path|B[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[0] .is_wysiwyg = "true";
defparam \CPU|path|B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N22
dffeas \CPU|ir[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|ir[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \CPU|path|Mux14~0 (
// Equation(s):
// \CPU|path|Mux14~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a1  & ( ((!\CPU|control|WideOr2~0_combout  & (\CPU|path|data_w_ram [1])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir[1]~DUPLICATE_q )))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & (\CPU|path|data_w_ram [1])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir[1]~DUPLICATE_q ))))) ) )

	.dataa(!\CPU|path|data_w_ram [1]),
	.datab(!\CPU|ir[1]~DUPLICATE_q ),
	.datac(!\CPU|control|WideOr2~0_combout ),
	.datad(!\CPU|path|Mux3~0_combout ),
	.datae(!\RAM|m_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux14~0 .extended_lut = "off";
defparam \CPU|path|Mux14~0 .lut_mask = 64'h530053FF530053FF;
defparam \CPU|path|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \CPU|path|registerfile|m~113feeder (
// Equation(s):
// \CPU|path|registerfile|m~113feeder_combout  = ( \CPU|path|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~113feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N7
dffeas \CPU|path|registerfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~113 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \CPU|path|registerfile|m~97feeder (
// Equation(s):
// \CPU|path|registerfile|m~97feeder_combout  = ( \CPU|path|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~97feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N47
dffeas \CPU|path|registerfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~97 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~81feeder (
// Equation(s):
// \CPU|path|registerfile|m~81feeder_combout  = ( \CPU|path|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~81feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N1
dffeas \CPU|path|registerfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~81 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N19
dffeas \CPU|path|registerfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~49 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N19
dffeas \CPU|path|registerfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~33 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N46
dffeas \CPU|path|registerfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~17 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \CPU|path|registerfile|m~1feeder (
// Equation(s):
// \CPU|path|registerfile|m~1feeder_combout  = ( \CPU|path|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~1feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N52
dffeas \CPU|path|registerfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~1 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~196 (
// Equation(s):
// \CPU|path|registerfile|m~196_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (((!\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~1_q )) # (\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~17_q )))))) # 
// (\CPU|decoder|Mux0~0_combout  & ((((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~33_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~49_q ))))) # (\CPU|decoder|Mux0~0_combout  & ((((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~49_q ),
	.datac(!\CPU|path|registerfile|m~33_q ),
	.datad(!\CPU|path|registerfile|m~17_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~196 .extended_lut = "on";
defparam \CPU|path|registerfile|m~196 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \CPU|path|registerfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~65feeder (
// Equation(s):
// \CPU|path|registerfile|m~65feeder_combout  = ( \CPU|path|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~65feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N49
dffeas \CPU|path|registerfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~65 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N39
cyclonev_lcell_comb \CPU|path|registerfile|m~132 (
// Equation(s):
// \CPU|path|registerfile|m~132_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~196_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~196_combout  & 
// (\CPU|path|registerfile|m~65_q )) # (\CPU|path|registerfile|m~196_combout  & ((\CPU|path|registerfile|m~81_q )))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~196_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~196_combout  & ((\CPU|path|registerfile|m~97_q ))) # (\CPU|path|registerfile|m~196_combout  & (\CPU|path|registerfile|m~113_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~113_q ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~97_q ),
	.datad(!\CPU|path|registerfile|m~81_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~196_combout ),
	.datag(!\CPU|path|registerfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~132 .extended_lut = "on";
defparam \CPU|path|registerfile|m~132 .lut_mask = 64'h03030303CCFFDDDD;
defparam \CPU|path|registerfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N37
dffeas \CPU|path|B[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N9
cyclonev_lcell_comb \CPU|path|val_B[1]~7 (
// Equation(s):
// \CPU|path|val_B[1]~7_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [2] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [0] ) ) ) # ( \CPU|path|val_B[2]~4_combout  & 
// ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[1]~DUPLICATE_q  ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [1] ) ) )

	.dataa(!\CPU|path|B [2]),
	.datab(!\CPU|path|B [0]),
	.datac(!\CPU|ir [1]),
	.datad(!\CPU|path|B[1]~DUPLICATE_q ),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[1]~7 .extended_lut = "off";
defparam \CPU|path|val_B[1]~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \CPU|path|val_B[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N41
dffeas \CPU|path|A[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[1] .is_wysiwyg = "true";
defparam \CPU|path|A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N38
dffeas \CPU|path|B[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[1] .is_wysiwyg = "true";
defparam \CPU|path|B[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N9
cyclonev_lcell_comb \CPU|path|val_B[0]~1 (
// Equation(s):
// \CPU|path|val_B[0]~1_combout  = ( \CPU|path|B [1] & ( (\CPU|ir[4]~DUPLICATE_q  & (((!\CPU|ir [15]) # (\CPU|ir [14])) # (\CPU|ir [13]))) ) )

	.dataa(!\CPU|ir [13]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir [14]),
	.datad(!\CPU|ir[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|path|B [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[0]~1 .extended_lut = "off";
defparam \CPU|path|val_B[0]~1 .lut_mask = 64'h0000000000DF00DF;
defparam \CPU|path|val_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N15
cyclonev_lcell_comb \CPU|path|val_B[0]~0 (
// Equation(s):
// \CPU|path|val_B[0]~0_combout  = ( \CPU|ir [3] & ( \CPU|path|B [0] & ( (\CPU|ir [15] & (!\CPU|ir [14] & !\CPU|ir [13])) ) ) ) # ( !\CPU|ir [3] & ( \CPU|path|B [0] & ( (!\CPU|ir[4]~DUPLICATE_q ) # ((\CPU|ir [15] & (!\CPU|ir [14] & !\CPU|ir [13]))) ) ) )

	.dataa(!\CPU|ir[4]~DUPLICATE_q ),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir [14]),
	.datad(!\CPU|ir [13]),
	.datae(!\CPU|ir [3]),
	.dataf(!\CPU|path|B [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[0]~0 .extended_lut = "off";
defparam \CPU|path|val_B[0]~0 .lut_mask = 64'h00000000BAAA3000;
defparam \CPU|path|val_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N0
cyclonev_lcell_comb \CPU|path|val_B[0]~2 (
// Equation(s):
// \CPU|path|val_B[0]~2_combout  = ( \CPU|control|Equal19~0_combout  & ( \CPU|control|Equal25~0_combout  & ( (!\CPU|control|Equal3~0_combout  & (((\CPU|path|val_B[0]~0_combout ) # (\CPU|path|val_B[0]~1_combout )))) # (\CPU|control|Equal3~0_combout  & 
// (\CPU|ir [0])) ) ) ) # ( !\CPU|control|Equal19~0_combout  & ( \CPU|control|Equal25~0_combout  & ( (!\CPU|control|Equal3~0_combout  & (((\CPU|path|val_B[0]~0_combout ) # (\CPU|path|val_B[0]~1_combout )))) # (\CPU|control|Equal3~0_combout  & (\CPU|ir [0])) 
// ) ) ) # ( \CPU|control|Equal19~0_combout  & ( !\CPU|control|Equal25~0_combout  & ( (!\CPU|control|Equal3~0_combout  & (((\CPU|path|val_B[0]~0_combout ) # (\CPU|path|val_B[0]~1_combout )))) # (\CPU|control|Equal3~0_combout  & (\CPU|ir [0])) ) ) ) # ( 
// !\CPU|control|Equal19~0_combout  & ( !\CPU|control|Equal25~0_combout  & ( (\CPU|path|val_B[0]~0_combout ) # (\CPU|path|val_B[0]~1_combout ) ) ) )

	.dataa(!\CPU|ir [0]),
	.datab(!\CPU|path|val_B[0]~1_combout ),
	.datac(!\CPU|control|Equal3~0_combout ),
	.datad(!\CPU|path|val_B[0]~0_combout ),
	.datae(!\CPU|control|Equal19~0_combout ),
	.dataf(!\CPU|control|Equal25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[0]~2 .extended_lut = "off";
defparam \CPU|path|val_B[0]~2 .lut_mask = 64'h33FF35F535F535F5;
defparam \CPU|path|val_B[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N19
dffeas \CPU|path|A[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|A[0] .is_wysiwyg = "true";
defparam \CPU|path|A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N0
cyclonev_lcell_comb \CPU|path|alu|Add0~66 (
// Equation(s):
// \CPU|path|alu|Add0~66_cout  = CARRY(( \CPU|ir [11] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|ir [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|path|alu|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~66 .extended_lut = "off";
defparam \CPU|path|alu|Add0~66 .lut_mask = 64'h0000000000003333;
defparam \CPU|path|alu|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N3
cyclonev_lcell_comb \CPU|path|alu|Add0~1 (
// Equation(s):
// \CPU|path|alu|Add0~1_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[0]~2_combout ) ) + ( (!\CPU|control|Equal30~1_combout  & (!\CPU|control|Equal3~1_combout  & \CPU|path|A [0])) ) + ( \CPU|path|alu|Add0~66_cout  ))
// \CPU|path|alu|Add0~2  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[0]~2_combout ) ) + ( (!\CPU|control|Equal30~1_combout  & (!\CPU|control|Equal3~1_combout  & \CPU|path|A [0])) ) + ( \CPU|path|alu|Add0~66_cout  ))

	.dataa(!\CPU|control|Equal30~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal3~1_combout ),
	.datad(!\CPU|path|val_B[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [0]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~1_sumout ),
	.cout(\CPU|path|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~1 .extended_lut = "off";
defparam \CPU|path|alu|Add0~1 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \CPU|path|alu|Add0~5 (
// Equation(s):
// \CPU|path|alu|Add0~5_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[1]~7_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [1])) ) + ( \CPU|path|alu|Add0~2  ))
// \CPU|path|alu|Add0~6  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[1]~7_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [1])) ) + ( \CPU|path|alu|Add0~2  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[1]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [1]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~5_sumout ),
	.cout(\CPU|path|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~5 .extended_lut = "off";
defparam \CPU|path|alu|Add0~5 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N9
cyclonev_lcell_comb \CPU|path|alu|Add0~9 (
// Equation(s):
// \CPU|path|alu|Add0~9_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[2]~8_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [2])) ) + ( \CPU|path|alu|Add0~6  ))
// \CPU|path|alu|Add0~10  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[2]~8_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [2])) ) + ( \CPU|path|alu|Add0~6  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[2]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [2]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~9_sumout ),
	.cout(\CPU|path|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~9 .extended_lut = "off";
defparam \CPU|path|alu|Add0~9 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \CPU|path|alu|Add0~13 (
// Equation(s):
// \CPU|path|alu|Add0~13_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[3]~9_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [3])) ) + ( \CPU|path|alu|Add0~10  ))
// \CPU|path|alu|Add0~14  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[3]~9_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [3])) ) + ( \CPU|path|alu|Add0~10  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[3]~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [3]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~13_sumout ),
	.cout(\CPU|path|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~13 .extended_lut = "off";
defparam \CPU|path|alu|Add0~13 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \CPU|path|alu|Add0~17 (
// Equation(s):
// \CPU|path|alu|Add0~17_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[4]~10_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [4])) ) + ( \CPU|path|alu|Add0~14  ))
// \CPU|path|alu|Add0~18  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[4]~10_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [4])) ) + ( \CPU|path|alu|Add0~14  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[4]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [4]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~17_sumout ),
	.cout(\CPU|path|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~17 .extended_lut = "off";
defparam \CPU|path|alu|Add0~17 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \CPU|path|alu|Add0~21 (
// Equation(s):
// \CPU|path|alu|Add0~21_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[5]~11_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [5])) ) + ( \CPU|path|alu|Add0~18  ))
// \CPU|path|alu|Add0~22  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[5]~11_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [5])) ) + ( \CPU|path|alu|Add0~18  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[5]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [5]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~21_sumout ),
	.cout(\CPU|path|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~21 .extended_lut = "off";
defparam \CPU|path|alu|Add0~21 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N21
cyclonev_lcell_comb \CPU|path|alu|Add0~25 (
// Equation(s):
// \CPU|path|alu|Add0~25_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[6]~12_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [6])) ) + ( \CPU|path|alu|Add0~22  ))
// \CPU|path|alu|Add0~26  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[6]~12_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [6])) ) + ( \CPU|path|alu|Add0~22  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[6]~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [6]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~25_sumout ),
	.cout(\CPU|path|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~25 .extended_lut = "off";
defparam \CPU|path|alu|Add0~25 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \CPU|path|alu|Add0~29 (
// Equation(s):
// \CPU|path|alu|Add0~29_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[7]~13_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [7])) ) + ( \CPU|path|alu|Add0~26  ))
// \CPU|path|alu|Add0~30  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[7]~13_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [7])) ) + ( \CPU|path|alu|Add0~26  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[7]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [7]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~29_sumout ),
	.cout(\CPU|path|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~29 .extended_lut = "off";
defparam \CPU|path|alu|Add0~29 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N27
cyclonev_lcell_comb \CPU|path|alu|Add0~33 (
// Equation(s):
// \CPU|path|alu|Add0~33_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[8]~14_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [8])) ) + ( \CPU|path|alu|Add0~30  ))
// \CPU|path|alu|Add0~34  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[8]~14_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [8])) ) + ( \CPU|path|alu|Add0~30  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[8]~14_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [8]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~33_sumout ),
	.cout(\CPU|path|alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~33 .extended_lut = "off";
defparam \CPU|path|alu|Add0~33 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \CPU|path|alu|Add0~37 (
// Equation(s):
// \CPU|path|alu|Add0~37_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[9]~15_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [9])) ) + ( \CPU|path|alu|Add0~34  ))
// \CPU|path|alu|Add0~38  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[9]~15_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [9])) ) + ( \CPU|path|alu|Add0~34  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[9]~15_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [9]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~37_sumout ),
	.cout(\CPU|path|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~37 .extended_lut = "off";
defparam \CPU|path|alu|Add0~37 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N33
cyclonev_lcell_comb \CPU|path|alu|Add0~41 (
// Equation(s):
// \CPU|path|alu|Add0~41_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[10]~16_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [10])) ) + ( \CPU|path|alu|Add0~38  ))
// \CPU|path|alu|Add0~42  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[10]~16_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [10])) ) + ( \CPU|path|alu|Add0~38  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[10]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [10]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~41_sumout ),
	.cout(\CPU|path|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~41 .extended_lut = "off";
defparam \CPU|path|alu|Add0~41 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \CPU|path|alu|Add0~45 (
// Equation(s):
// \CPU|path|alu|Add0~45_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[11]~17_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [11])) ) + ( \CPU|path|alu|Add0~42  ))
// \CPU|path|alu|Add0~46  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[11]~17_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [11])) ) + ( \CPU|path|alu|Add0~42  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[11]~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [11]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~45_sumout ),
	.cout(\CPU|path|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~45 .extended_lut = "off";
defparam \CPU|path|alu|Add0~45 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N39
cyclonev_lcell_comb \CPU|path|alu|Add0~49 (
// Equation(s):
// \CPU|path|alu|Add0~49_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[12]~18_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [12])) ) + ( \CPU|path|alu|Add0~46  ))
// \CPU|path|alu|Add0~50  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[12]~18_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [12])) ) + ( \CPU|path|alu|Add0~46  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[12]~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [12]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~49_sumout ),
	.cout(\CPU|path|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~49 .extended_lut = "off";
defparam \CPU|path|alu|Add0~49 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \CPU|path|alu|Add0~53 (
// Equation(s):
// \CPU|path|alu|Add0~53_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[13]~19_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [13])) ) + ( \CPU|path|alu|Add0~50  ))
// \CPU|path|alu|Add0~54  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[13]~19_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [13])) ) + ( \CPU|path|alu|Add0~50  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[13]~19_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [13]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~53_sumout ),
	.cout(\CPU|path|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~53 .extended_lut = "off";
defparam \CPU|path|alu|Add0~53 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N45
cyclonev_lcell_comb \CPU|path|alu|Add0~57 (
// Equation(s):
// \CPU|path|alu|Add0~57_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[14]~20_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [14])) ) + ( \CPU|path|alu|Add0~54  ))
// \CPU|path|alu|Add0~58  = CARRY(( !\CPU|ir [11] $ (!\CPU|path|val_B[14]~20_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [14])) ) + ( \CPU|path|alu|Add0~54  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[14]~20_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [14]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~57_sumout ),
	.cout(\CPU|path|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~57 .extended_lut = "off";
defparam \CPU|path|alu|Add0~57 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \CPU|path|alu|Add0~61 (
// Equation(s):
// \CPU|path|alu|Add0~61_sumout  = SUM(( !\CPU|ir [11] $ (!\CPU|path|val_B[15]~23_combout ) ) + ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|A [15])) ) + ( \CPU|path|alu|Add0~58  ))

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[15]~23_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [15]),
	.datag(gnd),
	.cin(\CPU|path|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|path|alu|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Add0~61 .extended_lut = "off";
defparam \CPU|path|alu|Add0~61 .lut_mask = 64'h0000FF5F000033CC;
defparam \CPU|path|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \CPU|path|data_w_ram[15]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[15]~feeder_combout  = ( \CPU|path|alu|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[15]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N45
cyclonev_lcell_comb \CPU|path|alu|Mux0~0 (
// Equation(s):
// \CPU|path|alu|Mux0~0_combout  = ( \CPU|control|Equal3~1_combout  & ( (\CPU|ir [11] & !\CPU|path|val_B[15]~23_combout ) ) ) # ( !\CPU|control|Equal3~1_combout  & ( (!\CPU|ir [11] & (\CPU|path|val_B[15]~23_combout  & (!\CPU|control|Equal30~1_combout  & 
// \CPU|path|A [15]))) # (\CPU|ir [11] & (!\CPU|path|val_B[15]~23_combout )) ) )

	.dataa(!\CPU|ir [11]),
	.datab(!\CPU|path|val_B[15]~23_combout ),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|A [15]),
	.datae(gnd),
	.dataf(!\CPU|control|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux0~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux0~0 .lut_mask = 64'h4464446444444444;
defparam \CPU|path|alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N43
dffeas \CPU|path|data_w_ram[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[15]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[15] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N48
cyclonev_lcell_comb \CPU|path|Mux0~0 (
// Equation(s):
// \CPU|path|Mux0~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a15  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [15]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [15]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7])))) ) )

	.dataa(!\CPU|ir [7]),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|path|data_w_ram [15]),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux0~0 .extended_lut = "off";
defparam \CPU|path|Mux0~0 .lut_mask = 64'h0C440C443F773F77;
defparam \CPU|path|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N50
dffeas \CPU|path|registerfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~31 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N32
dffeas \CPU|path|registerfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~63 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N47
dffeas \CPU|path|registerfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~47 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \CPU|path|registerfile|m~15feeder (
// Equation(s):
// \CPU|path|registerfile|m~15feeder_combout  = ( \CPU|path|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~15feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N31
dffeas \CPU|path|registerfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~15 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~252 (
// Equation(s):
// \CPU|path|registerfile|m~252_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~15_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~31_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~47_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~63_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~31_q ),
	.datab(!\CPU|path|registerfile|m~63_q ),
	.datac(!\CPU|path|registerfile|m~47_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~252 .extended_lut = "on";
defparam \CPU|path|registerfile|m~252 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|path|registerfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~111feeder (
// Equation(s):
// \CPU|path|registerfile|m~111feeder_combout  = ( \CPU|path|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~111feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N43
dffeas \CPU|path|registerfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~111 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N49
dffeas \CPU|path|registerfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~95 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N16
dffeas \CPU|path|registerfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~127 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N31
dffeas \CPU|path|registerfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~79 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N6
cyclonev_lcell_comb \CPU|path|registerfile|m~188 (
// Equation(s):
// \CPU|path|registerfile|m~188_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|path|registerfile|m~252_combout  & (\CPU|decoder|Mux0~0_combout  & (\CPU|path|registerfile|m~79_q ))) # (\CPU|path|registerfile|m~252_combout  & 
// ((!\CPU|decoder|Mux0~0_combout ) # (((\CPU|path|registerfile|m~95_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|path|registerfile|m~252_combout  & (\CPU|decoder|Mux0~0_combout  & (\CPU|path|registerfile|m~111_q ))) # 
// (\CPU|path|registerfile|m~252_combout  & ((!\CPU|decoder|Mux0~0_combout ) # (((\CPU|path|registerfile|m~127_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~252_combout ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~111_q ),
	.datad(!\CPU|path|registerfile|m~95_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~127_q ),
	.datag(!\CPU|path|registerfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~188 .extended_lut = "on";
defparam \CPU|path|registerfile|m~188 .lut_mask = 64'h4657464646575757;
defparam \CPU|path|registerfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N8
dffeas \CPU|path|B[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[15] .is_wysiwyg = "true";
defparam \CPU|path|B[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \CPU|path|val_B[14]~20 (
// Equation(s):
// \CPU|path|val_B[14]~20_combout  = ( \CPU|path|B [15] & ( \CPU|path|val_B[2]~6_combout  & ( (\CPU|path|val_B[2]~4_combout ) # (\CPU|path|B [13]) ) ) ) # ( !\CPU|path|B [15] & ( \CPU|path|val_B[2]~6_combout  & ( (\CPU|path|B [13] & 
// !\CPU|path|val_B[2]~4_combout ) ) ) ) # ( \CPU|path|B [15] & ( !\CPU|path|val_B[2]~6_combout  & ( (!\CPU|path|val_B[2]~4_combout  & (\CPU|ir [4])) # (\CPU|path|val_B[2]~4_combout  & ((\CPU|path|B [14]))) ) ) ) # ( !\CPU|path|B [15] & ( 
// !\CPU|path|val_B[2]~6_combout  & ( (!\CPU|path|val_B[2]~4_combout  & (\CPU|ir [4])) # (\CPU|path|val_B[2]~4_combout  & ((\CPU|path|B [14]))) ) ) )

	.dataa(!\CPU|path|B [13]),
	.datab(!\CPU|ir [4]),
	.datac(!\CPU|path|val_B[2]~4_combout ),
	.datad(!\CPU|path|B [14]),
	.datae(!\CPU|path|B [15]),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[14]~20 .extended_lut = "off";
defparam \CPU|path|val_B[14]~20 .lut_mask = 64'h303F303F50505F5F;
defparam \CPU|path|val_B[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \CPU|path|data_w_ram[14]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[14]~feeder_combout  = ( \CPU|path|alu|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[14]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \CPU|path|alu|Mux1~0 (
// Equation(s):
// \CPU|path|alu|Mux1~0_combout  = ( \CPU|control|Equal30~1_combout  & ( (\CPU|ir [11] & !\CPU|path|val_B[14]~20_combout ) ) ) # ( !\CPU|control|Equal30~1_combout  & ( (!\CPU|ir [11] & (\CPU|path|A [14] & (!\CPU|control|Equal3~1_combout  & 
// \CPU|path|val_B[14]~20_combout ))) # (\CPU|ir [11] & (((!\CPU|path|val_B[14]~20_combout )))) ) )

	.dataa(!\CPU|path|A [14]),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal3~1_combout ),
	.datad(!\CPU|path|val_B[14]~20_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Equal30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux1~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux1~0 .lut_mask = 64'h3340334033003300;
defparam \CPU|path|alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N13
dffeas \CPU|path|data_w_ram[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[14]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[14] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \CPU|path|Mux1~0 (
// Equation(s):
// \CPU|path|Mux1~0_combout  = ( \CPU|control|WideOr2~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a14  & ( (\CPU|ir [7]) # (\CPU|path|Mux3~0_combout ) ) ) ) # ( !\CPU|control|WideOr2~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a14  & ( 
// (\CPU|path|data_w_ram [14]) # (\CPU|path|Mux3~0_combout ) ) ) ) # ( \CPU|control|WideOr2~0_combout  & ( !\RAM|m_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|path|Mux3~0_combout  & \CPU|ir [7]) ) ) ) # ( !\CPU|control|WideOr2~0_combout  & ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|path|Mux3~0_combout  & \CPU|path|data_w_ram [14]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|ir [7]),
	.datad(!\CPU|path|data_w_ram [14]),
	.datae(!\CPU|control|WideOr2~0_combout ),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux1~0 .extended_lut = "off";
defparam \CPU|path|Mux1~0 .lut_mask = 64'h00CC0C0C33FF3F3F;
defparam \CPU|path|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~126feeder (
// Equation(s):
// \CPU|path|registerfile|m~126feeder_combout  = ( \CPU|path|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~126feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N55
dffeas \CPU|path|registerfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~126 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N15
cyclonev_lcell_comb \CPU|path|registerfile|m~110feeder (
// Equation(s):
// \CPU|path|registerfile|m~110feeder_combout  = ( \CPU|path|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~110feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N16
dffeas \CPU|path|registerfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~110 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N6
cyclonev_lcell_comb \CPU|path|registerfile|m~94feeder (
// Equation(s):
// \CPU|path|registerfile|m~94feeder_combout  = ( \CPU|path|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~94feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N7
dffeas \CPU|path|registerfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~94 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~62feeder (
// Equation(s):
// \CPU|path|registerfile|m~62feeder_combout  = ( \CPU|path|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~62feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N55
dffeas \CPU|path|registerfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~62 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~30feeder (
// Equation(s):
// \CPU|path|registerfile|m~30feeder_combout  = ( \CPU|path|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~30feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N43
dffeas \CPU|path|registerfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~30 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N43
dffeas \CPU|path|registerfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~46 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N13
dffeas \CPU|path|registerfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~14 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~248 (
// Equation(s):
// \CPU|path|registerfile|m~248_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~14_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~30_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~46_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~62_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~62_q ),
	.datab(!\CPU|path|registerfile|m~30_q ),
	.datac(!\CPU|path|registerfile|m~46_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~248 .extended_lut = "on";
defparam \CPU|path|registerfile|m~248 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~78feeder (
// Equation(s):
// \CPU|path|registerfile|m~78feeder_combout  = ( \CPU|path|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~78feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N14
dffeas \CPU|path|registerfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~78 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~184 (
// Equation(s):
// \CPU|path|registerfile|m~184_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~248_combout ))))) # (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~248_combout  & 
// (\CPU|path|registerfile|m~78_q )) # (\CPU|path|registerfile|m~248_combout  & ((\CPU|path|registerfile|m~94_q )))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~248_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~248_combout  & ((\CPU|path|registerfile|m~110_q ))) # (\CPU|path|registerfile|m~248_combout  & (\CPU|path|registerfile|m~126_q ))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~126_q ),
	.datac(!\CPU|path|registerfile|m~110_q ),
	.datad(!\CPU|path|registerfile|m~94_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~248_combout ),
	.datag(!\CPU|path|registerfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~184 .extended_lut = "on";
defparam \CPU|path|registerfile|m~184 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|path|registerfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N53
dffeas \CPU|path|B[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[14] .is_wysiwyg = "true";
defparam \CPU|path|B[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \CPU|path|val_B[13]~19 (
// Equation(s):
// \CPU|path|val_B[13]~19_combout  = ( \CPU|path|B [13] & ( \CPU|path|val_B[2]~6_combout  & ( (!\CPU|path|val_B[2]~4_combout  & ((\CPU|path|B [12]))) # (\CPU|path|val_B[2]~4_combout  & (\CPU|path|B [14])) ) ) ) # ( !\CPU|path|B [13] & ( 
// \CPU|path|val_B[2]~6_combout  & ( (!\CPU|path|val_B[2]~4_combout  & ((\CPU|path|B [12]))) # (\CPU|path|val_B[2]~4_combout  & (\CPU|path|B [14])) ) ) ) # ( \CPU|path|B [13] & ( !\CPU|path|val_B[2]~6_combout  & ( (\CPU|path|val_B[2]~4_combout ) # (\CPU|ir 
// [4]) ) ) ) # ( !\CPU|path|B [13] & ( !\CPU|path|val_B[2]~6_combout  & ( (\CPU|ir [4] & !\CPU|path|val_B[2]~4_combout ) ) ) )

	.dataa(!\CPU|path|B [14]),
	.datab(!\CPU|ir [4]),
	.datac(!\CPU|path|val_B[2]~4_combout ),
	.datad(!\CPU|path|B [12]),
	.datae(!\CPU|path|B [13]),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[13]~19 .extended_lut = "off";
defparam \CPU|path|val_B[13]~19 .lut_mask = 64'h30303F3F05F505F5;
defparam \CPU|path|val_B[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N57
cyclonev_lcell_comb \CPU|path|data_w_ram[13]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[13]~feeder_combout  = ( \CPU|path|alu|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[13]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \CPU|path|alu|Mux2~0 (
// Equation(s):
// \CPU|path|alu|Mux2~0_combout  = ( \CPU|ir [11] & ( !\CPU|path|val_B[13]~19_combout  ) ) # ( !\CPU|ir [11] & ( (\CPU|path|A [13] & (!\CPU|control|Equal3~1_combout  & (\CPU|path|val_B[13]~19_combout  & !\CPU|control|Equal30~1_combout ))) ) )

	.dataa(!\CPU|path|A [13]),
	.datab(!\CPU|control|Equal3~1_combout ),
	.datac(!\CPU|path|val_B[13]~19_combout ),
	.datad(!\CPU|control|Equal30~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux2~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux2~0 .lut_mask = 64'h04000400F0F0F0F0;
defparam \CPU|path|alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N59
dffeas \CPU|path|data_w_ram[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[13]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[13] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N57
cyclonev_lcell_comb \CPU|path|Mux2~0 (
// Equation(s):
// \CPU|path|Mux2~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a13  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [13]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [13]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7])))) ) )

	.dataa(!\CPU|ir [7]),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|path|data_w_ram [13]),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux2~0 .extended_lut = "off";
defparam \CPU|path|Mux2~0 .lut_mask = 64'h0C440C443F773F77;
defparam \CPU|path|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N21
cyclonev_lcell_comb \CPU|path|registerfile|m~93feeder (
// Equation(s):
// \CPU|path|registerfile|m~93feeder_combout  = ( \CPU|path|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~93feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N22
dffeas \CPU|path|registerfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~93 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N51
cyclonev_lcell_comb \CPU|path|registerfile|m~109feeder (
// Equation(s):
// \CPU|path|registerfile|m~109feeder_combout  = ( \CPU|path|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~109feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N52
dffeas \CPU|path|registerfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~109 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N19
dffeas \CPU|path|registerfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~125 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N56
dffeas \CPU|path|registerfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~61 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N1
dffeas \CPU|path|registerfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~29 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N28
dffeas \CPU|path|registerfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~45 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N58
dffeas \CPU|path|registerfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~13 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~244 (
// Equation(s):
// \CPU|path|registerfile|m~244_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~13_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~29_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~45_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~61_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~61_q ),
	.datab(!\CPU|path|registerfile|m~29_q ),
	.datac(!\CPU|path|registerfile|m~45_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~244 .extended_lut = "on";
defparam \CPU|path|registerfile|m~244 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N3
cyclonev_lcell_comb \CPU|path|registerfile|m~77feeder (
// Equation(s):
// \CPU|path|registerfile|m~77feeder_combout  = ( \CPU|path|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~77feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N5
dffeas \CPU|path|registerfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~77 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \CPU|path|registerfile|m~180 (
// Equation(s):
// \CPU|path|registerfile|m~180_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~244_combout ))))) # (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~244_combout  & 
// ((\CPU|path|registerfile|m~77_q ))) # (\CPU|path|registerfile|m~244_combout  & (\CPU|path|registerfile|m~93_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~244_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~244_combout  & (\CPU|path|registerfile|m~109_q )) # (\CPU|path|registerfile|m~244_combout  & ((\CPU|path|registerfile|m~125_q )))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~93_q ),
	.datac(!\CPU|path|registerfile|m~109_q ),
	.datad(!\CPU|path|registerfile|m~125_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~244_combout ),
	.datag(!\CPU|path|registerfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~180 .extended_lut = "on";
defparam \CPU|path|registerfile|m~180 .lut_mask = 64'h05050505BBBBAAFF;
defparam \CPU|path|registerfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N50
dffeas \CPU|path|B[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[13] .is_wysiwyg = "true";
defparam \CPU|path|B[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N27
cyclonev_lcell_comb \CPU|path|val_B[12]~18 (
// Equation(s):
// \CPU|path|val_B[12]~18_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [13] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [11] ) ) ) # ( \CPU|path|val_B[2]~4_combout 
//  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [12] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [4] ) ) )

	.dataa(!\CPU|path|B [12]),
	.datab(!\CPU|path|B [11]),
	.datac(!\CPU|ir [4]),
	.datad(!\CPU|path|B [13]),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[12]~18 .extended_lut = "off";
defparam \CPU|path|val_B[12]~18 .lut_mask = 64'h0F0F5555333300FF;
defparam \CPU|path|val_B[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \CPU|path|data_w_ram[12]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[12]~feeder_combout  = ( \CPU|path|alu|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[12]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \CPU|path|alu|Mux3~0 (
// Equation(s):
// \CPU|path|alu|Mux3~0_combout  = ( \CPU|ir [11] & ( !\CPU|path|val_B[12]~18_combout  ) ) # ( !\CPU|ir [11] & ( (\CPU|path|A [12] & (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|val_B[12]~18_combout ))) ) )

	.dataa(!\CPU|path|A [12]),
	.datab(!\CPU|control|Equal3~1_combout ),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[12]~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux3~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux3~0 .lut_mask = 64'h00400040FF00FF00;
defparam \CPU|path|alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N32
dffeas \CPU|path|data_w_ram[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[12]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[12] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N24
cyclonev_lcell_comb \CPU|path|Mux3~1 (
// Equation(s):
// \CPU|path|Mux3~1_combout  = ( \CPU|control|WideOr2~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a12  & ( (\CPU|ir [7]) # (\CPU|path|Mux3~0_combout ) ) ) ) # ( !\CPU|control|WideOr2~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a12  & ( 
// (\CPU|path|data_w_ram [12]) # (\CPU|path|Mux3~0_combout ) ) ) ) # ( \CPU|control|WideOr2~0_combout  & ( !\RAM|m_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|path|Mux3~0_combout  & \CPU|ir [7]) ) ) ) # ( !\CPU|control|WideOr2~0_combout  & ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|path|Mux3~0_combout  & \CPU|path|data_w_ram [12]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|ir [7]),
	.datad(!\CPU|path|data_w_ram [12]),
	.datae(!\CPU|control|WideOr2~0_combout ),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux3~1 .extended_lut = "off";
defparam \CPU|path|Mux3~1 .lut_mask = 64'h00CC0C0C33FF3F3F;
defparam \CPU|path|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N55
dffeas \CPU|path|registerfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~92 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N3
cyclonev_lcell_comb \CPU|path|registerfile|m~108feeder (
// Equation(s):
// \CPU|path|registerfile|m~108feeder_combout  = ( \CPU|path|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~108feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N5
dffeas \CPU|path|registerfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~108 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N9
cyclonev_lcell_comb \CPU|path|registerfile|m~124feeder (
// Equation(s):
// \CPU|path|registerfile|m~124feeder_combout  = ( \CPU|path|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~124feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N11
dffeas \CPU|path|registerfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~124 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N6
cyclonev_lcell_comb \CPU|path|registerfile|m~28feeder (
// Equation(s):
// \CPU|path|registerfile|m~28feeder_combout  = \CPU|path|Mux3~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|path|Mux3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~28feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~28feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|path|registerfile|m~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N7
dffeas \CPU|path|registerfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~28 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N34
dffeas \CPU|path|registerfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~60 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N25
dffeas \CPU|path|registerfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~44 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N49
dffeas \CPU|path|registerfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~12 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N33
cyclonev_lcell_comb \CPU|path|registerfile|m~240 (
// Equation(s):
// \CPU|path|registerfile|m~240_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~12_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~28_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~44_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~60_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~28_q ),
	.datab(!\CPU|path|registerfile|m~60_q ),
	.datac(!\CPU|path|registerfile|m~44_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~240 .extended_lut = "on";
defparam \CPU|path|registerfile|m~240 .lut_mask = 64'h0F000F0055FF33FF;
defparam \CPU|path|registerfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~76feeder (
// Equation(s):
// \CPU|path|registerfile|m~76feeder_combout  = ( \CPU|path|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~76feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N1
dffeas \CPU|path|registerfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~76 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~176 (
// Equation(s):
// \CPU|path|registerfile|m~176_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~240_combout ))))) # (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~240_combout  & 
// ((\CPU|path|registerfile|m~76_q ))) # (\CPU|path|registerfile|m~240_combout  & (\CPU|path|registerfile|m~92_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~240_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~240_combout  & (\CPU|path|registerfile|m~108_q )) # (\CPU|path|registerfile|m~240_combout  & ((\CPU|path|registerfile|m~124_q )))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~92_q ),
	.datac(!\CPU|path|registerfile|m~108_q ),
	.datad(!\CPU|path|registerfile|m~124_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~240_combout ),
	.datag(!\CPU|path|registerfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~176 .extended_lut = "on";
defparam \CPU|path|registerfile|m~176 .lut_mask = 64'h05050505BBBBAAFF;
defparam \CPU|path|registerfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N23
dffeas \CPU|path|B[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[12] .is_wysiwyg = "true";
defparam \CPU|path|B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \CPU|path|val_B[11]~17 (
// Equation(s):
// \CPU|path|val_B[11]~17_combout  = ( \CPU|path|B [12] & ( \CPU|path|val_B[2]~4_combout  & ( (\CPU|path|val_B[2]~6_combout ) # (\CPU|path|B [11]) ) ) ) # ( !\CPU|path|B [12] & ( \CPU|path|val_B[2]~4_combout  & ( (\CPU|path|B [11] & 
// !\CPU|path|val_B[2]~6_combout ) ) ) ) # ( \CPU|path|B [12] & ( !\CPU|path|val_B[2]~4_combout  & ( (!\CPU|path|val_B[2]~6_combout  & ((\CPU|ir [4]))) # (\CPU|path|val_B[2]~6_combout  & (\CPU|path|B [10])) ) ) ) # ( !\CPU|path|B [12] & ( 
// !\CPU|path|val_B[2]~4_combout  & ( (!\CPU|path|val_B[2]~6_combout  & ((\CPU|ir [4]))) # (\CPU|path|val_B[2]~6_combout  & (\CPU|path|B [10])) ) ) )

	.dataa(!\CPU|path|B [10]),
	.datab(!\CPU|ir [4]),
	.datac(!\CPU|path|B [11]),
	.datad(!\CPU|path|val_B[2]~6_combout ),
	.datae(!\CPU|path|B [12]),
	.dataf(!\CPU|path|val_B[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[11]~17 .extended_lut = "off";
defparam \CPU|path|val_B[11]~17 .lut_mask = 64'h335533550F000FFF;
defparam \CPU|path|val_B[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N3
cyclonev_lcell_comb \CPU|path|data_w_ram[11]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[11]~feeder_combout  = ( \CPU|path|alu|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[11]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \CPU|path|alu|Mux4~0 (
// Equation(s):
// \CPU|path|alu|Mux4~0_combout  = ( \CPU|path|A [11] & ( (!\CPU|ir [11] & (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|val_B[11]~17_combout ))) # (\CPU|ir [11] & (((!\CPU|path|val_B[11]~17_combout )))) ) ) # ( 
// !\CPU|path|A [11] & ( (\CPU|ir [11] & !\CPU|path|val_B[11]~17_combout ) ) )

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[11]~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux4~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux4~0 .lut_mask = 64'h3300330033803380;
defparam \CPU|path|alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N4
dffeas \CPU|path|data_w_ram[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[11]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[11] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N15
cyclonev_lcell_comb \CPU|path|Mux4~0 (
// Equation(s):
// \CPU|path|Mux4~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a11  & ( ((!\CPU|control|WideOr2~0_combout  & (\CPU|path|data_w_ram [11])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir [7])))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & (\CPU|path|data_w_ram [11])) # (\CPU|control|WideOr2~0_combout  & ((\CPU|ir [7]))))) ) )

	.dataa(!\CPU|control|WideOr2~0_combout ),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|path|data_w_ram [11]),
	.datad(!\CPU|ir [7]),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux4~0 .extended_lut = "off";
defparam \CPU|path|Mux4~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \CPU|path|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N18
cyclonev_lcell_comb \CPU|path|registerfile|m~91feeder (
// Equation(s):
// \CPU|path|registerfile|m~91feeder_combout  = ( \CPU|path|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~91feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N20
dffeas \CPU|path|registerfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~91 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N52
dffeas \CPU|path|registerfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~107 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \CPU|path|registerfile|m~27feeder (
// Equation(s):
// \CPU|path|registerfile|m~27feeder_combout  = ( \CPU|path|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~27feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N37
dffeas \CPU|path|registerfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~27 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N16
dffeas \CPU|path|registerfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~43 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N13
dffeas \CPU|path|registerfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~59 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N46
dffeas \CPU|path|registerfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~11 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~236 (
// Equation(s):
// \CPU|path|registerfile|m~236_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~11_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~27_q ))))) # 
// (\CPU|decoder|Mux0~0_combout  & ((((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~43_q )) # (\CPU|decoder|Mux2~0_combout  & 
// ((\CPU|path|registerfile|m~59_q ))))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~27_q ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~43_q ),
	.datad(!\CPU|path|registerfile|m~59_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~236 .extended_lut = "on";
defparam \CPU|path|registerfile|m~236 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \CPU|path|registerfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N15
cyclonev_lcell_comb \CPU|path|registerfile|m~123feeder (
// Equation(s):
// \CPU|path|registerfile|m~123feeder_combout  = ( \CPU|path|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~123feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N17
dffeas \CPU|path|registerfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~123 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~75feeder (
// Equation(s):
// \CPU|path|registerfile|m~75feeder_combout  = ( \CPU|path|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~75feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N1
dffeas \CPU|path|registerfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~75 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N30
cyclonev_lcell_comb \CPU|path|registerfile|m~172 (
// Equation(s):
// \CPU|path|registerfile|m~172_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~236_combout ))))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~236_combout  & 
// (((\CPU|path|registerfile|m~75_q )))) # (\CPU|path|registerfile|m~236_combout  & (\CPU|path|registerfile|m~91_q )))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~236_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~236_combout  & (\CPU|path|registerfile|m~107_q )) # (\CPU|path|registerfile|m~236_combout  & ((\CPU|path|registerfile|m~123_q )))))) ) )

	.dataa(!\CPU|path|registerfile|m~91_q ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~107_q ),
	.datad(!\CPU|path|registerfile|m~236_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~123_q ),
	.datag(!\CPU|path|registerfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~172 .extended_lut = "on";
defparam \CPU|path|registerfile|m~172 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \CPU|path|registerfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N26
dffeas \CPU|path|B[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[11] .is_wysiwyg = "true";
defparam \CPU|path|B[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N24
cyclonev_lcell_comb \CPU|path|val_B[10]~16 (
// Equation(s):
// \CPU|path|val_B[10]~16_combout  = ( \CPU|path|B [11] & ( \CPU|path|val_B[2]~4_combout  & ( (\CPU|path|val_B[2]~6_combout ) # (\CPU|path|B [10]) ) ) ) # ( !\CPU|path|B [11] & ( \CPU|path|val_B[2]~4_combout  & ( (\CPU|path|B [10] & 
// !\CPU|path|val_B[2]~6_combout ) ) ) ) # ( \CPU|path|B [11] & ( !\CPU|path|val_B[2]~4_combout  & ( (!\CPU|path|val_B[2]~6_combout  & (\CPU|ir [4])) # (\CPU|path|val_B[2]~6_combout  & ((\CPU|path|B [9]))) ) ) ) # ( !\CPU|path|B [11] & ( 
// !\CPU|path|val_B[2]~4_combout  & ( (!\CPU|path|val_B[2]~6_combout  & (\CPU|ir [4])) # (\CPU|path|val_B[2]~6_combout  & ((\CPU|path|B [9]))) ) ) )

	.dataa(!\CPU|ir [4]),
	.datab(!\CPU|path|B [10]),
	.datac(!\CPU|path|B [9]),
	.datad(!\CPU|path|val_B[2]~6_combout ),
	.datae(!\CPU|path|B [11]),
	.dataf(!\CPU|path|val_B[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[10]~16 .extended_lut = "off";
defparam \CPU|path|val_B[10]~16 .lut_mask = 64'h550F550F330033FF;
defparam \CPU|path|val_B[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N33
cyclonev_lcell_comb \CPU|path|data_w_ram[10]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[10]~feeder_combout  = ( \CPU|path|alu|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[10]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N57
cyclonev_lcell_comb \CPU|path|alu|Mux5~0 (
// Equation(s):
// \CPU|path|alu|Mux5~0_combout  = ( \CPU|path|A [10] & ( (!\CPU|ir [11] & (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & \CPU|path|val_B[10]~16_combout ))) # (\CPU|ir [11] & (((!\CPU|path|val_B[10]~16_combout )))) ) ) # ( 
// !\CPU|path|A [10] & ( (\CPU|ir [11] & !\CPU|path|val_B[10]~16_combout ) ) )

	.dataa(!\CPU|control|Equal3~1_combout ),
	.datab(!\CPU|ir [11]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|path|val_B[10]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|path|A [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux5~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux5~0 .lut_mask = 64'h3300330033803380;
defparam \CPU|path|alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N34
dffeas \CPU|path|data_w_ram[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[10]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[10] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \CPU|path|Mux5~0 (
// Equation(s):
// \CPU|path|Mux5~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a10  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [10]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [10]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7])))) ) )

	.dataa(!\CPU|ir [7]),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|path|data_w_ram [10]),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux5~0 .extended_lut = "off";
defparam \CPU|path|Mux5~0 .lut_mask = 64'h0C440C443F773F77;
defparam \CPU|path|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~122feeder (
// Equation(s):
// \CPU|path|registerfile|m~122feeder_combout  = ( \CPU|path|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~122feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N43
dffeas \CPU|path|registerfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~122 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N30
cyclonev_lcell_comb \CPU|path|registerfile|m~90feeder (
// Equation(s):
// \CPU|path|registerfile|m~90feeder_combout  = ( \CPU|path|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~90feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N31
dffeas \CPU|path|registerfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~90 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N9
cyclonev_lcell_comb \CPU|path|registerfile|m~106feeder (
// Equation(s):
// \CPU|path|registerfile|m~106feeder_combout  = ( \CPU|path|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~106feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N10
dffeas \CPU|path|registerfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~106 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N26
dffeas \CPU|path|registerfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~58 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N45
cyclonev_lcell_comb \CPU|path|registerfile|m~26feeder (
// Equation(s):
// \CPU|path|registerfile|m~26feeder_combout  = ( \CPU|path|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~26feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N47
dffeas \CPU|path|registerfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~26 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N32
dffeas \CPU|path|registerfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~42 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~10feeder (
// Equation(s):
// \CPU|path|registerfile|m~10feeder_combout  = ( \CPU|path|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~10feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N14
dffeas \CPU|path|registerfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~10 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~232 (
// Equation(s):
// \CPU|path|registerfile|m~232_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~10_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~26_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~42_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~58_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~58_q ),
	.datab(!\CPU|path|registerfile|m~26_q ),
	.datac(!\CPU|path|registerfile|m~42_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~232 .extended_lut = "on";
defparam \CPU|path|registerfile|m~232 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~74feeder (
// Equation(s):
// \CPU|path|registerfile|m~74feeder_combout  = ( \CPU|path|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~74feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N50
dffeas \CPU|path|registerfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~74 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N36
cyclonev_lcell_comb \CPU|path|registerfile|m~168 (
// Equation(s):
// \CPU|path|registerfile|m~168_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~232_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~232_combout  & 
// ((\CPU|path|registerfile|m~74_q ))) # (\CPU|path|registerfile|m~232_combout  & (\CPU|path|registerfile|m~90_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~232_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~232_combout  & ((\CPU|path|registerfile|m~106_q ))) # (\CPU|path|registerfile|m~232_combout  & (\CPU|path|registerfile|m~122_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~122_q ),
	.datab(!\CPU|path|registerfile|m~90_q ),
	.datac(!\CPU|path|registerfile|m~106_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~232_combout ),
	.datag(!\CPU|path|registerfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~168 .extended_lut = "on";
defparam \CPU|path|registerfile|m~168 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|path|registerfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N46
dffeas \CPU|path|B[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[10]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N54
cyclonev_lcell_comb \CPU|path|val_B[9]~15 (
// Equation(s):
// \CPU|path|val_B[9]~15_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|B[10]~DUPLICATE_q  & ( (\CPU|path|val_B[2]~6_combout ) # (\CPU|path|B[9]~DUPLICATE_q ) ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|B[10]~DUPLICATE_q  & ( 
// (!\CPU|path|val_B[2]~6_combout  & ((\CPU|ir [4]))) # (\CPU|path|val_B[2]~6_combout  & (\CPU|path|B[8]~DUPLICATE_q )) ) ) ) # ( \CPU|path|val_B[2]~4_combout  & ( !\CPU|path|B[10]~DUPLICATE_q  & ( (\CPU|path|B[9]~DUPLICATE_q  & !\CPU|path|val_B[2]~6_combout 
// ) ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|B[10]~DUPLICATE_q  & ( (!\CPU|path|val_B[2]~6_combout  & ((\CPU|ir [4]))) # (\CPU|path|val_B[2]~6_combout  & (\CPU|path|B[8]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|path|B[8]~DUPLICATE_q ),
	.datab(!\CPU|path|B[9]~DUPLICATE_q ),
	.datac(!\CPU|path|val_B[2]~6_combout ),
	.datad(!\CPU|ir [4]),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|B[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[9]~15 .extended_lut = "off";
defparam \CPU|path|val_B[9]~15 .lut_mask = 64'h05F5303005F53F3F;
defparam \CPU|path|val_B[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \CPU|path|data_w_ram[9]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[9]~feeder_combout  = ( \CPU|path|alu|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[9]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \CPU|path|alu|Mux6~0 (
// Equation(s):
// \CPU|path|alu|Mux6~0_combout  = ( \CPU|path|val_B[9]~15_combout  & ( (!\CPU|control|Equal30~1_combout  & (!\CPU|control|Equal3~1_combout  & (\CPU|path|A [9] & !\CPU|ir[11]~DUPLICATE_q ))) ) ) # ( !\CPU|path|val_B[9]~15_combout  & ( \CPU|ir[11]~DUPLICATE_q 
//  ) )

	.dataa(!\CPU|control|Equal30~1_combout ),
	.datab(!\CPU|control|Equal3~1_combout ),
	.datac(!\CPU|path|A [9]),
	.datad(!\CPU|ir[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|path|val_B[9]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux6~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux6~0 .lut_mask = 64'h00FF00FF08000800;
defparam \CPU|path|alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N13
dffeas \CPU|path|data_w_ram[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[9]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[9] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N33
cyclonev_lcell_comb \CPU|path|Mux6~0 (
// Equation(s):
// \CPU|path|Mux6~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a9  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [9]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [9]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7])))) ) )

	.dataa(!\CPU|ir [7]),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|path|data_w_ram [9]),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux6~0 .extended_lut = "off";
defparam \CPU|path|Mux6~0 .lut_mask = 64'h0C440C443F773F77;
defparam \CPU|path|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N33
cyclonev_lcell_comb \CPU|path|registerfile|m~89feeder (
// Equation(s):
// \CPU|path|registerfile|m~89feeder_combout  = ( \CPU|path|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~89feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N34
dffeas \CPU|path|registerfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~89 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N13
dffeas \CPU|path|registerfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~121 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~105feeder (
// Equation(s):
// \CPU|path|registerfile|m~105feeder_combout  = ( \CPU|path|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~105feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N13
dffeas \CPU|path|registerfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~105 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N2
dffeas \CPU|path|registerfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~57 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N19
dffeas \CPU|path|registerfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~25 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N34
dffeas \CPU|path|registerfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~41 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N38
dffeas \CPU|path|registerfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~9 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N18
cyclonev_lcell_comb \CPU|path|registerfile|m~228 (
// Equation(s):
// \CPU|path|registerfile|m~228_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~9_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~25_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~41_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~57_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~57_q ),
	.datab(!\CPU|path|registerfile|m~25_q ),
	.datac(!\CPU|path|registerfile|m~41_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~228 .extended_lut = "on";
defparam \CPU|path|registerfile|m~228 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~73feeder (
// Equation(s):
// \CPU|path|registerfile|m~73feeder_combout  = ( \CPU|path|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~73feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N13
dffeas \CPU|path|registerfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~73 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~164 (
// Equation(s):
// \CPU|path|registerfile|m~164_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~228_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~228_combout  & 
// ((\CPU|path|registerfile|m~73_q ))) # (\CPU|path|registerfile|m~228_combout  & (\CPU|path|registerfile|m~89_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~228_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~228_combout  & ((\CPU|path|registerfile|m~105_q ))) # (\CPU|path|registerfile|m~228_combout  & (\CPU|path|registerfile|m~121_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~89_q ),
	.datab(!\CPU|path|registerfile|m~121_q ),
	.datac(!\CPU|path|registerfile|m~105_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~228_combout ),
	.datag(!\CPU|path|registerfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~164 .extended_lut = "on";
defparam \CPU|path|registerfile|m~164 .lut_mask = 64'h000F000FFF55FF33;
defparam \CPU|path|registerfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N29
dffeas \CPU|path|B[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[9] .is_wysiwyg = "true";
defparam \CPU|path|B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N19
dffeas \CPU|path|B[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[8] .is_wysiwyg = "true";
defparam \CPU|path|B[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \CPU|path|val_B[8]~14 (
// Equation(s):
// \CPU|path|val_B[8]~14_combout  = ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|B [9] ) ) ) # ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|B [8] ) ) ) # ( \CPU|path|val_B[2]~6_combout  & 
// ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|B[7]~DUPLICATE_q  ) ) ) # ( !\CPU|path|val_B[2]~6_combout  & ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|ir [4] ) ) )

	.dataa(!\CPU|path|B[7]~DUPLICATE_q ),
	.datab(!\CPU|ir [4]),
	.datac(!\CPU|path|B [9]),
	.datad(!\CPU|path|B [8]),
	.datae(!\CPU|path|val_B[2]~6_combout ),
	.dataf(!\CPU|path|val_B[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[8]~14 .extended_lut = "off";
defparam \CPU|path|val_B[8]~14 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|path|val_B[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N15
cyclonev_lcell_comb \CPU|path|data_w_ram[8]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[8]~feeder_combout  = ( \CPU|path|alu|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[8]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N17
dffeas \CPU|path|data_w_ram[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[8]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N51
cyclonev_lcell_comb \CPU|path|Mux7~0 (
// Equation(s):
// \CPU|path|Mux7~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a8  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram[8]~DUPLICATE_q ))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram[8]~DUPLICATE_q ))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [7])))) ) )

	.dataa(!\CPU|ir [7]),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|path|data_w_ram[8]~DUPLICATE_q ),
	.datad(!\CPU|control|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux7~0 .extended_lut = "off";
defparam \CPU|path|Mux7~0 .lut_mask = 64'h0C440C443F773F77;
defparam \CPU|path|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N23
dffeas \CPU|path|registerfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~120 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N9
cyclonev_lcell_comb \CPU|path|registerfile|m~88feeder (
// Equation(s):
// \CPU|path|registerfile|m~88feeder_combout  = ( \CPU|path|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~88feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N10
dffeas \CPU|path|registerfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~88 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~104feeder (
// Equation(s):
// \CPU|path|registerfile|m~104feeder_combout  = ( \CPU|path|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~104feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N25
dffeas \CPU|path|registerfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~104 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N43
dffeas \CPU|path|registerfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~56 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N52
dffeas \CPU|path|registerfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~24 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N38
dffeas \CPU|path|registerfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~40 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N56
dffeas \CPU|path|registerfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~8 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~224 (
// Equation(s):
// \CPU|path|registerfile|m~224_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~8_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~24_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~40_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~56_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~56_q ),
	.datab(!\CPU|path|registerfile|m~24_q ),
	.datac(!\CPU|path|registerfile|m~40_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~224 .extended_lut = "on";
defparam \CPU|path|registerfile|m~224 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N15
cyclonev_lcell_comb \CPU|path|registerfile|m~72feeder (
// Equation(s):
// \CPU|path|registerfile|m~72feeder_combout  = ( \CPU|path|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~72feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N17
dffeas \CPU|path|registerfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~72 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~160 (
// Equation(s):
// \CPU|path|registerfile|m~160_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~224_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~224_combout  & 
// ((\CPU|path|registerfile|m~72_q ))) # (\CPU|path|registerfile|m~224_combout  & (\CPU|path|registerfile|m~88_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~224_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~224_combout  & ((\CPU|path|registerfile|m~104_q ))) # (\CPU|path|registerfile|m~224_combout  & (\CPU|path|registerfile|m~120_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~120_q ),
	.datab(!\CPU|path|registerfile|m~88_q ),
	.datac(!\CPU|path|registerfile|m~104_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~224_combout ),
	.datag(!\CPU|path|registerfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~160 .extended_lut = "on";
defparam \CPU|path|registerfile|m~160 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|path|registerfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N20
dffeas \CPU|path|B[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N14
dffeas \CPU|path|B[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[6] .is_wysiwyg = "true";
defparam \CPU|path|B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N46
dffeas \CPU|path|B[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[7] .is_wysiwyg = "true";
defparam \CPU|path|B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N21
cyclonev_lcell_comb \CPU|path|val_B[7]~13 (
// Equation(s):
// \CPU|path|val_B[7]~13_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[8]~DUPLICATE_q  ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [6] ) ) ) # ( 
// \CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [7] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [4] ) ) )

	.dataa(!\CPU|path|B[8]~DUPLICATE_q ),
	.datab(!\CPU|ir [4]),
	.datac(!\CPU|path|B [6]),
	.datad(!\CPU|path|B [7]),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[7]~13 .extended_lut = "off";
defparam \CPU|path|val_B[7]~13 .lut_mask = 64'h333300FF0F0F5555;
defparam \CPU|path|val_B[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \CPU|path|data_w_ram[7]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[7]~feeder_combout  = ( \CPU|path|alu|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[7]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N15
cyclonev_lcell_comb \CPU|path|alu|Mux8~0 (
// Equation(s):
// \CPU|path|alu|Mux8~0_combout  = ( !\CPU|control|Equal3~1_combout  & ( \CPU|path|val_B[7]~13_combout  & ( (\CPU|path|A [7] & (!\CPU|ir [11] & !\CPU|control|Equal30~1_combout )) ) ) ) # ( \CPU|control|Equal3~1_combout  & ( !\CPU|path|val_B[7]~13_combout  & 
// ( \CPU|ir [11] ) ) ) # ( !\CPU|control|Equal3~1_combout  & ( !\CPU|path|val_B[7]~13_combout  & ( \CPU|ir [11] ) ) )

	.dataa(!\CPU|path|A [7]),
	.datab(!\CPU|ir [11]),
	.datac(gnd),
	.datad(!\CPU|control|Equal30~1_combout ),
	.datae(!\CPU|control|Equal3~1_combout ),
	.dataf(!\CPU|path|val_B[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux8~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux8~0 .lut_mask = 64'h3333333344000000;
defparam \CPU|path|alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N55
dffeas \CPU|path|data_w_ram[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[7]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[7] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \CPU|control|load_addr~0 (
// Equation(s):
// \CPU|control|load_addr~0_combout  = ( \CPU|control|Equal42~0_combout  & ( \CPU|control|WideOr7~1_combout  & ( \CPU|control|state [1] ) ) )

	.dataa(!\CPU|control|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|control|Equal42~0_combout ),
	.dataf(!\CPU|control|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|load_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|load_addr~0 .extended_lut = "off";
defparam \CPU|control|load_addr~0 .lut_mask = 64'h0000000000005555;
defparam \CPU|control|load_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N41
dffeas \CPU|dr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[7] .is_wysiwyg = "true";
defparam \CPU|dr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N12
cyclonev_lcell_comb \CPU|Add0~17 (
// Equation(s):
// \CPU|Add0~17_sumout  = SUM(( \CPU|pc [4] ) + ( GND ) + ( \CPU|Add0~14  ))
// \CPU|Add0~18  = CARRY(( \CPU|pc [4] ) + ( GND ) + ( \CPU|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~17_sumout ),
	.cout(\CPU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~17 .extended_lut = "off";
defparam \CPU|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \start_pc[4]~input (
	.i(start_pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[4]~input_o ));
// synopsys translate_off
defparam \start_pc[4]~input .bus_hold = "false";
defparam \start_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y10_N13
dffeas \CPU|pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~17_sumout ),
	.asdata(\start_pc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[4] .is_wysiwyg = "true";
defparam \CPU|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \CPU|Add0~21 (
// Equation(s):
// \CPU|Add0~21_sumout  = SUM(( \CPU|pc [5] ) + ( GND ) + ( \CPU|Add0~18  ))
// \CPU|Add0~22  = CARRY(( \CPU|pc [5] ) + ( GND ) + ( \CPU|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~21_sumout ),
	.cout(\CPU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~21 .extended_lut = "off";
defparam \CPU|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \start_pc[5]~input (
	.i(start_pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[5]~input_o ));
// synopsys translate_off
defparam \start_pc[5]~input .bus_hold = "false";
defparam \start_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y10_N16
dffeas \CPU|pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~21_sumout ),
	.asdata(\start_pc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[5] .is_wysiwyg = "true";
defparam \CPU|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N18
cyclonev_lcell_comb \CPU|Add0~25 (
// Equation(s):
// \CPU|Add0~25_sumout  = SUM(( \CPU|pc [6] ) + ( GND ) + ( \CPU|Add0~22  ))
// \CPU|Add0~26  = CARRY(( \CPU|pc [6] ) + ( GND ) + ( \CPU|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~25_sumout ),
	.cout(\CPU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~25 .extended_lut = "off";
defparam \CPU|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \start_pc[6]~input (
	.i(start_pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[6]~input_o ));
// synopsys translate_off
defparam \start_pc[6]~input .bus_hold = "false";
defparam \start_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y10_N19
dffeas \CPU|pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~25_sumout ),
	.asdata(\start_pc[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[6] .is_wysiwyg = "true";
defparam \CPU|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N21
cyclonev_lcell_comb \CPU|Add0~29 (
// Equation(s):
// \CPU|Add0~29_sumout  = SUM(( \CPU|pc [7] ) + ( GND ) + ( \CPU|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~29 .extended_lut = "off";
defparam \CPU|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \start_pc[7]~input (
	.i(start_pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[7]~input_o ));
// synopsys translate_off
defparam \start_pc[7]~input .bus_hold = "false";
defparam \start_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y10_N22
dffeas \CPU|pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~29_sumout ),
	.asdata(\start_pc[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[7] .is_wysiwyg = "true";
defparam \CPU|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N39
cyclonev_lcell_comb \CPU|ram_addr[7]~7 (
// Equation(s):
// \CPU|ram_addr[7]~7_combout  = ( \CPU|dr [7] & ( \CPU|pc [7] ) ) # ( !\CPU|dr [7] & ( \CPU|pc [7] & ( \CPU|control|WideOr7~2_combout  ) ) ) # ( \CPU|dr [7] & ( !\CPU|pc [7] & ( !\CPU|control|WideOr7~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|control|WideOr7~2_combout ),
	.datad(gnd),
	.datae(!\CPU|dr [7]),
	.dataf(!\CPU|pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[7]~7 .extended_lut = "off";
defparam \CPU|ram_addr[7]~7 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \CPU|ram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N5
dffeas \CPU|ir[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[7] .is_wysiwyg = "true";
defparam \CPU|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N9
cyclonev_lcell_comb \CPU|path|Mux8~0 (
// Equation(s):
// \CPU|path|Mux8~0_combout  = ( \CPU|control|WideOr2~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a7  & ( (\CPU|path|Mux3~0_combout ) # (\CPU|ir [7]) ) ) ) # ( !\CPU|control|WideOr2~0_combout  & ( \RAM|m_rtl_0|auto_generated|ram_block1a7  & ( 
// (\CPU|path|data_w_ram [7]) # (\CPU|path|Mux3~0_combout ) ) ) ) # ( \CPU|control|WideOr2~0_combout  & ( !\RAM|m_rtl_0|auto_generated|ram_block1a7  & ( (\CPU|ir [7] & !\CPU|path|Mux3~0_combout ) ) ) ) # ( !\CPU|control|WideOr2~0_combout  & ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a7  & ( (!\CPU|path|Mux3~0_combout  & \CPU|path|data_w_ram [7]) ) ) )

	.dataa(!\CPU|ir [7]),
	.datab(gnd),
	.datac(!\CPU|path|Mux3~0_combout ),
	.datad(!\CPU|path|data_w_ram [7]),
	.datae(!\CPU|control|WideOr2~0_combout ),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux8~0 .extended_lut = "off";
defparam \CPU|path|Mux8~0 .lut_mask = 64'h00F050500FFF5F5F;
defparam \CPU|path|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N51
cyclonev_lcell_comb \CPU|path|registerfile|m~119feeder (
// Equation(s):
// \CPU|path|registerfile|m~119feeder_combout  = ( \CPU|path|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~119feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N53
dffeas \CPU|path|registerfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~119 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N1
dffeas \CPU|path|registerfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~87 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N46
dffeas \CPU|path|registerfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~103 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N7
dffeas \CPU|path|registerfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~55 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N30
cyclonev_lcell_comb \CPU|path|registerfile|m~23feeder (
// Equation(s):
// \CPU|path|registerfile|m~23feeder_combout  = ( \CPU|path|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~23feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N31
dffeas \CPU|path|registerfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~23 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N10
dffeas \CPU|path|registerfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~39 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N48
cyclonev_lcell_comb \CPU|path|registerfile|m~7feeder (
// Equation(s):
// \CPU|path|registerfile|m~7feeder_combout  = ( \CPU|path|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~7feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N50
dffeas \CPU|path|registerfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~7 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N6
cyclonev_lcell_comb \CPU|path|registerfile|m~220 (
// Equation(s):
// \CPU|path|registerfile|m~220_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~7_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~23_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~39_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~55_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~55_q ),
	.datab(!\CPU|path|registerfile|m~23_q ),
	.datac(!\CPU|path|registerfile|m~39_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~220 .extended_lut = "on";
defparam \CPU|path|registerfile|m~220 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N27
cyclonev_lcell_comb \CPU|path|registerfile|m~71feeder (
// Equation(s):
// \CPU|path|registerfile|m~71feeder_combout  = ( \CPU|path|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~71feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N29
dffeas \CPU|path|registerfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~71 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~156 (
// Equation(s):
// \CPU|path|registerfile|m~156_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~220_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~220_combout  & 
// ((\CPU|path|registerfile|m~71_q ))) # (\CPU|path|registerfile|m~220_combout  & (\CPU|path|registerfile|m~87_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~220_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~220_combout  & ((\CPU|path|registerfile|m~103_q ))) # (\CPU|path|registerfile|m~220_combout  & (\CPU|path|registerfile|m~119_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~119_q ),
	.datab(!\CPU|path|registerfile|m~87_q ),
	.datac(!\CPU|path|registerfile|m~103_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~220_combout ),
	.datag(!\CPU|path|registerfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~156 .extended_lut = "on";
defparam \CPU|path|registerfile|m~156 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|path|registerfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N47
dffeas \CPU|path|B[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N39
cyclonev_lcell_comb \CPU|path|val_B[6]~12 (
// Equation(s):
// \CPU|path|val_B[6]~12_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[7]~DUPLICATE_q  ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [5] ) ) ) # ( 
// \CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [6] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [4] ) ) )

	.dataa(!\CPU|path|B[7]~DUPLICATE_q ),
	.datab(!\CPU|path|B [6]),
	.datac(!\CPU|ir [4]),
	.datad(!\CPU|path|B [5]),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[6]~12 .extended_lut = "off";
defparam \CPU|path|val_B[6]~12 .lut_mask = 64'h0F0F333300FF5555;
defparam \CPU|path|val_B[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N15
cyclonev_lcell_comb \CPU|path|data_w_ram[6]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[6]~feeder_combout  = ( \CPU|path|alu|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[6]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \CPU|path|alu|Mux9~0 (
// Equation(s):
// \CPU|path|alu|Mux9~0_combout  = ( \CPU|path|A [6] & ( (!\CPU|path|val_B[6]~12_combout  & (((\CPU|ir[11]~DUPLICATE_q )))) # (\CPU|path|val_B[6]~12_combout  & (!\CPU|control|Equal30~1_combout  & (!\CPU|control|Equal3~1_combout  & !\CPU|ir[11]~DUPLICATE_q 
// ))) ) ) # ( !\CPU|path|A [6] & ( (!\CPU|path|val_B[6]~12_combout  & \CPU|ir[11]~DUPLICATE_q ) ) )

	.dataa(!\CPU|control|Equal30~1_combout ),
	.datab(!\CPU|control|Equal3~1_combout ),
	.datac(!\CPU|path|val_B[6]~12_combout ),
	.datad(!\CPU|ir[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|path|A [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux9~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux9~0 .lut_mask = 64'h00F000F008F008F0;
defparam \CPU|path|alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N16
dffeas \CPU|path|data_w_ram[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[6]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[6] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N37
dffeas \CPU|dr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[6] .is_wysiwyg = "true";
defparam \CPU|dr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \CPU|ram_addr[6]~6 (
// Equation(s):
// \CPU|ram_addr[6]~6_combout  = ( \CPU|dr [6] & ( \CPU|pc [6] ) ) # ( !\CPU|dr [6] & ( \CPU|pc [6] & ( \CPU|control|WideOr7~2_combout  ) ) ) # ( \CPU|dr [6] & ( !\CPU|pc [6] & ( !\CPU|control|WideOr7~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|control|WideOr7~2_combout ),
	.datae(!\CPU|dr [6]),
	.dataf(!\CPU|pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[6]~6 .extended_lut = "off";
defparam \CPU|ram_addr[6]~6 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \CPU|ram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N1
dffeas \CPU|ir[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[4] .is_wysiwyg = "true";
defparam \CPU|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \CPU|path|Mux11~0 (
// Equation(s):
// \CPU|path|Mux11~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a4  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [4]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [4]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [4]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [4])))) ) )

	.dataa(!\CPU|control|WideOr2~0_combout ),
	.datab(!\CPU|path|Mux3~0_combout ),
	.datac(!\CPU|ir [4]),
	.datad(!\CPU|path|data_w_ram [4]),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux11~0 .extended_lut = "off";
defparam \CPU|path|Mux11~0 .lut_mask = 64'h048C048C37BF37BF;
defparam \CPU|path|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N18
cyclonev_lcell_comb \CPU|path|registerfile|m~116feeder (
// Equation(s):
// \CPU|path|registerfile|m~116feeder_combout  = \CPU|path|Mux11~0_combout 

	.dataa(gnd),
	.datab(!\CPU|path|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~116feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~116feeder .lut_mask = 64'h3333333333333333;
defparam \CPU|path|registerfile|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N20
dffeas \CPU|path|registerfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~116 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N21
cyclonev_lcell_comb \CPU|path|registerfile|m~84feeder (
// Equation(s):
// \CPU|path|registerfile|m~84feeder_combout  = ( \CPU|path|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~84feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N22
dffeas \CPU|path|registerfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~84 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~100feeder (
// Equation(s):
// \CPU|path|registerfile|m~100feeder_combout  = ( \CPU|path|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~100feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N55
dffeas \CPU|path|registerfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~100 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N2
dffeas \CPU|path|registerfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~52 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N39
cyclonev_lcell_comb \CPU|path|registerfile|m~20feeder (
// Equation(s):
// \CPU|path|registerfile|m~20feeder_combout  = ( \CPU|path|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~20feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N41
dffeas \CPU|path|registerfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~20 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N14
dffeas \CPU|path|registerfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~36 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~4feeder (
// Equation(s):
// \CPU|path|registerfile|m~4feeder_combout  = ( \CPU|path|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~4feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N55
dffeas \CPU|path|registerfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~4 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~208 (
// Equation(s):
// \CPU|path|registerfile|m~208_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~4_q ))) # (\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~20_q )))) # 
// (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & ((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~36_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~52_q )))) # (\CPU|decoder|Mux0~0_combout  & (((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|path|registerfile|m~52_q ),
	.datab(!\CPU|path|registerfile|m~20_q ),
	.datac(!\CPU|path|registerfile|m~36_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~208 .extended_lut = "on";
defparam \CPU|path|registerfile|m~208 .lut_mask = 64'h0F000F0033FF55FF;
defparam \CPU|path|registerfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N27
cyclonev_lcell_comb \CPU|path|registerfile|m~68feeder (
// Equation(s):
// \CPU|path|registerfile|m~68feeder_combout  = ( \CPU|path|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~68feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N28
dffeas \CPU|path|registerfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~68 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N54
cyclonev_lcell_comb \CPU|path|registerfile|m~144 (
// Equation(s):
// \CPU|path|registerfile|m~144_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~208_combout )))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~208_combout  & 
// ((\CPU|path|registerfile|m~68_q ))) # (\CPU|path|registerfile|m~208_combout  & (\CPU|path|registerfile|m~84_q ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~208_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~208_combout  & ((\CPU|path|registerfile|m~100_q ))) # (\CPU|path|registerfile|m~208_combout  & (\CPU|path|registerfile|m~116_q ))))) ) )

	.dataa(!\CPU|path|registerfile|m~116_q ),
	.datab(!\CPU|path|registerfile|m~84_q ),
	.datac(!\CPU|path|registerfile|m~100_q ),
	.datad(!\CPU|decoder|Mux0~0_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~208_combout ),
	.datag(!\CPU|path|registerfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~144 .extended_lut = "on";
defparam \CPU|path|registerfile|m~144 .lut_mask = 64'h000F000FFF33FF55;
defparam \CPU|path|registerfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N58
dffeas \CPU|path|B[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[4] .is_wysiwyg = "true";
defparam \CPU|path|B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N15
cyclonev_lcell_comb \CPU|path|val_B[5]~11 (
// Equation(s):
// \CPU|path|val_B[5]~11_combout  = ( \CPU|path|B [5] & ( \CPU|ir [4] & ( (!\CPU|path|val_B[2]~6_combout ) # ((!\CPU|path|val_B[2]~4_combout  & (\CPU|path|B [4])) # (\CPU|path|val_B[2]~4_combout  & ((\CPU|path|B [6])))) ) ) ) # ( !\CPU|path|B [5] & ( \CPU|ir 
// [4] & ( (!\CPU|path|val_B[2]~4_combout  & (((!\CPU|path|val_B[2]~6_combout )) # (\CPU|path|B [4]))) # (\CPU|path|val_B[2]~4_combout  & (((\CPU|path|B [6] & \CPU|path|val_B[2]~6_combout )))) ) ) ) # ( \CPU|path|B [5] & ( !\CPU|ir [4] & ( 
// (!\CPU|path|val_B[2]~4_combout  & (\CPU|path|B [4] & ((\CPU|path|val_B[2]~6_combout )))) # (\CPU|path|val_B[2]~4_combout  & (((!\CPU|path|val_B[2]~6_combout ) # (\CPU|path|B [6])))) ) ) ) # ( !\CPU|path|B [5] & ( !\CPU|ir [4] & ( 
// (\CPU|path|val_B[2]~6_combout  & ((!\CPU|path|val_B[2]~4_combout  & (\CPU|path|B [4])) # (\CPU|path|val_B[2]~4_combout  & ((\CPU|path|B [6]))))) ) ) )

	.dataa(!\CPU|path|B [4]),
	.datab(!\CPU|path|B [6]),
	.datac(!\CPU|path|val_B[2]~4_combout ),
	.datad(!\CPU|path|val_B[2]~6_combout ),
	.datae(!\CPU|path|B [5]),
	.dataf(!\CPU|ir [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[5]~11 .extended_lut = "off";
defparam \CPU|path|val_B[5]~11 .lut_mask = 64'h00530F53F053FF53;
defparam \CPU|path|val_B[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \CPU|path|data_w_ram[5]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[5]~feeder_combout  = ( \CPU|path|alu|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[5]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \CPU|path|alu|Mux10~0 (
// Equation(s):
// \CPU|path|alu|Mux10~0_combout  = ( \CPU|control|Equal3~1_combout  & ( (!\CPU|path|val_B[5]~11_combout  & \CPU|ir [11]) ) ) # ( !\CPU|control|Equal3~1_combout  & ( (!\CPU|path|val_B[5]~11_combout  & (((\CPU|ir [11])))) # (\CPU|path|val_B[5]~11_combout  & 
// (\CPU|path|A [5] & (!\CPU|control|Equal30~1_combout  & !\CPU|ir [11]))) ) )

	.dataa(!\CPU|path|val_B[5]~11_combout ),
	.datab(!\CPU|path|A [5]),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|ir [11]),
	.datae(gnd),
	.dataf(!\CPU|control|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux10~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux10~0 .lut_mask = 64'h10AA10AA00AA00AA;
defparam \CPU|path|alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N41
dffeas \CPU|path|data_w_ram[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[5]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[5] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N50
dffeas \CPU|dr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[5] .is_wysiwyg = "true";
defparam \CPU|dr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \CPU|ram_addr[5]~5 (
// Equation(s):
// \CPU|ram_addr[5]~5_combout  = ( \CPU|pc [5] & ( (\CPU|dr [5]) # (\CPU|control|WideOr7~2_combout ) ) ) # ( !\CPU|pc [5] & ( (!\CPU|control|WideOr7~2_combout  & \CPU|dr [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|control|WideOr7~2_combout ),
	.datac(gnd),
	.datad(!\CPU|dr [5]),
	.datae(gnd),
	.dataf(!\CPU|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[5]~5 .extended_lut = "off";
defparam \CPU|ram_addr[5]~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \CPU|ram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N52
dffeas \CPU|ir[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[5] .is_wysiwyg = "true";
defparam \CPU|ir[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \CPU|path|Mux10~0 (
// Equation(s):
// \CPU|path|Mux10~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a5  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [5]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [5]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [5]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [5])))) ) )

	.dataa(!\CPU|ir [5]),
	.datab(!\CPU|path|data_w_ram [5]),
	.datac(!\CPU|control|WideOr2~0_combout ),
	.datad(!\CPU|path|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux10~0 .extended_lut = "off";
defparam \CPU|path|Mux10~0 .lut_mask = 64'h3500350035FF35FF;
defparam \CPU|path|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N30
cyclonev_lcell_comb \CPU|path|registerfile|m~85feeder (
// Equation(s):
// \CPU|path|registerfile|m~85feeder_combout  = ( \CPU|path|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~85feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N31
dffeas \CPU|path|registerfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~85 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N26
dffeas \CPU|path|registerfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~101 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N31
dffeas \CPU|path|registerfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~53 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N20
dffeas \CPU|path|registerfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~37 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N9
cyclonev_lcell_comb \CPU|path|registerfile|m~21feeder (
// Equation(s):
// \CPU|path|registerfile|m~21feeder_combout  = ( \CPU|path|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~21feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N11
dffeas \CPU|path|registerfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~21 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N36
cyclonev_lcell_comb \CPU|path|registerfile|m~5feeder (
// Equation(s):
// \CPU|path|registerfile|m~5feeder_combout  = ( \CPU|path|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~5feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N37
dffeas \CPU|path|registerfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~5 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~212 (
// Equation(s):
// \CPU|path|registerfile|m~212_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (((!\CPU|decoder|Mux2~0_combout  & (\CPU|path|registerfile|m~5_q )) # (\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~21_q )))))) # 
// (\CPU|decoder|Mux0~0_combout  & ((((\CPU|decoder|Mux2~0_combout ))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & (((!\CPU|decoder|Mux2~0_combout  & ((\CPU|path|registerfile|m~37_q ))) # (\CPU|decoder|Mux2~0_combout  & 
// (\CPU|path|registerfile|m~53_q ))))) # (\CPU|decoder|Mux0~0_combout  & ((((\CPU|decoder|Mux2~0_combout ))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~53_q ),
	.datac(!\CPU|path|registerfile|m~37_q ),
	.datad(!\CPU|path|registerfile|m~21_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux2~0_combout ),
	.datag(!\CPU|path|registerfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~212 .extended_lut = "on";
defparam \CPU|path|registerfile|m~212 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \CPU|path|registerfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N27
cyclonev_lcell_comb \CPU|path|registerfile|m~117feeder (
// Equation(s):
// \CPU|path|registerfile|m~117feeder_combout  = ( \CPU|path|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~117feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N28
dffeas \CPU|path|registerfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~117 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \CPU|path|registerfile|m~69feeder (
// Equation(s):
// \CPU|path|registerfile|m~69feeder_combout  = ( \CPU|path|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~69feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~69feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N13
dffeas \CPU|path|registerfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~69 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \CPU|path|registerfile|m~148 (
// Equation(s):
// \CPU|path|registerfile|m~148_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~212_combout ))))) # (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~212_combout  & 
// (((\CPU|path|registerfile|m~69_q )))) # (\CPU|path|registerfile|m~212_combout  & (\CPU|path|registerfile|m~85_q )))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( ((!\CPU|decoder|Mux0~0_combout  & (((\CPU|path|registerfile|m~212_combout )))) # 
// (\CPU|decoder|Mux0~0_combout  & ((!\CPU|path|registerfile|m~212_combout  & (\CPU|path|registerfile|m~101_q )) # (\CPU|path|registerfile|m~212_combout  & ((\CPU|path|registerfile|m~117_q )))))) ) )

	.dataa(!\CPU|path|registerfile|m~85_q ),
	.datab(!\CPU|decoder|Mux0~0_combout ),
	.datac(!\CPU|path|registerfile|m~101_q ),
	.datad(!\CPU|path|registerfile|m~212_combout ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~117_q ),
	.datag(!\CPU|path|registerfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~148 .extended_lut = "on";
defparam \CPU|path|registerfile|m~148 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \CPU|path|registerfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N38
dffeas \CPU|path|B[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[5] .is_wysiwyg = "true";
defparam \CPU|path|B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N59
dffeas \CPU|path|B[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N5
dffeas \CPU|path|B[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|path|B[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N39
cyclonev_lcell_comb \CPU|path|val_B[4]~10 (
// Equation(s):
// \CPU|path|val_B[4]~10_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [5] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[3]~DUPLICATE_q  ) ) ) # ( 
// \CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[4]~DUPLICATE_q  ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [4] ) ) )

	.dataa(!\CPU|path|B [5]),
	.datab(!\CPU|path|B[4]~DUPLICATE_q ),
	.datac(!\CPU|ir [4]),
	.datad(!\CPU|path|B[3]~DUPLICATE_q ),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[4]~10 .extended_lut = "off";
defparam \CPU|path|val_B[4]~10 .lut_mask = 64'h0F0F333300FF5555;
defparam \CPU|path|val_B[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N30
cyclonev_lcell_comb \CPU|path|data_w_ram[4]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[4]~feeder_combout  = ( \CPU|path|alu|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[4]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N57
cyclonev_lcell_comb \CPU|path|alu|Mux11~0 (
// Equation(s):
// \CPU|path|alu|Mux11~0_combout  = ( \CPU|control|Equal30~1_combout  & ( (\CPU|ir [11] & !\CPU|path|val_B[4]~10_combout ) ) ) # ( !\CPU|control|Equal30~1_combout  & ( (!\CPU|ir [11] & (\CPU|path|val_B[4]~10_combout  & (!\CPU|control|Equal3~1_combout  & 
// \CPU|path|A [4]))) # (\CPU|ir [11] & (!\CPU|path|val_B[4]~10_combout )) ) )

	.dataa(!\CPU|ir [11]),
	.datab(!\CPU|path|val_B[4]~10_combout ),
	.datac(!\CPU|control|Equal3~1_combout ),
	.datad(!\CPU|path|A [4]),
	.datae(gnd),
	.dataf(!\CPU|control|Equal30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux11~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux11~0 .lut_mask = 64'h4464446444444444;
defparam \CPU|path|alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N32
dffeas \CPU|path|data_w_ram[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[4]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[4] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N32
dffeas \CPU|dr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[4] .is_wysiwyg = "true";
defparam \CPU|dr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \CPU|ram_addr[4]~4 (
// Equation(s):
// \CPU|ram_addr[4]~4_combout  = ( \CPU|dr [4] & ( \CPU|pc [4] ) ) # ( !\CPU|dr [4] & ( \CPU|pc [4] & ( \CPU|control|WideOr7~2_combout  ) ) ) # ( \CPU|dr [4] & ( !\CPU|pc [4] & ( !\CPU|control|WideOr7~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|control|WideOr7~2_combout ),
	.datae(!\CPU|dr [4]),
	.dataf(!\CPU|pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[4]~4 .extended_lut = "off";
defparam \CPU|ram_addr[4]~4 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \CPU|ram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N17
dffeas \CPU|ir[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[3] .is_wysiwyg = "true";
defparam \CPU|ir[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N4
dffeas \CPU|path|B[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[3] .is_wysiwyg = "true";
defparam \CPU|path|B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N48
cyclonev_lcell_comb \CPU|path|val_B[3]~9 (
// Equation(s):
// \CPU|path|val_B[3]~9_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[4]~DUPLICATE_q  ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [2] ) ) ) # ( 
// \CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [3] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [3] ) ) )

	.dataa(!\CPU|ir [3]),
	.datab(!\CPU|path|B[4]~DUPLICATE_q ),
	.datac(!\CPU|path|B [2]),
	.datad(!\CPU|path|B [3]),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[3]~9 .extended_lut = "off";
defparam \CPU|path|val_B[3]~9 .lut_mask = 64'h555500FF0F0F3333;
defparam \CPU|path|val_B[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \CPU|path|data_w_ram[3]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[3]~feeder_combout  = \CPU|path|alu|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|path|alu|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[3]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|path|data_w_ram[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N51
cyclonev_lcell_comb \CPU|path|alu|Mux12~0 (
// Equation(s):
// \CPU|path|alu|Mux12~0_combout  = ( \CPU|ir [11] & ( !\CPU|path|val_B[3]~9_combout  ) ) # ( !\CPU|ir [11] & ( (!\CPU|control|Equal30~1_combout  & (\CPU|path|A [3] & (!\CPU|control|Equal3~1_combout  & \CPU|path|val_B[3]~9_combout ))) ) )

	.dataa(!\CPU|control|Equal30~1_combout ),
	.datab(!\CPU|path|A [3]),
	.datac(!\CPU|control|Equal3~1_combout ),
	.datad(!\CPU|path|val_B[3]~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux12~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux12~0 .lut_mask = 64'h00200020FF00FF00;
defparam \CPU|path|alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N7
dffeas \CPU|path|data_w_ram[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[3]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[3] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N29
dffeas \CPU|dr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[3] .is_wysiwyg = "true";
defparam \CPU|dr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N27
cyclonev_lcell_comb \CPU|ram_addr[3]~3 (
// Equation(s):
// \CPU|ram_addr[3]~3_combout  = ( \CPU|dr [3] & ( \CPU|control|WideOr7~2_combout  & ( \CPU|pc [3] ) ) ) # ( !\CPU|dr [3] & ( \CPU|control|WideOr7~2_combout  & ( \CPU|pc [3] ) ) ) # ( \CPU|dr [3] & ( !\CPU|control|WideOr7~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|pc [3]),
	.datad(gnd),
	.datae(!\CPU|dr [3]),
	.dataf(!\CPU|control|WideOr7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[3]~3 .extended_lut = "off";
defparam \CPU|ram_addr[3]~3 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \CPU|ram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N23
dffeas \CPU|ir[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[12] .is_wysiwyg = "true";
defparam \CPU|ir[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N21
cyclonev_lcell_comb \CPU|control|Equal19~0 (
// Equation(s):
// \CPU|control|Equal19~0_combout  = ( \CPU|ir [14] & ( (\CPU|ir [13] & (!\CPU|ir [15] & (!\CPU|ir[11]~DUPLICATE_q  & !\CPU|ir [12]))) ) )

	.dataa(!\CPU|ir [13]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir[11]~DUPLICATE_q ),
	.datad(!\CPU|ir [12]),
	.datae(gnd),
	.dataf(!\CPU|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal19~0 .extended_lut = "off";
defparam \CPU|control|Equal19~0 .lut_mask = 64'h0000000040004000;
defparam \CPU|control|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N3
cyclonev_lcell_comb \CPU|control|WideOr1~0 (
// Equation(s):
// \CPU|control|WideOr1~0_combout  = ( \CPU|ir [12] & ( \CPU|control|Equal4~0_combout  & ( (!\CPU|ir [14] & (\CPU|ir [15] & \CPU|ir [13])) ) ) ) # ( !\CPU|ir [12] & ( \CPU|control|Equal4~0_combout  & ( (!\CPU|ir[11]~DUPLICATE_q  & ((!\CPU|ir [14] & (\CPU|ir 
// [15] & \CPU|ir [13])) # (\CPU|ir [14] & (!\CPU|ir [15] $ (!\CPU|ir [13]))))) ) ) )

	.dataa(!\CPU|ir [14]),
	.datab(!\CPU|ir[11]~DUPLICATE_q ),
	.datac(!\CPU|ir [15]),
	.datad(!\CPU|ir [13]),
	.datae(!\CPU|ir [12]),
	.dataf(!\CPU|control|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr1~0 .extended_lut = "off";
defparam \CPU|control|WideOr1~0 .lut_mask = 64'h000000000448000A;
defparam \CPU|control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N18
cyclonev_lcell_comb \CPU|control|WideOr1 (
// Equation(s):
// \CPU|control|WideOr1~combout  = ( !\CPU|control|WideOr1~0_combout  & ( \CPU|control|Equal25~0_combout  & ( (!\CPU|control|Equal29~0_combout  & ((!\CPU|control|Equal23~0_combout ) # ((!\CPU|control|Equal19~0_combout )))) # (\CPU|control|Equal29~0_combout  
// & (\CPU|control|state [1] & ((!\CPU|control|Equal23~0_combout ) # (!\CPU|control|Equal19~0_combout )))) ) ) ) # ( !\CPU|control|WideOr1~0_combout  & ( !\CPU|control|Equal25~0_combout  & ( (!\CPU|control|Equal23~0_combout ) # 
// (!\CPU|control|Equal19~0_combout ) ) ) )

	.dataa(!\CPU|control|Equal29~0_combout ),
	.datab(!\CPU|control|Equal23~0_combout ),
	.datac(!\CPU|control|Equal19~0_combout ),
	.datad(!\CPU|control|state [1]),
	.datae(!\CPU|control|WideOr1~0_combout ),
	.dataf(!\CPU|control|Equal25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr1 .extended_lut = "off";
defparam \CPU|control|WideOr1 .lut_mask = 64'hFCFC0000A8FC0000;
defparam \CPU|control|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N35
dffeas \CPU|ir[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[2] .is_wysiwyg = "true";
defparam \CPU|ir[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N50
dffeas \CPU|ir[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[10] .is_wysiwyg = "true";
defparam \CPU|ir[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N48
cyclonev_lcell_comb \CPU|decoder|Mux0~0 (
// Equation(s):
// \CPU|decoder|Mux0~0_combout  = ( \CPU|control|WideOr0~combout  & ( (!\CPU|control|WideOr1~combout  & (\CPU|ir [7])) # (\CPU|control|WideOr1~combout  & ((\CPU|ir [2]))) ) ) # ( !\CPU|control|WideOr0~combout  & ( (\CPU|control|WideOr1~combout  & \CPU|ir 
// [10]) ) )

	.dataa(!\CPU|control|WideOr1~combout ),
	.datab(!\CPU|ir [7]),
	.datac(!\CPU|ir [2]),
	.datad(!\CPU|ir [10]),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decoder|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decoder|Mux0~0 .extended_lut = "off";
defparam \CPU|decoder|Mux0~0 .lut_mask = 64'h0055005527272727;
defparam \CPU|decoder|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N9
cyclonev_lcell_comb \CPU|path|Mux13~0 (
// Equation(s):
// \CPU|path|Mux13~0_combout  = ( \RAM|m_rtl_0|auto_generated|ram_block1a2  & ( ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [2]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [2]))) # (\CPU|path|Mux3~0_combout ) ) ) # ( 
// !\RAM|m_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU|path|Mux3~0_combout  & ((!\CPU|control|WideOr2~0_combout  & ((\CPU|path|data_w_ram [2]))) # (\CPU|control|WideOr2~0_combout  & (\CPU|ir [2])))) ) )

	.dataa(!\CPU|control|WideOr2~0_combout ),
	.datab(!\CPU|ir [2]),
	.datac(!\CPU|path|data_w_ram [2]),
	.datad(!\CPU|path|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|m_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|Mux13~0 .extended_lut = "off";
defparam \CPU|path|Mux13~0 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \CPU|path|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N9
cyclonev_lcell_comb \CPU|path|registerfile|m~114feeder (
// Equation(s):
// \CPU|path|registerfile|m~114feeder_combout  = ( \CPU|path|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~114feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N11
dffeas \CPU|path|registerfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~114 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N39
cyclonev_lcell_comb \CPU|path|registerfile|m~98feeder (
// Equation(s):
// \CPU|path|registerfile|m~98feeder_combout  = ( \CPU|path|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~98feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N40
dffeas \CPU|path|registerfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~98 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N3
cyclonev_lcell_comb \CPU|path|registerfile|m~82feeder (
// Equation(s):
// \CPU|path|registerfile|m~82feeder_combout  = ( \CPU|path|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~82feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N4
dffeas \CPU|path|registerfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~82 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N29
dffeas \CPU|path|registerfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~18 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N22
dffeas \CPU|path|registerfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~34 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N56
dffeas \CPU|path|registerfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|path|registerfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~50 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N39
cyclonev_lcell_comb \CPU|path|registerfile|m~2feeder (
// Equation(s):
// \CPU|path|registerfile|m~2feeder_combout  = ( \CPU|path|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~2feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N41
dffeas \CPU|path|registerfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~2 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N24
cyclonev_lcell_comb \CPU|path|registerfile|m~200 (
// Equation(s):
// \CPU|path|registerfile|m~200_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux2~0_combout  & (((\CPU|path|registerfile|m~2_q  & ((!\CPU|decoder|Mux0~0_combout )))))) # (\CPU|decoder|Mux2~0_combout  & ((((\CPU|decoder|Mux0~0_combout ))) # 
// (\CPU|path|registerfile|m~18_q ))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux2~0_combout  & (((\CPU|path|registerfile|m~34_q  & ((!\CPU|decoder|Mux0~0_combout )))))) # (\CPU|decoder|Mux2~0_combout  & ((((\CPU|decoder|Mux0~0_combout ) # 
// (\CPU|path|registerfile|m~50_q ))))) ) )

	.dataa(!\CPU|decoder|Mux2~0_combout ),
	.datab(!\CPU|path|registerfile|m~18_q ),
	.datac(!\CPU|path|registerfile|m~34_q ),
	.datad(!\CPU|path|registerfile|m~50_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|decoder|Mux0~0_combout ),
	.datag(!\CPU|path|registerfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~200 .extended_lut = "on";
defparam \CPU|path|registerfile|m~200 .lut_mask = 64'h1B1B0A5F55555555;
defparam \CPU|path|registerfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N51
cyclonev_lcell_comb \CPU|path|registerfile|m~66feeder (
// Equation(s):
// \CPU|path|registerfile|m~66feeder_combout  = ( \CPU|path|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~66feeder .extended_lut = "off";
defparam \CPU|path|registerfile|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|registerfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N53
dffeas \CPU|path|registerfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|registerfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|path|registerfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|registerfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|registerfile|m~66 .is_wysiwyg = "true";
defparam \CPU|path|registerfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N42
cyclonev_lcell_comb \CPU|path|registerfile|m~136 (
// Equation(s):
// \CPU|path|registerfile|m~136_combout  = ( !\CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~200_combout ))))) # (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~200_combout  & 
// (\CPU|path|registerfile|m~66_q )) # (\CPU|path|registerfile|m~200_combout  & ((\CPU|path|registerfile|m~82_q )))))) ) ) # ( \CPU|decoder|Mux1~0_combout  & ( (!\CPU|decoder|Mux0~0_combout  & ((((\CPU|path|registerfile|m~200_combout ))))) # 
// (\CPU|decoder|Mux0~0_combout  & (((!\CPU|path|registerfile|m~200_combout  & ((\CPU|path|registerfile|m~98_q ))) # (\CPU|path|registerfile|m~200_combout  & (\CPU|path|registerfile|m~114_q ))))) ) )

	.dataa(!\CPU|decoder|Mux0~0_combout ),
	.datab(!\CPU|path|registerfile|m~114_q ),
	.datac(!\CPU|path|registerfile|m~98_q ),
	.datad(!\CPU|path|registerfile|m~82_q ),
	.datae(!\CPU|decoder|Mux1~0_combout ),
	.dataf(!\CPU|path|registerfile|m~200_combout ),
	.datag(!\CPU|path|registerfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|registerfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|registerfile|m~136 .extended_lut = "on";
defparam \CPU|path|registerfile|m~136 .lut_mask = 64'h05050505AAFFBBBB;
defparam \CPU|path|registerfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N53
dffeas \CPU|path|B[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|registerfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideOr5~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|B[2] .is_wysiwyg = "true";
defparam \CPU|path|B[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N42
cyclonev_lcell_comb \CPU|path|val_B[2]~8 (
// Equation(s):
// \CPU|path|val_B[2]~8_combout  = ( \CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [3] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( \CPU|path|val_B[2]~6_combout  & ( \CPU|path|B[1]~DUPLICATE_q  ) ) ) # ( 
// \CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|path|B [2] ) ) ) # ( !\CPU|path|val_B[2]~4_combout  & ( !\CPU|path|val_B[2]~6_combout  & ( \CPU|ir [2] ) ) )

	.dataa(!\CPU|path|B [2]),
	.datab(!\CPU|path|B [3]),
	.datac(!\CPU|path|B[1]~DUPLICATE_q ),
	.datad(!\CPU|ir [2]),
	.datae(!\CPU|path|val_B[2]~4_combout ),
	.dataf(!\CPU|path|val_B[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|val_B[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|val_B[2]~8 .extended_lut = "off";
defparam \CPU|path|val_B[2]~8 .lut_mask = 64'h00FF55550F0F3333;
defparam \CPU|path|val_B[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \CPU|path|data_w_ram[2]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[2]~feeder_combout  = ( \CPU|path|alu|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[2]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N42
cyclonev_lcell_comb \CPU|path|alu|Mux13~0 (
// Equation(s):
// \CPU|path|alu|Mux13~0_combout  = ( \CPU|path|A [2] & ( \CPU|path|val_B[2]~8_combout  & ( (!\CPU|control|Equal3~1_combout  & (!\CPU|control|Equal30~1_combout  & !\CPU|ir [11])) ) ) ) # ( \CPU|path|A [2] & ( !\CPU|path|val_B[2]~8_combout  & ( \CPU|ir [11] ) 
// ) ) # ( !\CPU|path|A [2] & ( !\CPU|path|val_B[2]~8_combout  & ( \CPU|ir [11] ) ) )

	.dataa(gnd),
	.datab(!\CPU|control|Equal3~1_combout ),
	.datac(!\CPU|control|Equal30~1_combout ),
	.datad(!\CPU|ir [11]),
	.datae(!\CPU|path|A [2]),
	.dataf(!\CPU|path|val_B[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux13~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux13~0 .lut_mask = 64'h00FF00FF0000C000;
defparam \CPU|path|alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N40
dffeas \CPU|path|data_w_ram[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[2]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[2] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N59
dffeas \CPU|dr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[2] .is_wysiwyg = "true";
defparam \CPU|dr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N57
cyclonev_lcell_comb \CPU|ram_addr[2]~2 (
// Equation(s):
// \CPU|ram_addr[2]~2_combout  = ( \CPU|control|WideOr7~2_combout  & ( \CPU|pc [2] ) ) # ( !\CPU|control|WideOr7~2_combout  & ( \CPU|dr [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|pc [2]),
	.datad(!\CPU|dr [2]),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[2]~2 .extended_lut = "off";
defparam \CPU|ram_addr[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|ram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N32
dffeas \CPU|ir[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[14] .is_wysiwyg = "true";
defparam \CPU|ir[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N33
cyclonev_lcell_comb \CPU|control|Equal3~1 (
// Equation(s):
// \CPU|control|Equal3~1_combout  = ( \CPU|control|Equal3~0_combout  & ( \CPU|control|WideOr5~0_combout  & ( (\CPU|ir [15] & (!\CPU|ir [13] & \CPU|ir [14])) ) ) )

	.dataa(!\CPU|ir [15]),
	.datab(gnd),
	.datac(!\CPU|ir [13]),
	.datad(!\CPU|ir [14]),
	.datae(!\CPU|control|Equal3~0_combout ),
	.dataf(!\CPU|control|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal3~1 .extended_lut = "off";
defparam \CPU|control|Equal3~1 .lut_mask = 64'h0000000000000050;
defparam \CPU|control|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \CPU|path|data_w_ram[1]~feeder (
// Equation(s):
// \CPU|path|data_w_ram[1]~feeder_combout  = ( \CPU|path|alu|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|data_w_ram[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|data_w_ram[1]~feeder .extended_lut = "off";
defparam \CPU|path|data_w_ram[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|data_w_ram[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N24
cyclonev_lcell_comb \CPU|path|alu|Mux14~0 (
// Equation(s):
// \CPU|path|alu|Mux14~0_combout  = ( !\CPU|path|val_B[1]~7_combout  & ( \CPU|control|Equal3~1_combout  & ( \CPU|ir[11]~DUPLICATE_q  ) ) ) # ( \CPU|path|val_B[1]~7_combout  & ( !\CPU|control|Equal3~1_combout  & ( (\CPU|path|A [1] & (!\CPU|ir[11]~DUPLICATE_q  
// & !\CPU|control|Equal30~1_combout )) ) ) ) # ( !\CPU|path|val_B[1]~7_combout  & ( !\CPU|control|Equal3~1_combout  & ( \CPU|ir[11]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\CPU|path|A [1]),
	.datac(!\CPU|ir[11]~DUPLICATE_q ),
	.datad(!\CPU|control|Equal30~1_combout ),
	.datae(!\CPU|path|val_B[1]~7_combout ),
	.dataf(!\CPU|control|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux14~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux14~0 .lut_mask = 64'h0F0F30000F0F0000;
defparam \CPU|path|alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N49
dffeas \CPU|path|data_w_ram[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|data_w_ram[1]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|data_w_ram [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|data_w_ram[1] .is_wysiwyg = "true";
defparam \CPU|path|data_w_ram[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N56
dffeas \CPU|dr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|data_w_ram [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[1] .is_wysiwyg = "true";
defparam \CPU|dr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N54
cyclonev_lcell_comb \CPU|ram_addr[1]~1 (
// Equation(s):
// \CPU|ram_addr[1]~1_combout  = ( \CPU|control|WideOr7~2_combout  & ( \CPU|pc [1] ) ) # ( !\CPU|control|WideOr7~2_combout  & ( \CPU|dr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|pc [1]),
	.datad(!\CPU|dr [1]),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[1]~1 .extended_lut = "off";
defparam \CPU|ram_addr[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|ram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N44
dffeas \CPU|ir[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[15] .is_wysiwyg = "true";
defparam \CPU|ir[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N57
cyclonev_lcell_comb \CPU|control|WideOr7~0 (
// Equation(s):
// \CPU|control|WideOr7~0_combout  = ( \CPU|ir [14] & ( (\CPU|ir [13] & !\CPU|ir [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ir [13]),
	.datad(!\CPU|ir [15]),
	.datae(gnd),
	.dataf(!\CPU|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|WideOr7~0 .extended_lut = "off";
defparam \CPU|control|WideOr7~0 .lut_mask = 64'h000000000F000F00;
defparam \CPU|control|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N0
cyclonev_lcell_comb \CPU|control|state~6 (
// Equation(s):
// \CPU|control|state~6_combout  = ( \CPU|control|WideOr7~0_combout  & ( (!\CPU|control|state [1] & (\rst_n~input_o  & \CPU|control|Equal30~0_combout )) ) ) # ( !\CPU|control|WideOr7~0_combout  & ( (!\CPU|control|state [1] & (\rst_n~input_o  & 
// ((\CPU|control|Equal30~0_combout ) # (\CPU|control|state~5_combout )))) ) )

	.dataa(!\CPU|control|state~5_combout ),
	.datab(!\CPU|control|state [1]),
	.datac(!\rst_n~input_o ),
	.datad(!\CPU|control|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~6 .extended_lut = "off";
defparam \CPU|control|state~6 .lut_mask = 64'h040C040C000C000C;
defparam \CPU|control|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N2
dffeas \CPU|control|state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|control|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|state[4] .is_wysiwyg = "true";
defparam \CPU|control|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N12
cyclonev_lcell_comb \CPU|control|Selector1~2 (
// Equation(s):
// \CPU|control|Selector1~2_combout  = ( \CPU|control|state [4] & ( \CPU|control|WideOr7~0_combout  & ( (!\CPU|control|state [0] & (\CPU|control|state [1] & (!\CPU|control|state [2] & !\CPU|control|state [3]))) ) ) ) # ( !\CPU|control|state [4] & ( 
// \CPU|control|WideOr7~0_combout  & ( (\CPU|control|state [3] & ((!\CPU|control|state [1]) # ((\CPU|control|state [0] & !\CPU|control|state [2])))) ) ) ) # ( \CPU|control|state [4] & ( !\CPU|control|WideOr7~0_combout  & ( (!\CPU|control|state [0] & 
// (\CPU|control|state [1] & (!\CPU|control|state [2] & !\CPU|control|state [3]))) ) ) ) # ( !\CPU|control|state [4] & ( !\CPU|control|WideOr7~0_combout  & ( (\CPU|control|state [3] & ((!\CPU|control|state [0] & (!\CPU|control|state [1] & !\CPU|control|state 
// [2])) # (\CPU|control|state [0] & ((!\CPU|control|state [1]) # (!\CPU|control|state [2]))))) ) ) )

	.dataa(!\CPU|control|state [0]),
	.datab(!\CPU|control|state [1]),
	.datac(!\CPU|control|state [2]),
	.datad(!\CPU|control|state [3]),
	.datae(!\CPU|control|state [4]),
	.dataf(!\CPU|control|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector1~2 .extended_lut = "off";
defparam \CPU|control|Selector1~2 .lut_mask = 64'h00D4200000DC2000;
defparam \CPU|control|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N21
cyclonev_lcell_comb \CPU|control|Selector1~0 (
// Equation(s):
// \CPU|control|Selector1~0_combout  = ( \CPU|control|WideOr5~0_combout  & ( (\CPU|ir [15] & (!\CPU|ir [13] $ (!\CPU|ir [14]))) ) ) # ( !\CPU|control|WideOr5~0_combout  & ( (\CPU|ir [15] & (\CPU|ir [13] & !\CPU|ir [14])) ) )

	.dataa(!\CPU|ir [15]),
	.datab(gnd),
	.datac(!\CPU|ir [13]),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|control|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector1~0 .extended_lut = "off";
defparam \CPU|control|Selector1~0 .lut_mask = 64'h0500050005500550;
defparam \CPU|control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N39
cyclonev_lcell_comb \CPU|control|Selector1~1 (
// Equation(s):
// \CPU|control|Selector1~1_combout  = ( \CPU|control|Equal0~1_combout  & ( (!\CPU|control|Equal0~0_combout  & ((!\CPU|ir [15]) # ((!\CPU|ir [13]) # (!\CPU|ir [14])))) ) )

	.dataa(!\CPU|ir [15]),
	.datab(!\CPU|ir [13]),
	.datac(!\CPU|control|Equal0~0_combout ),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector1~1 .extended_lut = "off";
defparam \CPU|control|Selector1~1 .lut_mask = 64'h00000000F0E0F0E0;
defparam \CPU|control|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N9
cyclonev_lcell_comb \CPU|control|state~1 (
// Equation(s):
// \CPU|control|state~1_combout  = ( \CPU|control|Selector1~1_combout  & ( \rst_n~input_o  ) ) # ( !\CPU|control|Selector1~1_combout  & ( (\rst_n~input_o  & (((\CPU|control|Equal3~0_combout  & !\CPU|control|Selector1~0_combout )) # 
// (\CPU|control|Selector1~2_combout ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\CPU|control|Equal3~0_combout ),
	.datac(!\CPU|control|Selector1~2_combout ),
	.datad(!\CPU|control|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~1 .extended_lut = "off";
defparam \CPU|control|state~1 .lut_mask = 64'h1505150555555555;
defparam \CPU|control|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N11
dffeas \CPU|control|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|control|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|state[3] .is_wysiwyg = "true";
defparam \CPU|control|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N3
cyclonev_lcell_comb \CPU|control|clear_pc (
// Equation(s):
// \CPU|control|clear_pc~combout  = ( \CPU|control|state [1] & ( !\CPU|control|state [4] & ( (!\CPU|control|state [2] & (!\CPU|control|state [0] & !\CPU|control|state [3])) ) ) ) # ( !\CPU|control|state [1] & ( !\CPU|control|state [4] & ( 
// (!\CPU|control|state [2] & (\CPU|control|state [0] & !\CPU|control|state [3])) ) ) )

	.dataa(!\CPU|control|state [2]),
	.datab(!\CPU|control|state [0]),
	.datac(!\CPU|control|state [3]),
	.datad(gnd),
	.datae(!\CPU|control|state [1]),
	.dataf(!\CPU|control|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|clear_pc~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|clear_pc .extended_lut = "off";
defparam \CPU|control|clear_pc .lut_mask = 64'h2020808000000000;
defparam \CPU|control|clear_pc .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N2
dffeas \CPU|pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|Add0~1_sumout ),
	.asdata(\start_pc[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|control|clear_pc~combout ),
	.ena(\CPU|control|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[0] .is_wysiwyg = "true";
defparam \CPU|pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N53
dffeas \CPU|dr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|path|out_datapath [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|load_addr~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dr[0] .is_wysiwyg = "true";
defparam \CPU|dr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N51
cyclonev_lcell_comb \CPU|ram_addr[0]~0 (
// Equation(s):
// \CPU|ram_addr[0]~0_combout  = (!\CPU|control|WideOr7~2_combout  & ((\CPU|dr [0]))) # (\CPU|control|WideOr7~2_combout  & (\CPU|pc [0]))

	.dataa(!\CPU|pc [0]),
	.datab(gnd),
	.datac(!\CPU|control|WideOr7~2_combout ),
	.datad(!\CPU|dr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ram_addr[0]~0 .extended_lut = "off";
defparam \CPU|ram_addr[0]~0 .lut_mask = 64'h05F505F505F505F5;
defparam \CPU|ram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N26
dffeas \CPU|ir[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[13] .is_wysiwyg = "true";
defparam \CPU|ir[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N30
cyclonev_lcell_comb \CPU|control|Equal25~0 (
// Equation(s):
// \CPU|control|Equal25~0_combout  = ( !\CPU|ir [12] & ( (!\CPU|ir [13] & (\CPU|ir [15] & (!\CPU|ir [11] & !\CPU|ir [14]))) ) )

	.dataa(!\CPU|ir [13]),
	.datab(!\CPU|ir [15]),
	.datac(!\CPU|ir [11]),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|ir [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal25~0 .extended_lut = "off";
defparam \CPU|control|Equal25~0 .lut_mask = 64'h2000200000000000;
defparam \CPU|control|Equal25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \CPU|control|Equal31~0 (
// Equation(s):
// \CPU|control|Equal31~0_combout  = ( \CPU|control|Equal25~0_combout  & ( \CPU|control|Equal29~0_combout  & ( \CPU|control|state [1] ) ) )

	.dataa(gnd),
	.datab(!\CPU|control|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|control|Equal25~0_combout ),
	.dataf(!\CPU|control|Equal29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal31~0 .extended_lut = "off";
defparam \CPU|control|Equal31~0 .lut_mask = 64'h0000000000003333;
defparam \CPU|control|Equal31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N14
dffeas \CPU|ir[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|m_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|control|WideNor4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ir[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ir[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|ir[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N39
cyclonev_lcell_comb \CPU|control|state~2 (
// Equation(s):
// \CPU|control|state~2_combout  = ( \CPU|ir [12] & ( \CPU|ir [14] & ( (!\CPU|ir[11]~DUPLICATE_q  & (!\CPU|ir [13] & \CPU|ir [15])) ) ) ) # ( !\CPU|ir [12] & ( \CPU|ir [14] & ( (!\CPU|ir[11]~DUPLICATE_q  & (!\CPU|ir [13] & \CPU|ir [15])) ) ) ) # ( \CPU|ir 
// [12] & ( !\CPU|ir [14] & ( (\CPU|ir[11]~DUPLICATE_q  & (\CPU|ir [13] & \CPU|ir [15])) ) ) )

	.dataa(!\CPU|ir[11]~DUPLICATE_q ),
	.datab(!\CPU|ir [13]),
	.datac(!\CPU|ir [15]),
	.datad(gnd),
	.datae(!\CPU|ir [12]),
	.dataf(!\CPU|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~2 .extended_lut = "off";
defparam \CPU|control|state~2 .lut_mask = 64'h0000010108080808;
defparam \CPU|control|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \CPU|control|state~3 (
// Equation(s):
// \CPU|control|state~3_combout  = ( \CPU|control|state [2] & ( \CPU|control|state [1] & ( (\rst_n~input_o  & (((!\CPU|control|state [3] & !\CPU|control|state [0])) # (\CPU|control|state [4]))) ) ) ) # ( !\CPU|control|state [2] & ( \CPU|control|state [1] & ( 
// (\rst_n~input_o  & ((\CPU|control|state [0]) # (\CPU|control|state [4]))) ) ) ) # ( \CPU|control|state [2] & ( !\CPU|control|state [1] & ( (\rst_n~input_o  & ((!\CPU|control|state [0]) # (\CPU|control|state [4]))) ) ) ) # ( !\CPU|control|state [2] & ( 
// !\CPU|control|state [1] & ( (\rst_n~input_o  & ((!\CPU|control|state [4]) # ((\CPU|control|state [0]) # (\CPU|control|state [3])))) ) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [0]),
	.datad(!\rst_n~input_o ),
	.datae(!\CPU|control|state [2]),
	.dataf(!\CPU|control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~3 .extended_lut = "off";
defparam \CPU|control|state~3 .lut_mask = 64'h00BF00F5005F00D5;
defparam \CPU|control|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N15
cyclonev_lcell_comb \CPU|control|Selector4~0 (
// Equation(s):
// \CPU|control|Selector4~0_combout  = ( \CPU|control|Equal5~0_combout  & ( (!\CPU|ir [15] & ((!\CPU|ir [13]) # (!\CPU|ir [14]))) # (\CPU|ir [15] & ((\CPU|ir [14]) # (\CPU|ir [13]))) ) )

	.dataa(!\CPU|ir [15]),
	.datab(!\CPU|ir [13]),
	.datac(!\CPU|ir [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|control|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector4~0 .extended_lut = "off";
defparam \CPU|control|Selector4~0 .lut_mask = 64'h00000000BDBDBDBD;
defparam \CPU|control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N57
cyclonev_lcell_comb \CPU|control|Selector1~3 (
// Equation(s):
// \CPU|control|Selector1~3_combout  = ( !\CPU|control|state [0] & ( (!\CPU|control|state [4] & (\CPU|control|state [3] & (\CPU|control|state [2] & !\CPU|control|state [1]))) ) )

	.dataa(!\CPU|control|state [4]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [2]),
	.datad(!\CPU|control|state [1]),
	.datae(gnd),
	.dataf(!\CPU|control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector1~3 .extended_lut = "off";
defparam \CPU|control|Selector1~3 .lut_mask = 64'h0200020000000000;
defparam \CPU|control|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N24
cyclonev_lcell_comb \CPU|control|state~4 (
// Equation(s):
// \CPU|control|state~4_combout  = ( \CPU|control|Selector4~0_combout  & ( \CPU|control|Selector1~3_combout  ) ) # ( !\CPU|control|Selector4~0_combout  & ( \CPU|control|Selector1~3_combout  & ( ((!\CPU|control|state~3_combout ) # 
// ((\CPU|control|state~2_combout  & \CPU|control|Equal0~1_combout ))) # (\CPU|control|WideOr7~0_combout ) ) ) ) # ( \CPU|control|Selector4~0_combout  & ( !\CPU|control|Selector1~3_combout  ) ) # ( !\CPU|control|Selector4~0_combout  & ( 
// !\CPU|control|Selector1~3_combout  & ( (!\CPU|control|state~3_combout ) # ((\CPU|control|state~2_combout  & \CPU|control|Equal0~1_combout )) ) ) )

	.dataa(!\CPU|control|state~2_combout ),
	.datab(!\CPU|control|Equal0~1_combout ),
	.datac(!\CPU|control|WideOr7~0_combout ),
	.datad(!\CPU|control|state~3_combout ),
	.datae(!\CPU|control|Selector4~0_combout ),
	.dataf(!\CPU|control|Selector1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~4 .extended_lut = "off";
defparam \CPU|control|state~4 .lut_mask = 64'hFF11FFFFFF1FFFFF;
defparam \CPU|control|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N44
dffeas \CPU|control|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|control|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|state[0] .is_wysiwyg = "true";
defparam \CPU|control|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N3
cyclonev_lcell_comb \CPU|control|Selector2~1 (
// Equation(s):
// \CPU|control|Selector2~1_combout  = ( !\CPU|control|state [4] & ( \CPU|control|WideOr7~0_combout  & ( (!\CPU|control|state [0] & (\CPU|control|state [2] & (\CPU|control|state [3]))) # (\CPU|control|state [0] & (\CPU|control|state [1] & 
// ((!\CPU|control|state [2]) # (!\CPU|control|state [3])))) ) ) ) # ( !\CPU|control|state [4] & ( !\CPU|control|WideOr7~0_combout  & ( (\CPU|control|state [1] & (!\CPU|control|state [0] $ (((!\CPU|control|state [2]) # (!\CPU|control|state [3]))))) ) ) )

	.dataa(!\CPU|control|state [0]),
	.datab(!\CPU|control|state [2]),
	.datac(!\CPU|control|state [3]),
	.datad(!\CPU|control|state [1]),
	.datae(!\CPU|control|state [4]),
	.dataf(!\CPU|control|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector2~1 .extended_lut = "off";
defparam \CPU|control|Selector2~1 .lut_mask = 64'h0056000002560000;
defparam \CPU|control|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \CPU|control|Selector2~0 (
// Equation(s):
// \CPU|control|Selector2~0_combout  = ( \CPU|control|Equal0~0_combout  & ( \CPU|control|state [4] & ( (\CPU|control|state [1] & (!\CPU|control|state [3] & (!\CPU|control|state [2] & !\CPU|control|state [0]))) ) ) ) # ( !\CPU|control|Equal0~0_combout  & ( 
// \CPU|control|state [4] & ( (\CPU|control|state [1] & (!\CPU|control|state [3] & (!\CPU|control|state [2] & !\CPU|control|state [0]))) ) ) ) # ( \CPU|control|Equal0~0_combout  & ( !\CPU|control|state [4] & ( (\CPU|control|state [2] & (!\CPU|control|state 
// [3] $ (\CPU|control|state [0]))) ) ) ) # ( !\CPU|control|Equal0~0_combout  & ( !\CPU|control|state [4] & ( (\CPU|control|state [2] & ((!\CPU|control|state [3] & (!\CPU|control|state [1] & !\CPU|control|state [0])) # (\CPU|control|state [3] & 
// ((\CPU|control|state [0]))))) ) ) )

	.dataa(!\CPU|control|state [1]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [2]),
	.datad(!\CPU|control|state [0]),
	.datae(!\CPU|control|Equal0~0_combout ),
	.dataf(!\CPU|control|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector2~0 .extended_lut = "off";
defparam \CPU|control|Selector2~0 .lut_mask = 64'h08030C0340004000;
defparam \CPU|control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N54
cyclonev_lcell_comb \CPU|control|state~7 (
// Equation(s):
// \CPU|control|state~7_combout  = ( \CPU|control|Selector1~0_combout  & ( (\rst_n~input_o  & (((\CPU|control|Selector2~0_combout ) # (\CPU|control|Equal3~0_combout )) # (\CPU|control|Selector2~1_combout ))) ) ) # ( !\CPU|control|Selector1~0_combout  & ( 
// (\rst_n~input_o  & ((\CPU|control|Selector2~0_combout ) # (\CPU|control|Selector2~1_combout ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\CPU|control|Selector2~1_combout ),
	.datac(!\CPU|control|Equal3~0_combout ),
	.datad(!\CPU|control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~7 .extended_lut = "off";
defparam \CPU|control|state~7 .lut_mask = 64'h1155115515551555;
defparam \CPU|control|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N56
dffeas \CPU|control|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|control|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|state[2] .is_wysiwyg = "true";
defparam \CPU|control|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N24
cyclonev_lcell_comb \CPU|control|Equal3~0 (
// Equation(s):
// \CPU|control|Equal3~0_combout  = ( !\CPU|control|state [0] & ( (!\CPU|control|state [2] & (\CPU|control|state [3] & (\CPU|control|state [1] & !\CPU|control|state [4]))) ) )

	.dataa(!\CPU|control|state [2]),
	.datab(!\CPU|control|state [3]),
	.datac(!\CPU|control|state [1]),
	.datad(!\CPU|control|state [4]),
	.datae(gnd),
	.dataf(!\CPU|control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal3~0 .extended_lut = "off";
defparam \CPU|control|Equal3~0 .lut_mask = 64'h0200020000000000;
defparam \CPU|control|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N45
cyclonev_lcell_comb \CPU|control|Equal9~0 (
// Equation(s):
// \CPU|control|Equal9~0_combout  = ( !\CPU|ir [12] & ( !\CPU|ir [14] & ( (\CPU|ir[11]~DUPLICATE_q  & (\CPU|ir [13] & \CPU|ir [15])) ) ) )

	.dataa(!\CPU|ir[11]~DUPLICATE_q ),
	.datab(!\CPU|ir [13]),
	.datac(!\CPU|ir [15]),
	.datad(gnd),
	.datae(!\CPU|ir [12]),
	.dataf(!\CPU|ir [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal9~0 .extended_lut = "off";
defparam \CPU|control|Equal9~0 .lut_mask = 64'h0101000000000000;
defparam \CPU|control|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N9
cyclonev_lcell_comb \CPU|control|Selector3~0 (
// Equation(s):
// \CPU|control|Selector3~0_combout  = ( \CPU|control|state [0] & ( \CPU|control|state [4] & ( (!\CPU|control|state [2] & (!\CPU|control|state [3] & !\CPU|control|state [1])) ) ) ) # ( \CPU|control|state [0] & ( !\CPU|control|state [4] & ( 
// (!\CPU|control|state [1] & ((!\CPU|control|state [2]) # (!\CPU|control|state [3]))) ) ) ) # ( !\CPU|control|state [0] & ( !\CPU|control|state [4] & ( (!\CPU|control|state [2] & (!\CPU|control|state [3] & \CPU|control|state [1])) ) ) )

	.dataa(!\CPU|control|state [2]),
	.datab(gnd),
	.datac(!\CPU|control|state [3]),
	.datad(!\CPU|control|state [1]),
	.datae(!\CPU|control|state [0]),
	.dataf(!\CPU|control|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector3~0 .extended_lut = "off";
defparam \CPU|control|Selector3~0 .lut_mask = 64'h00A0FA000000A000;
defparam \CPU|control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N36
cyclonev_lcell_comb \CPU|control|Selector3~1 (
// Equation(s):
// \CPU|control|Selector3~1_combout  = ( \CPU|control|Equal5~0_combout  & ( (!\CPU|control|Selector3~0_combout  & ((!\CPU|ir [15] & ((!\CPU|ir [13]) # (!\CPU|ir [14]))) # (\CPU|ir [15] & ((\CPU|ir [14]) # (\CPU|ir [13]))))) ) ) # ( 
// !\CPU|control|Equal5~0_combout  & ( !\CPU|control|Selector3~0_combout  ) )

	.dataa(!\CPU|ir [15]),
	.datab(!\CPU|ir [13]),
	.datac(!\CPU|control|Selector3~0_combout ),
	.datad(!\CPU|ir [14]),
	.datae(gnd),
	.dataf(!\CPU|control|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Selector3~1 .extended_lut = "off";
defparam \CPU|control|Selector3~1 .lut_mask = 64'hF0F0F0F0B0D0B0D0;
defparam \CPU|control|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N6
cyclonev_lcell_comb \CPU|control|state~0 (
// Equation(s):
// \CPU|control|state~0_combout  = ( \CPU|control|Selector2~0_combout  & ( \rst_n~input_o  ) ) # ( !\CPU|control|Selector2~0_combout  & ( (\rst_n~input_o  & ((!\CPU|control|Selector3~1_combout ) # ((\CPU|control|Equal3~0_combout  & 
// !\CPU|control|Equal9~0_combout )))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\CPU|control|Equal3~0_combout ),
	.datac(!\CPU|control|Equal9~0_combout ),
	.datad(!\CPU|control|Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|state~0 .extended_lut = "off";
defparam \CPU|control|state~0 .lut_mask = 64'h5510551055555555;
defparam \CPU|control|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N8
dffeas \CPU|control|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|control|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|state[1] .is_wysiwyg = "true";
defparam \CPU|control|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N3
cyclonev_lcell_comb \CPU|control|Equal30~1 (
// Equation(s):
// \CPU|control|Equal30~1_combout  = ( \CPU|control|Equal25~0_combout  & ( (!\CPU|control|state [1] & (\CPU|control|state [0] & \CPU|control|Equal30~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|control|state [1]),
	.datac(!\CPU|control|state [0]),
	.datad(!\CPU|control|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|control|Equal25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|control|Equal30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|control|Equal30~1 .extended_lut = "off";
defparam \CPU|control|Equal30~1 .lut_mask = 64'h00000000000C000C;
defparam \CPU|control|Equal30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N6
cyclonev_lcell_comb \CPU|path|out_datapath[0]~feeder (
// Equation(s):
// \CPU|path|out_datapath[0]~feeder_combout  = ( \CPU|path|alu|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|path|alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|out_datapath[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|out_datapath[0]~feeder .extended_lut = "off";
defparam \CPU|path|out_datapath[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|path|out_datapath[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \CPU|path|alu|Mux15~0 (
// Equation(s):
// \CPU|path|alu|Mux15~0_combout  = ( \CPU|path|A [0] & ( \CPU|ir [11] & ( !\CPU|path|val_B[0]~2_combout  ) ) ) # ( !\CPU|path|A [0] & ( \CPU|ir [11] & ( !\CPU|path|val_B[0]~2_combout  ) ) ) # ( \CPU|path|A [0] & ( !\CPU|ir [11] & ( 
// (\CPU|path|val_B[0]~2_combout  & (!\CPU|control|Equal3~1_combout  & !\CPU|control|Equal30~1_combout )) ) ) )

	.dataa(!\CPU|path|val_B[0]~2_combout ),
	.datab(!\CPU|control|Equal3~1_combout ),
	.datac(gnd),
	.datad(!\CPU|control|Equal30~1_combout ),
	.datae(!\CPU|path|A [0]),
	.dataf(!\CPU|ir [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|path|alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|path|alu|Mux15~0 .extended_lut = "off";
defparam \CPU|path|alu|Mux15~0 .lut_mask = 64'h00004400AAAAAAAA;
defparam \CPU|path|alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N7
dffeas \CPU|path|out_datapath[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|path|out_datapath[0]~feeder_combout ),
	.asdata(\CPU|path|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|ir [12]),
	.ena(\CPU|control|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|path|out_datapath [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|path|out_datapath[0] .is_wysiwyg = "true";
defparam \CPU|path|out_datapath[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y34_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
