From 912e08a697a227cf6d3cc12b6bd6131a8a7ceac6 Mon Sep 17 00:00:00 2001
From: Dong Aisheng <b29396@freescale.com>
Date: Wed, 25 Mar 2015 18:36:13 +0800
Subject: [PATCH 0555/1594] MLK-10469 dts: imx7d: move usdhc3 initial rate
 setting to dts file

commit 0a8da7b89c3619a828c85749a1027007df3c5be9 from
git://git.freescale.com/imx/linux-2.6-imx.git

Common clock framwork supports specify initial clock rate/parent setting
via device tree.
So remove the clock rate setting code of usdhc3 from common clock driver
and specify it in device tree instead.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
---
 arch/arm/boot/dts/imx7d-12x12-arm2.dts |    2 ++
 arch/arm/boot/dts/imx7d-sdb.dts        |    2 ++
 arch/arm/mach-imx/clk-imx7d.c          |    3 ---
 3 files changed, 4 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2.dts b/arch/arm/boot/dts/imx7d-12x12-arm2.dts
index 7508959..7f6dcca 100644
--- a/arch/arm/boot/dts/imx7d-12x12-arm2.dts
+++ b/arch/arm/boot/dts/imx7d-12x12-arm2.dts
@@ -392,6 +392,8 @@
 	pinctrl-0 = <&pinctrl_usdhc3_1>;
 	pinctrl-1 = <&pinctrl_usdhc3_1_100mhz>;
 	pinctrl-2 = <&pinctrl_usdhc3_1_200mhz>;
+	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
+	assigned-clock-rates = <400000000>;
 	bus-width = <8>;
 	tuning-step = <2>;
 	non-removable;
diff --git a/arch/arm/boot/dts/imx7d-sdb.dts b/arch/arm/boot/dts/imx7d-sdb.dts
index 35483c1..fce545f 100644
--- a/arch/arm/boot/dts/imx7d-sdb.dts
+++ b/arch/arm/boot/dts/imx7d-sdb.dts
@@ -757,6 +757,8 @@
 	pinctrl-0 = <&pinctrl_usdhc3>;
 	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
+	assigned-clock-rates = <400000000>;
 	bus-width = <8>;
 	tuning-step = <2>;
 	non-removable;
diff --git a/arch/arm/mach-imx/clk-imx7d.c b/arch/arm/mach-imx/clk-imx7d.c
index a423bcb..2ca35f1 100644
--- a/arch/arm/mach-imx/clk-imx7d.c
+++ b/arch/arm/mach-imx/clk-imx7d.c
@@ -897,9 +897,6 @@ static void __init imx7d_clocks_init(struct device_node *ccm_node)
 	/* set lcdif pixel root clock source to get the required 33Mhz clock */
 	imx_clk_set_parent(clks[IMX7D_LCDIF_PIXEL_ROOT_SRC], clks[IMX7D_PLL_SYS_PFD5_CLK]);
 
-	/* set usdhc3 root clock to 400MHz, to support HS400 mode */
-	imx_clk_set_rate(clks[IMX7D_USDHC3_ROOT_CLK], 400000000);
-
 	for (i = 0; i < ARRAY_SIZE(clks_init_on); i++)
 		clk_prepare_enable(clks[clks_init_on[i]]);
 
-- 
1.7.5.4

