{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672029199744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672029199744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 13:33:19 2022 " "Processing started: Mon Dec 26 13:33:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672029199744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672029199744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_7seg_clock2 -c top_7seg_clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672029199744 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672029200607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_7seg_clock2.v 12 12 " "Found 12 design units, including 12 entities, in source file top_7seg_clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_7seg_clock2 " "Found entity 1: top_7seg_clock2" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "2 middle_7seg_clock " "Found entity 2: middle_7seg_clock" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "4 btn_debouncer " "Found entity 4: btn_debouncer" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "5 oneHz_generator " "Found entity 5: oneHz_generator" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "6 seconds " "Found entity 6: seconds" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "7 minutes " "Found entity 7: minutes" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "8 hours " "Found entity 8: hours" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "9 top_bin_clock " "Found entity 9: top_bin_clock" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "10 bin2bcd1 " "Found entity 10: bin2bcd1" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "11 bin2bcd2 " "Found entity 11: bin2bcd2" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""} { "Info" "ISGN_ENTITY_NAME" "12 seg7_control " "Found entity 12: seg7_control" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029200667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100MHZ top_7seg_clock2.v(16) " "Verilog HDL Implicit Net warning at top_7seg_clock2.v(16): created implicit net for \"clk_100MHZ\"" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029200671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_7seg_clock2 " "Elaborating entity \"top_7seg_clock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672029200731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctr " "Elaborating entity \"controller\" for hierarchy \"controller:ctr\"" {  } { { "top_7seg_clock2.v" "ctr" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "middle_7seg_clock middle_7seg_clock:middle " "Elaborating entity \"middle_7seg_clock\" for hierarchy \"middle_7seg_clock:middle\"" {  } { { "top_7seg_clock2.v" "middle" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_bin_clock middle_7seg_clock:middle\|top_bin_clock:bin " "Elaborating entity \"top_bin_clock\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\"" {  } { { "top_7seg_clock2.v" "bin" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debouncer middle_7seg_clock:middle\|top_bin_clock:bin\|btn_debouncer:bL " "Elaborating entity \"btn_debouncer\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|btn_debouncer:bL\"" {  } { { "top_7seg_clock2.v" "bL" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHz_generator middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno " "Elaborating entity \"oneHz_generator\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|oneHz_generator:uno\"" {  } { { "top_7seg_clock2.v" "uno" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top_7seg_clock2.v(104) " "Verilog HDL assignment warning at top_7seg_clock2.v(104): truncated value with size 32 to match size of target (26)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200819 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seconds middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec " "Elaborating entity \"seconds\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|seconds:sec\"" {  } { { "top_7seg_clock2.v" "sec" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_7seg_clock2.v(123) " "Verilog HDL assignment warning at top_7seg_clock2.v(123): truncated value with size 32 to match size of target (6)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200831 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_7seg_clock2.v(126) " "Verilog HDL assignment warning at top_7seg_clock2.v(126): truncated value with size 32 to match size of target (1)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200831 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minutes middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min " "Elaborating entity \"minutes\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|minutes:min\"" {  } { { "top_7seg_clock2.v" "min" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_7seg_clock2.v(143) " "Verilog HDL assignment warning at top_7seg_clock2.v(143): truncated value with size 32 to match size of target (6)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200843 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|minutes:min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_7seg_clock2.v(146) " "Verilog HDL assignment warning at top_7seg_clock2.v(146): truncated value with size 32 to match size of target (1)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200843 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|minutes:min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hours middle_7seg_clock:middle\|top_bin_clock:bin\|hours:hr " "Elaborating entity \"hours\" for hierarchy \"middle_7seg_clock:middle\|top_bin_clock:bin\|hours:hr\"" {  } { { "top_7seg_clock2.v" "hr" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_7seg_clock2.v(161) " "Verilog HDL assignment warning at top_7seg_clock2.v(161): truncated value with size 32 to match size of target (6)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200853 "|top_7seg_clock2|middle_7seg_clock:middle|top_bin_clock:bin|hours:hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd2 middle_7seg_clock:middle\|bin2bcd2:hrs " "Elaborating entity \"bin2bcd2\" for hierarchy \"middle_7seg_clock:middle\|bin2bcd2:hrs\"" {  } { { "top_7seg_clock2.v" "hrs" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 top_7seg_clock2.v(239) " "Verilog HDL assignment warning at top_7seg_clock2.v(239): truncated value with size 6 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200861 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd2:hrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_clock2.v(240) " "Verilog HDL assignment warning at top_7seg_clock2.v(240): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200866 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd2:hrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_clock2.v(241) " "Verilog HDL assignment warning at top_7seg_clock2.v(241): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200866 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd2:hrs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd1 middle_7seg_clock:middle\|bin2bcd1:mins " "Elaborating entity \"bin2bcd1\" for hierarchy \"middle_7seg_clock:middle\|bin2bcd1:mins\"" {  } { { "top_7seg_clock2.v" "mins" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_7seg_clock2.v(227) " "Verilog HDL assignment warning at top_7seg_clock2.v(227): truncated value with size 32 to match size of target (3)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200873 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd1:mins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_clock2.v(228) " "Verilog HDL assignment warning at top_7seg_clock2.v(228): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672029200873 "|top_7seg_clock2|middle_7seg_clock:middle|bin2bcd1:mins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_control seg7_control:seg7 " "Elaborating entity \"seg7_control\" for hierarchy \"seg7_control:seg7\"" {  } { { "top_7seg_clock2.v" "seg7" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029200885 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:secs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:secs\|Mod0\"" {  } { { "top_7seg_clock2.v" "Mod0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:secs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:secs\|Div0\"" {  } { { "top_7seg_clock2.v" "Div0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:mins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:mins\|Mod0\"" {  } { { "top_7seg_clock2.v" "Mod0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd1:mins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd1:mins\|Div0\"" {  } { { "top_7seg_clock2.v" "Div0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201221 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "middle_7seg_clock:middle\|bin2bcd2:hrs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"middle_7seg_clock:middle\|bin2bcd2:hrs\|Mod0\"" {  } { { "top_7seg_clock2.v" "Mod0" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201221 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672029201221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0\"" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0 " "Instantiated megafunction \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201282 ""}  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672029201282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029201358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029201358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029201382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029201382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029201410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029201410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029201482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029201482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029201558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029201558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0\"" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029201574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0 " "Instantiated megafunction \"middle_7seg_clock:middle\|bin2bcd1:secs\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672029201574 ""}  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672029201574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672029201646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672029201646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[40\] GND " "Pin \"seg\[40\]\" is stuck at GND" {  } { { "top_7seg_clock2.v" "" { Text "D:/dlgkd/verilog/top_7seg_clock2/top_7seg_clock2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672029201996 "|top_7seg_clock2|seg[40]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672029201996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672029202118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672029202326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672029202546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672029202546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672029202610 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672029202610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672029202610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672029202610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672029202642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 13:33:22 2022 " "Processing ended: Mon Dec 26 13:33:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672029202642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672029202642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672029202642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672029202642 ""}
