<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>Lab1: SPI_MemMap Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="PMcL.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_i___mem_map.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_MemMap Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__defines.html">Peripheral type defines</a> &raquo; <a class="el" href="group___s_p_i___peripheral.html">SPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k70_f12_8h_source.html">MK70F12.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6474aa986b81a5477bbe4cb6a2dfe377"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a6474aa986b81a5477bbe4cb6a2dfe377">MCR</a></td></tr>
<tr class="separator:a6474aa986b81a5477bbe4cb6a2dfe377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537c0b0b76c126675c360e0a6475af45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a537c0b0b76c126675c360e0a6475af45"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_0</b> [4]</td></tr>
<tr class="separator:a537c0b0b76c126675c360e0a6475af45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92eb6630f7fe6309c605f0155c3a4c9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#ab92eb6630f7fe6309c605f0155c3a4c9">TCR</a></td></tr>
<tr class="separator:ab92eb6630f7fe6309c605f0155c3a4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f7a20a61bd1328f5dc99cca1c2ea71"><td class="memItemLeft" ><a class="anchor" id="ad3f7a20a61bd1328f5dc99cca1c2ea71"></a>
union {</td></tr>
<tr class="memitem:ad1c544fae0fca3fdd90a5af3194299e6"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#afe52c1ebf9e5971e43fdfea50cf16a48">CTAR</a> [2]</td></tr>
<tr class="separator:ad1c544fae0fca3fdd90a5af3194299e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1a5d05675a4dd5bfb0aa51ac7f3897"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a4824e400ced2bf2bd5c89e95e7ef55d6">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a1a1a5d05675a4dd5bfb0aa51ac7f3897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f7a20a61bd1328f5dc99cca1c2ea71"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad3f7a20a61bd1328f5dc99cca1c2ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca42ed87fab1659ef0ff1c33a6fe15c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ca42ed87fab1659ef0ff1c33a6fe15c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_1</b> [24]</td></tr>
<tr class="separator:a0ca42ed87fab1659ef0ff1c33a6fe15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd4975403798b364632d0e9af310962"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a1cd4975403798b364632d0e9af310962">SR</a></td></tr>
<tr class="separator:a1cd4975403798b364632d0e9af310962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8f75b925a50f74a9fb2456bc35823d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#ade8f75b925a50f74a9fb2456bc35823d">RSER</a></td></tr>
<tr class="separator:ade8f75b925a50f74a9fb2456bc35823d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf215e5d0ebdb629f5b71ffe9a608a5b"><td class="memItemLeft" ><a class="anchor" id="aaf215e5d0ebdb629f5b71ffe9a608a5b"></a>
union {</td></tr>
<tr class="memitem:aed7a4d19d5ede1cb5fa8d37b0ad0cf17"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a9b91ea535dc969f210119d1cad2a246e">PUSHR</a></td></tr>
<tr class="separator:aed7a4d19d5ede1cb5fa8d37b0ad0cf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdab097ed2c8d412952554e8e46ce14b"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a22553d476505bf3416a55f681a70774e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:afdab097ed2c8d412952554e8e46ce14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf215e5d0ebdb629f5b71ffe9a608a5b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaf215e5d0ebdb629f5b71ffe9a608a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b56f8ca2e50d92647fc7b7e2d98715"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a04b56f8ca2e50d92647fc7b7e2d98715">POPR</a></td></tr>
<tr class="separator:a04b56f8ca2e50d92647fc7b7e2d98715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa234b528e26469e3bafea1dfecff1dfe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#aa234b528e26469e3bafea1dfecff1dfe">TXFR0</a></td></tr>
<tr class="separator:aa234b528e26469e3bafea1dfecff1dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4c8bc4c6c43cb03d266084ead4948f6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#aa4c8bc4c6c43cb03d266084ead4948f6">TXFR1</a></td></tr>
<tr class="separator:aa4c8bc4c6c43cb03d266084ead4948f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e65235ded22e36d3dae2b17f172a32b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a2e65235ded22e36d3dae2b17f172a32b">TXFR2</a></td></tr>
<tr class="separator:a2e65235ded22e36d3dae2b17f172a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817203724ca73f53cc544f887eeabd27"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a817203724ca73f53cc544f887eeabd27">TXFR3</a></td></tr>
<tr class="separator:a817203724ca73f53cc544f887eeabd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bd56ff10ea05fe1c8c8b7f6a2ae503"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33bd56ff10ea05fe1c8c8b7f6a2ae503"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_2</b> [48]</td></tr>
<tr class="separator:a33bd56ff10ea05fe1c8c8b7f6a2ae503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad396a1654fca8d4b350357ebcef159af"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#ad396a1654fca8d4b350357ebcef159af">RXFR0</a></td></tr>
<tr class="separator:ad396a1654fca8d4b350357ebcef159af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b7b381e217d2602c20861e371511fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a40b7b381e217d2602c20861e371511fd">RXFR1</a></td></tr>
<tr class="separator:a40b7b381e217d2602c20861e371511fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3839ee0fb2cf1f0389bdaf447dcd6760"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a3839ee0fb2cf1f0389bdaf447dcd6760">RXFR2</a></td></tr>
<tr class="separator:a3839ee0fb2cf1f0389bdaf447dcd6760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8a4cbc6bff3380d9e817e5bb0e4fee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#adb8a4cbc6bff3380d9e817e5bb0e4fee">RXFR3</a></td></tr>
<tr class="separator:adb8a4cbc6bff3380d9e817e5bb0e4fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI - Peripheral register structure </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="afe52c1ebf9e5971e43fdfea50cf16a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="a4824e400ced2bf2bd5c89e95e7ef55d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="a6474aa986b81a5477bbe4cb6a2dfe377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Module Configuration Register, offset: 0x0 </p>

</div>
</div>
<a class="anchor" id="a04b56f8ca2e50d92647fc7b7e2d98715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::POPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI POP RX FIFO Register, offset: 0x38 </p>

</div>
</div>
<a class="anchor" id="a9b91ea535dc969f210119d1cad2a246e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="a22553d476505bf3416a55f681a70774e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="ade8f75b925a50f74a9fb2456bc35823d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::RSER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30 </p>

</div>
</div>
<a class="anchor" id="ad396a1654fca8d4b350357ebcef159af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::RXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x7C </p>

</div>
</div>
<a class="anchor" id="a40b7b381e217d2602c20861e371511fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::RXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x80 </p>

</div>
</div>
<a class="anchor" id="a3839ee0fb2cf1f0389bdaf447dcd6760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::RXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x84 </p>

</div>
</div>
<a class="anchor" id="adb8a4cbc6bff3380d9e817e5bb0e4fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::RXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x88 </p>

</div>
</div>
<a class="anchor" id="a1cd4975403798b364632d0e9af310962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Status Register, offset: 0x2C </p>

</div>
</div>
<a class="anchor" id="ab92eb6630f7fe6309c605f0155c3a4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transfer Count Register, offset: 0x8 </p>

</div>
</div>
<a class="anchor" id="aa234b528e26469e3bafea1dfecff1dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::TXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x3C </p>

</div>
</div>
<a class="anchor" id="aa4c8bc4c6c43cb03d266084ead4948f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::TXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x40 </p>

</div>
</div>
<a class="anchor" id="a2e65235ded22e36d3dae2b17f172a32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::TXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x44 </p>

</div>
</div>
<a class="anchor" id="a817203724ca73f53cc544f887eeabd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SPI_MemMap::TXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x48 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/PMcL/Documents/Subjects/48434 Embedded Software/4 Labs/Lab 2/Template/Lab2/Static_Code/IO_Map/<a class="el" href="_m_k70_f12_8h_source.html">MK70F12.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_i___mem_map.html">SPI_MemMap</a></li>
    <li class="footer">Generated on Fri Aug 14 2015 10:46:10 for Lab1 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
