;redcode
;assert 1
	SPL 0, <402
	CMP -202, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB 3, 21
	SUB @1, 0
	MOV 191, -1
	JMP <152, 100
	SUB 3, 21
	JMZ <121, 103
	SUB 30, 212
	JMP <152, 100
	JMP 121, -1
	SUB 30, 212
	JMN @12, #200
	SPL 0, <402
	SPL 0, <402
	ADD #400, 0
	SUB @121, 103
	SUB @121, 103
	SUB 1, 20
	JMP 121, -1
	JMP 121, -1
	ADD #400, 0
	DJN -1, @-20
	JMP 121, -1
	SUB #10, -0
	SUB 30, 212
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB @126, @106
	SLT -1, <-20
	SUB 12, @10
	JMN <121, 103
	JMN @12, #200
	JMN @12, #200
	SUB @121, 103
	SUB @121, 103
	CMP @3, 0
	SUB @121, 103
	JMP @12, #200
	DJN -1, @-20
	SUB @210, @-10
	DJN -1, @-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @210, @-10
	CMP -202, <-120
	SUB @210, @-10
	SPL 0, <402
