{
  "Top": "cnn_lenet",
  "RtlTop": "cnn_lenet",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_lenet_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Layer1_Neurons_CPU": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Layer1_Neurons_CPU_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Layer1_Neurons_CPU_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Layer2_Neurons_CPU": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_address0",
          "name": "Layer2_Neurons_CPU_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_ce0",
          "name": "Layer2_Neurons_CPU_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_we0",
          "name": "Layer2_Neurons_CPU_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_d0",
          "name": "Layer2_Neurons_CPU_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_q0",
          "name": "Layer2_Neurons_CPU_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_address1",
          "name": "Layer2_Neurons_CPU_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_ce1",
          "name": "Layer2_Neurons_CPU_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer2_Neurons_CPU_q1",
          "name": "Layer2_Neurons_CPU_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer3_Neurons_CPU": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_address0",
          "name": "Layer3_Neurons_CPU_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_ce0",
          "name": "Layer3_Neurons_CPU_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_we0",
          "name": "Layer3_Neurons_CPU_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_d0",
          "name": "Layer3_Neurons_CPU_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_q0",
          "name": "Layer3_Neurons_CPU_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_address1",
          "name": "Layer3_Neurons_CPU_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_ce1",
          "name": "Layer3_Neurons_CPU_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Layer3_Neurons_CPU_q1",
          "name": "Layer3_Neurons_CPU_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer1_Weights_CPU": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "Layer1_Weights_CPU_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "Layer1_Weights_CPU_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer2_Weights_CPU": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "Layer2_Weights_CPU_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "Layer2_Weights_CPU_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer3_Weights_CPU": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "Layer3_Weights_CPU_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "Layer3_Weights_CPU_PORTB",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "Layer4_Neurons_CPU": {
      "index": "6",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL_bus",
          "name": "Layer4_Neurons_CPU_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL_bus",
          "name": "Layer4_Neurons_CPU_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=port",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top cnn_lenet -name cnn_lenet",
      "set_directive_top cnn_lenet -name cnn_lenet"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn_lenet"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "218618",
    "Latency": "218617"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn_lenet",
    "Version": "1.0",
    "DisplayName": "Cnn_lenet",
    "Revision": "2113933234",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_lenet_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/cnn_lenet.cpp",
      "..\/..\/sigmoid.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.vhd",
      "impl\/vhdl\/cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.vhd",
      "impl\/vhdl\/cnn_lenet_cnn_lenet_Pipeline_calculateLayer4_loop.vhd",
      "impl\/vhdl\/cnn_lenet_control_s_axi.vhd",
      "impl\/vhdl\/cnn_lenet_CTRL_bus_s_axi.vhd",
      "impl\/vhdl\/cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1.vhd",
      "impl\/vhdl\/cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_lenet_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/cnn_lenet_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_lenet_gmem_m_axi.vhd",
      "impl\/vhdl\/cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1.vhd",
      "impl\/vhdl\/cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1.vhd",
      "impl\/vhdl\/cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1.vhd",
      "impl\/vhdl\/cnn_lenet_mul_3ns_6ns_8_1_1.vhd",
      "impl\/vhdl\/cnn_lenet_mul_4ns_7ns_10_1_1.vhd",
      "impl\/vhdl\/cnn_lenet_mul_6ns_9ns_14_1_1.vhd",
      "impl\/vhdl\/cnn_lenet_SIGMOID.vhd",
      "impl\/vhdl\/cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/cnn_lenet.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop.v",
      "impl\/verilog\/cnn_lenet_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop.v",
      "impl\/verilog\/cnn_lenet_cnn_lenet_Pipeline_calculateLayer4_loop.v",
      "impl\/verilog\/cnn_lenet_control_s_axi.v",
      "impl\/verilog\/cnn_lenet_CTRL_bus_s_axi.v",
      "impl\/verilog\/cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1.v",
      "impl\/verilog\/cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/cnn_lenet_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/cnn_lenet_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/cnn_lenet_gmem_m_axi.v",
      "impl\/verilog\/cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1.v",
      "impl\/verilog\/cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1.v",
      "impl\/verilog\/cnn_lenet_mac_muladd_6ns_5ns_3ns_11_4_1.v",
      "impl\/verilog\/cnn_lenet_mul_3ns_6ns_8_1_1.v",
      "impl\/verilog\/cnn_lenet_mul_4ns_7ns_10_1_1.v",
      "impl\/verilog\/cnn_lenet_mul_6ns_9ns_14_1_1.v",
      "impl\/verilog\/cnn_lenet_SIGMOID.v",
      "impl\/verilog\/cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/cnn_lenet_SIGMOID_sigmoidLUT_1_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/cnn_lenet.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/data\/cnn_lenet.mdd",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/data\/cnn_lenet.tcl",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/data\/cnn_lenet.yaml",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/xcnn_lenet.c",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/xcnn_lenet.h",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/xcnn_lenet_hw.h",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/xcnn_lenet_linux.c",
      "impl\/misc\/drivers\/cnn_lenet_v1_0\/src\/xcnn_lenet_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl",
      "impl\/misc\/cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/cnn_lenet_fpext_32ns_64_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/calculateLayer4.protoinst",
      ".debug\/cnn_lenet.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name cnn_lenet_dmul_64ns_64ns_64_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_lenet_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_lenet_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_lenet_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_lenet_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name cnn_lenet_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL_bus": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_bus_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_CTRL_bus_ARADDR",
        "s_axi_CTRL_bus_ARREADY",
        "s_axi_CTRL_bus_ARVALID",
        "s_axi_CTRL_bus_AWADDR",
        "s_axi_CTRL_bus_AWREADY",
        "s_axi_CTRL_bus_AWVALID",
        "s_axi_CTRL_bus_BREADY",
        "s_axi_CTRL_bus_BRESP",
        "s_axi_CTRL_bus_BVALID",
        "s_axi_CTRL_bus_RDATA",
        "s_axi_CTRL_bus_RREADY",
        "s_axi_CTRL_bus_RRESP",
        "s_axi_CTRL_bus_RVALID",
        "s_axi_CTRL_bus_WDATA",
        "s_axi_CTRL_bus_WREADY",
        "s_axi_CTRL_bus_WSTRB",
        "s_axi_CTRL_bus_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Layer4_Neurons_CPU_1",
          "access": "W",
          "description": "Data signal of Layer4_Neurons_CPU",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Layer4_Neurons_CPU",
              "access": "W",
              "description": "Bit 31 to 0 of Layer4_Neurons_CPU"
            }]
        },
        {
          "offset": "0x14",
          "name": "Layer4_Neurons_CPU_2",
          "access": "W",
          "description": "Data signal of Layer4_Neurons_CPU",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Layer4_Neurons_CPU",
              "access": "W",
              "description": "Bit 63 to 32 of Layer4_Neurons_CPU"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "Layer4_Neurons_CPU"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "Layer1_Neurons_CPU_1",
          "access": "W",
          "description": "Data signal of Layer1_Neurons_CPU",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Layer1_Neurons_CPU",
              "access": "W",
              "description": "Bit 31 to 0 of Layer1_Neurons_CPU"
            }]
        },
        {
          "offset": "0x14",
          "name": "Layer1_Neurons_CPU_2",
          "access": "W",
          "description": "Data signal of Layer1_Neurons_CPU",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Layer1_Neurons_CPU",
              "access": "W",
              "description": "Bit 63 to 32 of Layer1_Neurons_CPU"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "Layer1_Neurons_CPU"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL_bus:s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "Layer1_Neurons_CPU"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "Layer1_Neurons_CPU"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "Layer4_Neurons_CPU"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "Layer4_Neurons_CPU"
        }
      ]
    },
    "Layer2_Neurons_CPU_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"Layer2_Neurons_CPU_address0": "DATA"},
      "ports": ["Layer2_Neurons_CPU_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"Layer2_Neurons_CPU_d0": "DATA"},
      "ports": ["Layer2_Neurons_CPU_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer2_Neurons_CPU_q0": "DATA"},
      "ports": ["Layer2_Neurons_CPU_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"Layer2_Neurons_CPU_address1": "DATA"},
      "ports": ["Layer2_Neurons_CPU_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer2_Neurons_CPU_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer2_Neurons_CPU_q1": "DATA"},
      "ports": ["Layer2_Neurons_CPU_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer2_Neurons_CPU"
        }]
    },
    "Layer3_Neurons_CPU_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"Layer3_Neurons_CPU_address0": "DATA"},
      "ports": ["Layer3_Neurons_CPU_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    },
    "Layer3_Neurons_CPU_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"Layer3_Neurons_CPU_d0": "DATA"},
      "ports": ["Layer3_Neurons_CPU_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    },
    "Layer3_Neurons_CPU_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer3_Neurons_CPU_q0": "DATA"},
      "ports": ["Layer3_Neurons_CPU_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    },
    "Layer3_Neurons_CPU_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"Layer3_Neurons_CPU_address1": "DATA"},
      "ports": ["Layer3_Neurons_CPU_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    },
    "Layer3_Neurons_CPU_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"Layer3_Neurons_CPU_q1": "DATA"},
      "ports": ["Layer3_Neurons_CPU_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Layer3_Neurons_CPU"
        }]
    },
    "Layer1_Weights_CPU_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "Layer1_Weights_CPU_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "Layer1_Weights_CPU_Addr_A": "ADDR",
        "Layer1_Weights_CPU_EN_A": "EN",
        "Layer1_Weights_CPU_WEN_A": "WE",
        "Layer1_Weights_CPU_Din_A": "DIN",
        "Layer1_Weights_CPU_Dout_A": "DOUT",
        "Layer1_Weights_CPU_Clk_A": "CLK",
        "Layer1_Weights_CPU_Rst_A": "RST"
      },
      "ports": [
        "Layer1_Weights_CPU_Addr_A",
        "Layer1_Weights_CPU_Clk_A",
        "Layer1_Weights_CPU_Din_A",
        "Layer1_Weights_CPU_Dout_A",
        "Layer1_Weights_CPU_EN_A",
        "Layer1_Weights_CPU_Rst_A",
        "Layer1_Weights_CPU_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "Layer1_Weights_CPU"
        }]
    },
    "Layer1_Weights_CPU_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "Layer1_Weights_CPU_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "Layer1_Weights_CPU_Addr_B": "ADDR",
        "Layer1_Weights_CPU_EN_B": "EN",
        "Layer1_Weights_CPU_WEN_B": "WE",
        "Layer1_Weights_CPU_Din_B": "DIN",
        "Layer1_Weights_CPU_Dout_B": "DOUT",
        "Layer1_Weights_CPU_Clk_B": "CLK",
        "Layer1_Weights_CPU_Rst_B": "RST"
      },
      "ports": [
        "Layer1_Weights_CPU_Addr_B",
        "Layer1_Weights_CPU_Clk_B",
        "Layer1_Weights_CPU_Din_B",
        "Layer1_Weights_CPU_Dout_B",
        "Layer1_Weights_CPU_EN_B",
        "Layer1_Weights_CPU_Rst_B",
        "Layer1_Weights_CPU_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "Layer1_Weights_CPU"
        }]
    },
    "Layer2_Weights_CPU_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "Layer2_Weights_CPU_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "Layer2_Weights_CPU_Addr_A": "ADDR",
        "Layer2_Weights_CPU_EN_A": "EN",
        "Layer2_Weights_CPU_WEN_A": "WE",
        "Layer2_Weights_CPU_Din_A": "DIN",
        "Layer2_Weights_CPU_Dout_A": "DOUT",
        "Layer2_Weights_CPU_Clk_A": "CLK",
        "Layer2_Weights_CPU_Rst_A": "RST"
      },
      "ports": [
        "Layer2_Weights_CPU_Addr_A",
        "Layer2_Weights_CPU_Clk_A",
        "Layer2_Weights_CPU_Din_A",
        "Layer2_Weights_CPU_Dout_A",
        "Layer2_Weights_CPU_EN_A",
        "Layer2_Weights_CPU_Rst_A",
        "Layer2_Weights_CPU_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "Layer2_Weights_CPU"
        }]
    },
    "Layer2_Weights_CPU_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "Layer2_Weights_CPU_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "Layer2_Weights_CPU_Addr_B": "ADDR",
        "Layer2_Weights_CPU_EN_B": "EN",
        "Layer2_Weights_CPU_WEN_B": "WE",
        "Layer2_Weights_CPU_Din_B": "DIN",
        "Layer2_Weights_CPU_Dout_B": "DOUT",
        "Layer2_Weights_CPU_Clk_B": "CLK",
        "Layer2_Weights_CPU_Rst_B": "RST"
      },
      "ports": [
        "Layer2_Weights_CPU_Addr_B",
        "Layer2_Weights_CPU_Clk_B",
        "Layer2_Weights_CPU_Din_B",
        "Layer2_Weights_CPU_Dout_B",
        "Layer2_Weights_CPU_EN_B",
        "Layer2_Weights_CPU_Rst_B",
        "Layer2_Weights_CPU_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "Layer2_Weights_CPU"
        }]
    },
    "Layer3_Weights_CPU_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "Layer3_Weights_CPU_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "Layer3_Weights_CPU_Addr_A": "ADDR",
        "Layer3_Weights_CPU_EN_A": "EN",
        "Layer3_Weights_CPU_WEN_A": "WE",
        "Layer3_Weights_CPU_Din_A": "DIN",
        "Layer3_Weights_CPU_Dout_A": "DOUT",
        "Layer3_Weights_CPU_Clk_A": "CLK",
        "Layer3_Weights_CPU_Rst_A": "RST"
      },
      "ports": [
        "Layer3_Weights_CPU_Addr_A",
        "Layer3_Weights_CPU_Clk_A",
        "Layer3_Weights_CPU_Din_A",
        "Layer3_Weights_CPU_Dout_A",
        "Layer3_Weights_CPU_EN_A",
        "Layer3_Weights_CPU_Rst_A",
        "Layer3_Weights_CPU_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "Layer3_Weights_CPU"
        }]
    },
    "Layer3_Weights_CPU_PORTB": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "Layer3_Weights_CPU_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "32",
        "MEM_SIZE": "4"
      },
      "portMap": {
        "Layer3_Weights_CPU_Addr_B": "ADDR",
        "Layer3_Weights_CPU_EN_B": "EN",
        "Layer3_Weights_CPU_WEN_B": "WE",
        "Layer3_Weights_CPU_Din_B": "DIN",
        "Layer3_Weights_CPU_Dout_B": "DOUT",
        "Layer3_Weights_CPU_Clk_B": "CLK",
        "Layer3_Weights_CPU_Rst_B": "RST"
      },
      "ports": [
        "Layer3_Weights_CPU_Addr_B",
        "Layer3_Weights_CPU_Clk_B",
        "Layer3_Weights_CPU_Din_B",
        "Layer3_Weights_CPU_Dout_B",
        "Layer3_Weights_CPU_EN_B",
        "Layer3_Weights_CPU_Rst_B",
        "Layer3_Weights_CPU_WEN_B"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "Layer3_Weights_CPU"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_bus_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_bus_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "Layer2_Neurons_CPU_address0": {
      "dir": "out",
      "width": "10"
    },
    "Layer2_Neurons_CPU_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Neurons_CPU_we0": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Neurons_CPU_d0": {
      "dir": "out",
      "width": "32"
    },
    "Layer2_Neurons_CPU_q0": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Neurons_CPU_address1": {
      "dir": "out",
      "width": "10"
    },
    "Layer2_Neurons_CPU_ce1": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Neurons_CPU_q1": {
      "dir": "in",
      "width": "32"
    },
    "Layer3_Neurons_CPU_address0": {
      "dir": "out",
      "width": "11"
    },
    "Layer3_Neurons_CPU_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Neurons_CPU_we0": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Neurons_CPU_d0": {
      "dir": "out",
      "width": "32"
    },
    "Layer3_Neurons_CPU_q0": {
      "dir": "in",
      "width": "32"
    },
    "Layer3_Neurons_CPU_address1": {
      "dir": "out",
      "width": "11"
    },
    "Layer3_Neurons_CPU_ce1": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Neurons_CPU_q1": {
      "dir": "in",
      "width": "32"
    },
    "Layer1_Weights_CPU_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "Layer1_Weights_CPU_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Weights_CPU_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "Layer1_Weights_CPU_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "Layer1_Weights_CPU_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "Layer1_Weights_CPU_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Weights_CPU_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Weights_CPU_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "Layer1_Weights_CPU_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Weights_CPU_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "Layer1_Weights_CPU_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "Layer1_Weights_CPU_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "Layer1_Weights_CPU_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer1_Weights_CPU_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "Layer2_Weights_CPU_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "Layer2_Weights_CPU_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "Layer2_Weights_CPU_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Weights_CPU_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "Layer2_Weights_CPU_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "Layer2_Weights_CPU_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "Layer2_Weights_CPU_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "Layer2_Weights_CPU_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer2_Weights_CPU_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_CPU_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "Layer3_Weights_CPU_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_CPU_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "Layer3_Weights_CPU_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "Layer3_Weights_CPU_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "Layer3_Weights_CPU_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_CPU_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_CPU_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "Layer3_Weights_CPU_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_CPU_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "Layer3_Weights_CPU_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "Layer3_Weights_CPU_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "Layer3_Weights_CPU_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "Layer3_Weights_CPU_Rst_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn_lenet",
      "Instances": [
        {
          "ModuleName": "cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop",
          "InstanceName": "grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_96",
          "Instances": [{
              "ModuleName": "SIGMOID",
              "InstanceName": "grp_SIGMOID_fu_499"
            }]
        },
        {
          "ModuleName": "cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop",
          "InstanceName": "grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_110",
          "Instances": [{
              "ModuleName": "SIGMOID",
              "InstanceName": "grp_SIGMOID_fu_2895"
            }]
        },
        {
          "ModuleName": "cnn_lenet_Pipeline_calculateLayer4_loop",
          "InstanceName": "grp_cnn_lenet_Pipeline_calculateLayer4_loop_fu_122",
          "Instances": [{
              "ModuleName": "SIGMOID",
              "InstanceName": "grp_SIGMOID_fu_639"
            }]
        }
      ]
    },
    "Info": {
      "SIGMOID": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_lenet_Pipeline_calculateLayer4_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_lenet": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "SIGMOID": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "13.966"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "11",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "778",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2001",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop": {
        "Latency": {
          "LatencyBest": "25449",
          "LatencyAvg": "25449",
          "LatencyWorst": "25449",
          "PipelineII": "25449",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop",
            "TripCount": "1014",
            "Latency": "25447",
            "PipelineII": "25",
            "PipelineDepth": "123"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "3266",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "2327",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop": {
        "Latency": {
          "LatencyBest": "190467",
          "LatencyAvg": "190467",
          "LatencyWorst": "190467",
          "PipelineII": "190467",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "15.327"
        },
        "Loops": [{
            "Name": "calculateLayer3_loop_row_Loop_col_loop",
            "TripCount": "1250",
            "Latency": "190465",
            "PipelineII": "152",
            "PipelineDepth": "618"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "15155",
          "AVAIL_FF": "106400",
          "UTIL_FF": "14",
          "LUT": "12014",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_lenet_Pipeline_calculateLayer4_loop": {
        "Latency": {
          "LatencyBest": "2691",
          "LatencyAvg": "2691",
          "LatencyWorst": "2691",
          "PipelineII": "2691",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "calculateLayer4_loop",
            "TripCount": "100",
            "Latency": "2689",
            "PipelineII": "26",
            "PipelineDepth": "116"
          }],
        "Area": {
          "FF": "2702",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1933",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_lenet": {
        "Latency": {
          "LatencyBest": "218617",
          "LatencyAvg": "218617",
          "LatencyWorst": "218617",
          "PipelineII": "218618",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "15.327"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "19",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "23432",
          "AVAIL_FF": "106400",
          "UTIL_FF": "22",
          "LUT": "20506",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "38",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-30 14:34:40 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
