Release 5.1i - xst F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 4.01 s | Elapsed : 0.00 / 4.00 s
 
--> Reading design: k68_appl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Low Level Synthesis
  6) Final Report
     6.1) Device utilization summary
     6.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : k68_appl.prj
Input Format                       : VERILOG
Ignore Synthesis Constraint File   : NO
Verilog Search Path                : 
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : k68_appl
Output Format                      : NGC
Target Device                      : xc2s200-5pq208

---- Source Options
Top Module Name                    : k68_appl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Top module area constraint         : 100
Top module allowed area overflow   : 5

---- Other Options
read_cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "k68_appl.prj"
Compiling include file "Z:/k68/rtl/verilog/k68_soc.v"
Compiling include file "k68_defines.v"
Module <k68_soc> compiled
Module <k68_arb> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_cpu.v"
Compiling include file "k68_defines.v"
Module <k68_cpu> compiled
Module <k68_buni> compiled
Module <k68_clkgen> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_decode.v"
Compiling include file "k68_defines.v"
Module <k68_decode> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_prims.v"
Compiling include file "k68_defines.v"
Module <k68_rox> compiled
Module <k68_roxx> compiled
Module <k68_lsx> compiled
Module <k68_asx> compiled
Module <k68_par_mul> compiled
Module <k68_adder> compiled
Module <k68_ccc> compiled
Module <k68_d2b> compiled
Module <k68_b2d> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_execute.v"
Compiling include file "k68_defines.v"
Module <k68_execute> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_fetch.v"
Compiling include file "k68_defines.v"
Module <k68_fetch> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_load.v"
Compiling include file "k68_defines.v"
Module <k68_load> compiled
Module <k68_calc> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_regbank.v"
Compiling include file "k68_defines.v"
Module <k68_regbank> compiled
Module <k68_dpmem> compiled
Compiling include file "Z:/k68/rtl/verilog/sasc/sasc_brg.v"
Compiling include file "timescale.v"
Module <sasc_brg> compiled
Compiling include file "Z:/k68/rtl/verilog/sasc/sasc_fifo4.v"
Compiling include file "timescale.v"
Compiling include file "Z:/k68/rtl/verilog/sasc/sasc_top.v"
Compiling include file "timescale.v"
Module <sasc_fifo4> compiled
Module <sasc_top> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_sasc.v"
Module <k68_sasc> compiled
Compiling include file "Z:/k68/rtl/verilog/k68_appl.v"
Compiling include file "k68_defines.v"
Module <k68_appl> compiled
Compiling include file "D:/ISE/verilog/src/iSE/unisim_comp.v"
No errors in compilation

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analysis of file <k68_appl.prj> succeeded.
 
 
Analyzing module <RAMB4_S8>.
 
Analyzing module <k68_arb>.
Module <k68_arb> is correct for synthesis.
 
Analyzing module <k68_clkgen>.
Module <k68_clkgen> is correct for synthesis.
 
Analyzing module <k68_buni>.
Module <k68_buni> is correct for synthesis.
 
Analyzing module <k68_fetch>.
Module <k68_fetch> is correct for synthesis.
 
Analyzing module <k68_calc>.
Module <k68_calc> is correct for synthesis.
 
Analyzing module <k68_load>.
Module <k68_load> is correct for synthesis.
 
Analyzing module <k68_rox>.
Module <k68_rox> is correct for synthesis.
 
Analyzing module <k68_d2b>.
Module <k68_d2b> is correct for synthesis.
 
Analyzing module <k68_b2d>.
Module <k68_b2d> is correct for synthesis.
 
Analyzing module <k68_ccc>.
Module <k68_ccc> is correct for synthesis.
 
Analyzing module <k68_execute>.
Module <k68_execute> is correct for synthesis.
 
Analyzing module <k68_dpmem>.
Module <k68_dpmem> is correct for synthesis.
 
Analyzing module <k68_regbank>.
Module <k68_regbank> is correct for synthesis.
 
Analyzing module <k68_decode>.
Module <k68_decode> is correct for synthesis.
 
Analyzing module <k68_cpu>.
Module <k68_cpu> is correct for synthesis.
 
Analyzing module <sasc_fifo4>.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_fifo4.v line 94: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_fifo4.v line 96: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_fifo4.v line 98: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_fifo4.v line 104: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_fifo4.v line 106: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <sasc_fifo4> is correct for synthesis.
 
Analyzing module <sasc_top>.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_top.v line 164: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_top.v line 166: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_top.v line 169: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_top.v line 172: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_top.v line 177: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <sasc_top> is correct for synthesis.
 
Analyzing module <sasc_brg>.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_brg.v line 117: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_brg.v line 119: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_brg.v line 120: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_brg.v line 123: Delay is ignored for synthesis.
WARNING:Xst:916 - Z:/k68/rtl/verilog/sasc/sasc_brg.v line 128: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <sasc_brg> is correct for synthesis.
 
Analyzing module <k68_sasc>.
Module <k68_sasc> is correct for synthesis.
 
Analyzing module <k68_soc>.
WARNING:Xst:852 - Z:/k68/rtl/verilog/k68_soc.v line 80: Unconnected input port 'g_dat_i' of instance 'arb0' is tied to GND.
Module <k68_soc> is correct for synthesis.
 
Analyzing top module <k68_appl>.
Module <k68_appl> is correct for synthesis.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <k68_arb>.
    Related source file is Z:/k68/rtl/verilog/k68_soc.v.
WARNING:Xst:647 - Input <g_dat_i<15>> is never used.
WARNING:Xst:647 - Input <g_dat_i<14>> is never used.
WARNING:Xst:647 - Input <g_dat_i<13>> is never used.
WARNING:Xst:647 - Input <g_dat_i<12>> is never used.
WARNING:Xst:647 - Input <g_dat_i<11>> is never used.
WARNING:Xst:647 - Input <g_dat_i<10>> is never used.
WARNING:Xst:647 - Input <g_dat_i<9>> is never used.
WARNING:Xst:647 - Input <g_dat_i<8>> is never used.
WARNING:Xst:647 - Input <g_dat_i<7>> is never used.
WARNING:Xst:647 - Input <g_dat_i<6>> is never used.
WARNING:Xst:647 - Input <g_dat_i<5>> is never used.
WARNING:Xst:647 - Input <g_dat_i<4>> is never used.
WARNING:Xst:647 - Input <g_dat_i<3>> is never used.
WARNING:Xst:647 - Input <g_dat_i<2>> is never used.
WARNING:Xst:647 - Input <g_dat_i<1>> is never used.
WARNING:Xst:647 - Input <g_dat_i<0>> is never used.
WARNING:Xst:647 - Input <m_add_i<15>> is never used.
WARNING:Xst:647 - Input <m_add_i<14>> is never used.
WARNING:Xst:647 - Input <m_add_i<13>> is never used.
WARNING:Xst:647 - Input <m_add_i<12>> is never used.
WARNING:Xst:647 - Input <m_add_i<11>> is never used.
WARNING:Xst:647 - Input <m_add_i<10>> is never used.
WARNING:Xst:647 - Input <m_add_i<9>> is never used.
WARNING:Xst:647 - Input <m_add_i<8>> is never used.
WARNING:Xst:647 - Input <m_add_i<7>> is never used.
WARNING:Xst:647 - Input <m_add_i<6>> is never used.
WARNING:Xst:647 - Input <m_add_i<5>> is never used.
WARNING:Xst:647 - Input <m_add_i<4>> is never used.
WARNING:Xst:647 - Input <m_add_i<3>> is never used.
WARNING:Xst:647 - Input <m_add_i<2>> is never used.
WARNING:Xst:647 - Input <m_add_i<0>> is never used.
Unit <k68_arb> synthesized.


Synthesizing Unit <k68_clkgen>.
    Related source file is Z:/k68/rtl/verilog/k68_cpu.v.
    Found 1-bit register for signal <rst_o>.
    Found 2-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <k68_clkgen> synthesized.


Synthesizing Unit <k68_buni>.
    Related source file is Z:/k68/rtl/verilog/k68_cpu.v.
    Found 2-bit up counter for signal <uni_cnt>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
Unit <k68_buni> synthesized.


Synthesizing Unit <k68_fetch>.
    Related source file is Z:/k68/rtl/verilog/k68_fetch.v.
    Found 16-bit register for signal <op_o>.
    Found 32-bit register for signal <p_add_o>.
    Found 16-bit 4-to-1 multiplexer for signal <$n0002>.
    Found 16-bit 4-to-1 multiplexer for signal <$n0003>.
    Found 31-bit adder for signal <$n0014> created at line 142.
    Found 31-bit adder for signal <$n0016> created at line 139.
    Found 3-bit subtractor for signal <$n0031> created at line 161.
    Found 2-bit up counter for signal <cpu_cnt>.
    Found 16-bit register for signal <immh_o>.
    Found 16-bit register for signal <imml_o>.
    Found 2-bit up counter for signal <mem_cnt>.
    Found 32-bit register for signal <pc>.
    Found 16-bit register for signal <tmpa>.
    Found 16-bit register for signal <tmpb>.
    Found 16-bit register for signal <tmpc>.
    Found 16-bit register for signal <tmpd>.
    Found 64 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  96 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <k68_fetch> synthesized.


Synthesizing Unit <k68_calc>.
    Related source file is Z:/k68/rtl/verilog/k68_load.v.
    Found 32-bit addsub for signal <$n0000>.
    Found 32-bit adder for signal <$n0004>.
    Found 30-bit adder for signal <$n0026> created at line 413.
    Found 32-bit subtractor for signal <$n0027> created at line 419.
    Found 32-bit shifter logical left for signal <$n0036>.
    Found 32 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <dst_i<5>> is never used.
WARNING:Xst:647 - Input <dst_i<4>> is never used.
WARNING:Xst:647 - Input <dst_i<3>> is never used.
WARNING:Xst:647 - Input <dst_i<2>> is never used.
WARNING:Xst:647 - Input <dst_i<1>> is never used.
WARNING:Xst:647 - Input <dst_i<0>> is never used.
    Summary:
	inferred   4 Adder/Subtracter(s).
	inferred   1 Combinational logic shifter(s).
Unit <k68_calc> synthesized.


Synthesizing Unit <k68_load>.
    Related source file is Z:/k68/rtl/verilog/k68_load.v.
    Found 32-bit register for signal <dat_a_o>.
    Found 32-bit register for signal <dat_b_o>.
    Found 32-bit register for signal <dat_c_o>.
    Found 32-bit register for signal <m_add_o>.
    Found 1-bit register for signal <m_cs_o>.
    Found 32-bit register for signal <m_dat_o>.
    Found 1-bit register for signal <m_we_o>.
    Found 2-bit down counter for signal <skip_o>.
    Found 32-bit 4-to-1 multiplexer for signal <$n0004>.
    Found 2-bit adder for signal <$n0010> created at line 243.
    Found 2-bit up counter for signal <m_cnt>.
    Found 2-bit register for signal <skipa>.
    Found 2-bit register for signal <skipb>.
WARNING:Xst:647 - Input <clk_i> is never used.
    Summary:
	inferred   2 Counter(s).
	inferred 166 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
Unit <k68_load> synthesized.


Synthesizing Unit <k68_rox>.
    Related source file is Z:/k68/rtl/verilog/k68_prims.v.
    Found 32-bit shifter rotate left for signal <res>.
    Found 5-bit adder for signal <$n0000> created at line 58.
    Found 5 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Adder/Subtracter(s).
	inferred   1 Combinational logic shifter(s).
Unit <k68_rox> synthesized.


Synthesizing Unit <k68_d2b>.
    Related source file is Z:/k68/rtl/verilog/k68_prims.v.
    Found 4-bit adder for signal <$n0000> created at line 363.
    Found 4-bit adder for signal <$n0001> created at line 368.
    Found 4-bit comparator greatequal for signal <$n0002> created at line 362.
    Found 4-bit comparator greatequal for signal <$n0003> created at line 367.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <k68_d2b> synthesized.


Synthesizing Unit <k68_b2d>.
    Related source file is Z:/k68/rtl/verilog/k68_prims.v.
    Found 4-bit subtractor for signal <$n0000> created at line 394.
    Found 4-bit subtractor for signal <$n0001> created at line 399.
    Found 4-bit comparator greatequal for signal <$n0002> created at line 393.
    Found 4-bit comparator greatequal for signal <$n0003> created at line 398.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <k68_b2d> synthesized.


Synthesizing Unit <k68_ccc>.
    Related source file is Z:/k68/rtl/verilog/k68_prims.v.
    Found 1-bit 16-to-1 multiplexer for signal <flag>.
WARNING:Xst:647 - Input <cc<7>> is never used.
WARNING:Xst:647 - Input <cc<6>> is never used.
WARNING:Xst:647 - Input <cc<5>> is never used.
WARNING:Xst:647 - Input <cc<4>> is never used.
    Summary:
	inferred   1 Multiplexer(s).
Unit <k68_ccc> synthesized.


Synthesizing Unit <k68_execute>.
    Related source file is Z:/k68/rtl/verilog/k68_execute.v.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:737 - Found 6-bit latch for signal <add_c>.
WARNING:Xst:737 - Found 8-bit latch for signal <bcd>.
WARNING:Xst:737 - Found 1-bit latch for signal <c>.
    Found 6-bit register for signal <add_c_o>.
    Found 6-bit register for signal <alu_o>.
    Found 8-bit register for signal <ccr_o>.
    Found 32-bit register for signal <pc_o>.
    Found 32-bit register for signal <res_o>.
    Found 2-bit register for signal <siz_o>.
    Found 8-bit register for signal <ssr_o>.
    Found 9-bit subtractor for signal <$AUX_16>.
    Found 1-bit 32-to-1 multiplexer for signal <$n0000> created at line 258.
    Found 32-bit adder for signal <$n0004> created at line 451.
    Found 32-bit subtractor for signal <$n0005> created at line 455.
    Found 32-bit subtractor for signal <$n0006> created at line 460.
    Found 32-bit subtractor for signal <$n0007> created at line 637.
    Found 9-bit subtractor for signal <$n0010> created at line 478.
    Found 9-bit subtractor for signal <$n0011> created at line 478.
    Found 32-bit adder for signal <$n0023> created at line 427.
    Found 32-bit subtractor for signal <$n0024> created at line 431.
    Found 32-bit adder for signal <$n0025> created at line 447.
    Found 6-bit comparator equal for signal <$n0035> created at line 353.
    Found 6-bit comparator equal for signal <$n0038> created at line 383.
    Found 9-bit adder for signal <$n0039> created at line 483.
    Found 31-bit adder for signal <$n0146> created at line 163.
    Found 8-bit adder carry in/out for signal <$n0151>.
    Found 6-bit adder carry out for signal <$n0152> created at line 645.
    Found 1-bit xor2 for signal <$n0163> created at line 521.
    Found 1-bit xor2 for signal <$n0164> created at line 539.
    Found 1-bit xor2 for signal <$n0171> created at line 521.
    Found 1-bit xor2 for signal <$n0172> created at line 539.
    Found 1-bit xor2 for signal <$n0179> created at line 521.
    Found 1-bit xor2 for signal <$n0180> created at line 539.
    Found 1-bit xor2 for signal <$n0187> created at line 521.
    Found 1-bit xor2 for signal <$n0188> created at line 539.
    Found 1-bit xor2 for signal <$n0195> created at line 521.
    Found 1-bit xor2 for signal <$n0196> created at line 539.
    Found 1-bit xor2 for signal <$n0203> created at line 521.
    Found 1-bit xor2 for signal <$n0204> created at line 539.
    Found 1-bit xor2 for signal <$n0211> created at line 521.
    Found 1-bit xor2 for signal <$n0212> created at line 539.
    Found 1-bit xor2 for signal <$n0219> created at line 521.
    Found 1-bit xor2 for signal <$n0220> created at line 539.
    Found 1-bit xor2 for signal <$n0225> created at line 521.
    Found 1-bit xor2 for signal <$n0226> created at line 539.
    Found 1-bit xor2 for signal <$n0231> created at line 521.
    Found 1-bit xor2 for signal <$n0232> created at line 539.
    Found 1-bit xor2 for signal <$n0237> created at line 521.
    Found 1-bit xor2 for signal <$n0238> created at line 539.
    Found 1-bit xor2 for signal <$n0243> created at line 521.
    Found 1-bit xor2 for signal <$n0244> created at line 539.
    Found 1-bit xor2 for signal <$n0249> created at line 521.
    Found 1-bit xor2 for signal <$n0250> created at line 539.
    Found 1-bit xor2 for signal <$n0255> created at line 521.
    Found 1-bit xor2 for signal <$n0256> created at line 539.
    Found 1-bit xor2 for signal <$n0261> created at line 521.
    Found 1-bit xor2 for signal <$n0262> created at line 539.
    Found 1-bit xor2 for signal <$n0267> created at line 521.
    Found 1-bit xor2 for signal <$n0268> created at line 539.
    Found 1-bit xor2 for signal <$n0271> created at line 521.
    Found 1-bit xor2 for signal <$n0274> created at line 521.
    Found 1-bit xor2 for signal <$n0277> created at line 521.
    Found 1-bit xor2 for signal <$n0280> created at line 521.
    Found 1-bit xor2 for signal <$n0283> created at line 521.
    Found 1-bit xor2 for signal <$n0286> created at line 521.
    Found 1-bit xor2 for signal <$n0289> created at line 521.
    Found 1-bit xor2 for signal <$n0292> created at line 521.
    Found 1-bit xor2 for signal <$n0295> created at line 521.
    Found 1-bit xor2 for signal <$n0298> created at line 521.
    Found 1-bit xor2 for signal <$n0301> created at line 521.
    Found 1-bit xor2 for signal <$n0304> created at line 521.
    Found 1-bit xor2 for signal <$n0307> created at line 521.
    Found 1-bit xor2 for signal <$n0310> created at line 521.
    Found 1-bit xor2 for signal <$n0313> created at line 521.
    Found 1-bit xor2 for signal <$n0316> created at line 521.
WARNING:Xst:653 - Signal <x> is used but never assigned. Tied to value 0.
    Summary:
	inferred  94 D-type flip-flop(s).
	inferred  14 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <k68_execute> synthesized.


Synthesizing Unit <k68_dpmem>.
    Related source file is Z:/k68/rtl/verilog/k68_regbank.v.
    Found 16x32-bit dual-port distributed RAM for signal <mem>.
    -----------------------------------------------------------------------
    | aspect ratio       | 16-word x 32-bit                    |          |
    | clock              | connected to signal <clk_i>         | rise     |
    | write enable       | connected to signal <we_i>          | high     |
    | address            | connected to signal <add_w_i>       |          |
    | dual address       | connected to signal <add_r_i>       |          |
    | data in            | connected to signal <dat_w_i>       |          |
    | data out           | not connected                       |          |
    | dual data out      | connected to signal <dat_r_o>       |          |
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
INFO:Xst:1442 - The RAM contents appears to be read asynchronousely. A synchronous read would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
WARNING:Xst:646 - Signal <w_add> is assigned but never used.
WARNING:Xst:646 - Signal <r_add> is assigned but never used.
WARNING:Xst:647 - Input <rst_i> is never used.
    Summary:
	inferred   1 RAM(s).
Unit <k68_dpmem> synthesized.


Synthesizing Unit <k68_regbank>.
    Related source file is Z:/k68/rtl/verilog/k68_regbank.v.
    Found 4-bit register for signal <w_add>.
    Found 32-bit register for signal <w_dat>.
    Found 1-bit register for signal <we>.
    Summary:
	inferred  37 D-type flip-flop(s).
Unit <k68_regbank> synthesized.


Synthesizing Unit <k68_decode>.
    Related source file is Z:/k68/rtl/verilog/k68_decode.v.
    Found 6-bit register for signal <add_dst_o>.
    Found 6-bit register for signal <add_src_o>.
    Found 6-bit register for signal <alu_o>.
    Found 32-bit register for signal <alu_pc_o>.
    Found 32-bit register for signal <dst_o>.
    Found 2-bit register for signal <siz_o>.
    Found 2-bit register for signal <skip_o>.
    Found 32-bit register for signal <src_o>.
    Found 1-bit register for signal <brch>.
    Found 2-bit register for signal <skip>.
    Found 32 1-bit 2-to-1 multiplexers.
WARNING:Xst:647 - Input <alu_pc_i<0>> is never used.
WARNING:Xst:653 - Signal <op<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <op<6>> is used but never assigned. Tied to value 0.
    Summary:
	inferred 121 D-type flip-flop(s).
Unit <k68_decode> synthesized.


Synthesizing Unit <k68_cpu>.
    Related source file is Z:/k68/rtl/verilog/k68_cpu.v.
Unit <k68_cpu> synthesized.


Synthesizing Unit <sasc_fifo4>.
    Related source file is Z:/k68/rtl/verilog/sasc/sasc_fifo4.v.
    Found 4x8-bit dual-port distributed RAM for signal <mem>.
    -----------------------------------------------------------------------
    | aspect ratio       | 4-word x 8-bit                      |          |
    | clock              | connected to signal <clk>           | rise     |
    | write enable       | connected to signal <we>            | high     |
    | address            | connected to signal <wp>            |          |
    | dual address       | connected to signal <rp>            |          |
    | data in            | connected to signal <din>           |          |
    | data out           | not connected                       |          |
    | dual data out      | connected to signal <dout>          |          |
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
INFO:Xst:1442 - The RAM contents appears to be read asynchronousely. A synchronous read would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
WARNING:Xst:646 - Signal <wp_p2> is assigned but never used.
    Found 2-bit comparator equal for signal <$n0006> created at line 121.
    Found 2-bit comparator equal for signal <$n0007> created at line 129.
    Found 1-bit register for signal <gb>.
    Found 2-bit register for signal <rp>.
    Found 2-bit adder for signal <rp_p1>.
    Found 2-bit register for signal <wp>.
    Found 2-bit adder for signal <wp_p1>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
Unit <sasc_fifo4> synthesized.


Synthesizing Unit <sasc_top>.
    Related source file is Z:/k68/rtl/verilog/sasc/sasc_top.v.
WARNING:Xst:646 - Signal <load_r> is assigned but never used.
WARNING:Xst:646 - Signal <rxd_r1> is assigned but never used.
WARNING:Xst:646 - Signal <rxd_r2> is assigned but never used.
    Using one-hot encoding for signal <dpll_state>.
    Found 1-bit register for signal <rts_o>.
    Found 1-bit register for signal <txd_o>.
    Found 1-bit xor2 for signal <$n0020> created at line 257.
    Found 1-bit register for signal <change>.
    Found 4-bit register for signal <dpll_state>.
    Found 10-bit register for signal <hold_reg>.
    Found 1-bit register for signal <load>.
    Found 4-bit up counter for signal <rx_bit_cnt>.
    Found 1-bit register for signal <rx_go>.
    Found 1-bit register for signal <rx_sio_ce>.
    Found 1-bit register for signal <rx_sio_ce_r1>.
    Found 1-bit register for signal <rx_sio_ce_r2>.
    Found 1-bit register for signal <rx_valid>.
    Found 1-bit register for signal <rx_valid_r>.
    Found 1-bit register for signal <rxd_r>.
    Found 1-bit register for signal <rxd_s>.
    Found 8-bit register for signal <rxr<9:2>>.
    Found 2-bit shift register for signal <rxr<0>>.
    Found 1-bit register for signal <shift_en>.
    Found 1-bit register for signal <shift_en_r>.
    Found 4-bit up counter for signal <tx_bit_cnt>.
    Found 1-bit register for signal <txf_empty_r>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Shift register(s).
Unit <sasc_top> synthesized.


Synthesizing Unit <sasc_brg>.
    Related source file is Z:/k68/rtl/verilog/sasc/sasc_brg.v.
    Found 1-bit register for signal <sio_ce>.
    Found 2-bit shift register for signal <sio_ce_x4>.
    Found 8-bit comparator equal for signal <$n0002> created at line 123.
    Found 8-bit comparator equal for signal <$n0004> created at line 135.
    Found 1-bit register for signal <br_clr>.
    Found 8-bit up counter for signal <br_cnt>.
    Found 2-bit up counter for signal <cnt>.
    Found 8-bit up counter for signal <ps>.
    Found 1-bit register for signal <ps_clr>.
    Found 1-bit register for signal <sio_ce_r>.
    Found 1-bit register for signal <sio_ce_x4_r>.
    Summary:
	inferred   3 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Shift register(s).
Unit <sasc_brg> synthesized.


Synthesizing Unit <k68_sasc>.
    Related source file is Z:/k68/rtl/verilog/k68_sasc.v.
Unit <k68_sasc> synthesized.


Synthesizing Unit <k68_soc>.
    Related source file is Z:/k68/rtl/verilog/k68_soc.v.
Unit <k68_soc> synthesized.


Synthesizing Unit <k68_appl>.
    Related source file is Z:/k68/rtl/verilog/k68_appl.v.
WARNING:Xst:646 - Signal <cnt> is assigned but never used.
WARNING:Xst:646 - Signal <clk> is assigned but never used.
    Found 32 1-bit 2-to-1 multiplexers.
Unit <k68_appl> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                             : 6
  16x32-bit dual-port distributed RAM: 2
  4x8-bit dual-port distributed RAM: 4
# Registers                        : 118
  2-bit register                   : 14
  16-bit register                  : 7
  32-bit register                  : 13
  6-bit register                   : 5
  8-bit register                   : 1
  1-bit register                   : 73
  4-bit register                   : 3
  10-bit register                  : 2
# Latches                          : 3
  6-bit latch                      : 1
  1-bit latch                      : 1
  8-bit latch                      : 1
# Counters                         : 16
  2-bit up counter                 : 7
  2-bit down counter               : 1
  4-bit up counter                 : 4
  8-bit up counter                 : 4
# Shift Registers                  : 4
  2-bit shift register             : 4
# Multiplexers                     : 38
  1-bit 16-to-1 multiplexer        : 1
  2-to-1 multiplexer               : 33
  1-bit 32-to-1 multiplexer        : 1
  16-bit 4-to-1 multiplexer        : 2
  32-bit 4-to-1 multiplexer        : 1
# Logic shifters                   : 2
  32-bit shifter logical left      : 1
  32-bit shifter rotate left       : 1
# Adders/Subtractors               : 37
  31-bit adder                     : 3
  4-bit subtractor                 : 2
  32-bit adder                     : 4
  32-bit subtractor                : 5
  8-bit adder carry in/out         : 1
  9-bit subtractor                 : 3
  6-bit adder carry out            : 1
  9-bit adder                      : 1
  3-bit subtractor                 : 1
  2-bit adder                      : 9
  32-bit addsub                    : 1
  30-bit adder                     : 1
  5-bit adder                      : 1
  4-bit adder                      : 4
# Comparators                      : 20
  4-bit comparator greatequal      : 6
  6-bit comparator equal           : 2
  2-bit comparator equal           : 8
  8-bit comparator equal           : 4
# Xors                             : 50
  1-bit xor2                       : 50

=========================================================================

WARNING:Xst:524 - All outputs of the instance <Mshreg_rxr<0>> of the block <LPM_SHREG_2_1> are unconnected in block <sasc_top>.
   This instance will be removed from the design along with all underlying logic
=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "D:/ISE/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <alu_pc_o_0> is unconnected in block <decode0>.
WARNING:Xst:1291 - FF/Latch <skip_o_1> is unconnected in block <decode0>.
WARNING:Xst:1291 - FF/Latch <skip_o_0> is unconnected in block <decode0>.
WARNING:Xst:1290 - Hierarchical block <I31> is unconnected in block <Mmux_add_o>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I20> is unconnected in block <Mmux_add_o>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I19> is unconnected in block <Mmux_add_o>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I18> is unconnected in block <Mmux_add_o>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I17> is unconnected in block <Mmux_add_o>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I16> is unconnected in block <Mmux_add_o>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I31> is unconnected in block <Mmux__n0005>.
   It will be removed from the design.
WARNING:Xst:1291 - FF/Latch <p_add_o_0> is unconnected in block <fetch0>.
WARNING:Xst:1291 - FF/Latch <m_cs_o> is unconnected in block <addmode0>.
WARNING:Xst:1291 - FF/Latch <pc_o_0> is unconnected in block <execute0>.
WARNING:Xst:1290 - Hierarchical block <I31> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I0> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I1> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I2> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I3> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I4> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I5> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I6> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I7> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I8> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I9> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I10> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I11> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I12> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I13> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I14> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <I15> is unconnected in block <Mmux__n0017>.
   It will be removed from the design.
WARNING:Xst:1291 - FF/Latch <siz_o_0> is unconnected in block <execute0>.

Optimizing unit <k68_appl> ...

Optimizing unit <k68_arb> ...

Optimizing unit <k68_ccc> ...

Optimizing unit <sasc_fifo4> ...

Optimizing unit <k68_decode> ...

Optimizing unit <k68_regbank> ...

Optimizing unit <k68_calc> ...

Optimizing unit <sasc_brg> ...

Optimizing unit <sasc_top> ...
WARNING:Xst:1293 - FF/Latch  <hold_reg_9> is constant in block <sasc_top>.

Optimizing unit <k68_execute> ...

Optimizing unit <k68_load> ...

Optimizing unit <k68_fetch> ...

Optimizing unit <k68_buni> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_decode0_alu_pc_o_0> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_decode0_skip_o_1> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_decode0_skip_o_0> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_execute0_pc_o_0> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_execute0_siz_o_0> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_cs_o> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_add_o_0> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_add_o_11> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_add_o_12> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_add_o_13> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_add_o_14> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_addmode0_m_add_o_15> is unconnected in block <k68_appl>.
WARNING:Xst:1291 - FF/Latch <soc0_cpu0_fetch0_p_add_o_0> is unconnected in block <k68_appl>.
Loading device for application Xst from file 'v200.nph' in environment D:/ISE.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block k68_appl, actual ratio is 99.
FlipFlop soc0_cpu0_clkgen0_rst_o has been replicated 8 time(s)
FlipFlop soc0_cpu0_clkgen0_cnt_1 has been replicated 3 time(s)
FlipFlop soc0_cpu0_decode0_siz_o_1 has been replicated 1 time(s)
FlipFlop soc0_cpu0_fetch0_cpu_cnt_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Output File Name               : k68_appl.ngr
Top Level Output File Name         : k68_appl
Output Format                      : NGC
Optimization Criterion             : Speed
Keep Hierarchy                     : NO
Macro Generator                    : macro+

Design Statistics
# IOs                              : 22

Macro Statistics :
# RAM                              : 6
#      16x32-bit dual-port distributed RAM: 2
#      4x8-bit dual-port distributed RAM: 4
# Registers                        : 231
#      1-bit register              : 181
#      10-bit register             : 2
#      16-bit register             : 2
#      2-bit register              : 22
#      32-bit register             : 13
#      4-bit register              : 1
#      6-bit register              : 5
#      8-bit register              : 5
# Multiplexers                     : 5
#      1-bit 16-to-1 multiplexer   : 1
#      1-bit 32-to-1 multiplexer   : 1
#      16-bit 4-to-1 multiplexer   : 2
#      32-bit 4-to-1 multiplexer   : 1
# Logic shifters                   : 2
#      32-bit shifter logical left : 1
#      32-bit shifter rotate left  : 1
# Adders/Subtractors               : 36
#      3-bit subtractor            : 1
#      30-bit adder                : 1
#      31-bit adder                : 3
#      32-bit adder                : 4
#      32-bit addsub               : 1
#      32-bit subtractor           : 5
#      4-bit adder                 : 8
#      4-bit subtractor            : 2
#      5-bit adder                 : 1
#      6-bit adder carry out       : 1
#      8-bit adder                 : 4
#      8-bit adder carry in/out    : 1
#      9-bit adder                 : 1
#      9-bit subtractor            : 3
# Comparators                      : 12
#      4-bit comparator greatequal : 6
#      6-bit comparator equal      : 2
#      8-bit comparator equal      : 4
# Xors                             : 1
#      1-bit xor3                  : 1

Cell Usage :
# BELS                             : 5098
#      GND                         : 1
#      LUT1                        : 261
#      LUT1_L                      : 88
#      LUT2                        : 329
#      LUT2_D                      : 6
#      LUT2_L                      : 57
#      LUT3                        : 815
#      LUT3_D                      : 89
#      LUT3_L                      : 89
#      LUT4                        : 1658
#      LUT4_D                      : 84
#      LUT4_L                      : 278
#      MUXCY                       : 551
#      MUXF5                       : 236
#      MUXF6                       : 5
#      VCC                         : 1
#      XORCY                       : 550
# FlipFlops/Latches                : 780
#      FD                          : 90
#      FDCE                        : 22
#      FDE                         : 34
#      FDPE                        : 2
#      FDR                         : 383
#      FDRE                        : 164
#      FDRSE                       : 14
#      FDS                         : 20
#      FDSE                        : 36
#      LD                          : 15
# RAMS                             : 104
#      RAM16X1D                    : 96
#      RAMB4_S8                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 8
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                    2145  out of   2352    91%  
 Number of Slice Flip Flops:           780  out of   4704    16%  
 Number of 4 input LUTs:              3850  out of   4704    81%  
 Number of bonded IOBs:                 21  out of    144    14%  
 Number of BRAMs:                        8  out of     14    57%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
soc0_cpu0_execute0__n0363219:O     | NONE(*)(soc0_cpu0_execute0_add_c_4_0)| 6     |
soc0_cpu0_execute0__n036443:O      | NONE(*)(soc0_cpu0_execute0_bcd_7_0)| 9     |
soc0_cpu0_clkgen0_cnt_1:Q          | NONE                   | 83    |
clk_i                              | BUFGP                  | 535   |
soc0_cpu0_clkgen0_cnt_1_3:Q        | NONE                   | 84    |
soc0_cpu0_clkgen0_cnt_1_2:Q        | NONE                   | 84    |
soc0_cpu0_clkgen0_cnt_1_1:Q        | NONE                   | 83    |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 48.711ns (Maximum Frequency: 20.529MHz)
   Minimum input arrival time before clock: 16.835ns
   Maximum output required time after clock: 17.005ns
   Maximum combinational path delay: 22.392ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'soc0_cpu0_clkgen0_cnt_1:Q'
Delay:               26.684ns (Levels of Logic = 3)
  Source:            soc0_cpu0_clkgen0_rst_o
  Destination:       soc0_cpu0_decode0_alu_pc_o_5
  Source Clock:      soc0_cpu0_clkgen0_cnt_1:Q rising
  Destination Clock: soc0_cpu0_clkgen0_cnt_1:Q rising

  Data Path: soc0_cpu0_clkgen0_rst_o to soc0_cpu0_decode0_alu_pc_o_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              96   1.292   7.000  soc0_cpu0_clkgen0_rst_o (soc0_cpu0_clkgen0_rst_o)
     LUT4:I0->O           41   0.653   4.250  soc0_cpu0_decode0_Ker567451 (soc0_cpu0_decode0_N56747)
     LUT3:I2->O           82   0.653   6.300  soc0_cpu0_decode0_Ker562821 (soc0_cpu0_d_brch_o)
     LUT4:I1->O           58   0.653   5.100  soc0_cpu0_decode0__n00001 (soc0_cpu0_decode0__n0000)
     FDR:R                     0.783          soc0_cpu0_decode0_alu_pc_o_5
    ----------------------------------------
    Total                     26.684ns (4.034ns logic, 22.650ns route)
                                       (15.1% logic, 84.9% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_i'
Delay:               48.711ns (Levels of Logic = 47)
  Source:            soc0_cpu0_addmode0_m_cnt_0
  Destination:       soc0_cpu0_addmode0_m_add_o_31
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: soc0_cpu0_addmode0_m_cnt_0 to soc0_cpu0_addmode0_m_add_o_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             76   1.292   6.000  soc0_cpu0_addmode0_m_cnt_0 (soc0_cpu0_addmode0_m_cnt_0)
     LUT2:I0->O           38   0.653   4.100  soc0_cpu0_addmode0_Ker924781 (soc0_cpu0_addmode0_N92480)
     LUT3_D:I1->LO         1   0.653   0.100  soc0_cpu0_addmode0_add<3>3 (N152300)
     LUT3:I1->O           22   0.653   3.300  soc0_cpu0_addmode0_add<3>19 (soc0_cpu0_addmode0_add<3>)
     LUT3_D:I2->O         35   0.653   3.950  soc0_cpu0_addmode0_calc0_Ker666261 (soc0_cpu0_addmode0_calc0_N66628)
     LUT4:I1->O            4   0.653   1.600  soc0_cpu0_addmode0_calc0_Ker667101 (soc0_cpu0_addmode0_calc0_N66712)
     LUT2:I1->O           32   0.653   3.800  soc0_cpu0_addmode0_calc0_rs_add_o<0>1 (soc0_cpu0_a_rs_add_o<0>)
     RAM16X1D:DPRA0->DPO    3   1.255   1.480  soc0_cpu0_regbank0_bank0_Mram_mem_inst_ramx_0 (soc0_cpu0_r_rs_dat_o<0>)
     LUT3_D:I2->LO         1   0.653   0.100  soc0_cpu0_addmode0_calc0_Ker656391 (N152135)
     LUT4:I3->O            1   0.653   1.150  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_lut2_271_SW0 (N148551)
     LUT4_L:I0->LO         1   0.653   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_lut2_271 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_lut2_27)
     MUXCY:S->O            1   0.784   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_59 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_59)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_60 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_60)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_61 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_61)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_62 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_62)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_63 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_63)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_64 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_64)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_65 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_65)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_66 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_66)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_67 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_67)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_68 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_68)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_69 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_69)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_70 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_70)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_71 (soc0_cpu0_addmode0_calc0_Madd__n0004_inst_cy_71)
     XORCY:CI->O           1   0.500   1.150  soc0_cpu0_addmode0_calc0_Madd__n0004_inst_sum_72 (soc0_cpu0_addmode0_calc0__n0004<15>)
     LUT3:I1->O            1   0.653   1.150  soc0_cpu0_addmode0_calc0__n0001<15> (soc0_cpu0_addmode0_calc0__n0001<15>)
     LUT3_L:I0->LO         1   0.653   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_lut3_221 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_lut3_22)
     MUXCY:S->O            1   0.784   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_40 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_40)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_41 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_41)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_42 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_42)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_43 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_43)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_44 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_44)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_45 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_45)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_46 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_46)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_47 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_47)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_48 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_48)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_49 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_49)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_50 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_50)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_51 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_51)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_52 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_52)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_53 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_53)
     MUXCY:CI->O           1   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_54 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_54)
     MUXCY:CI->O           0   0.050   0.000  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_55 (soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_cy_55)
     XORCY:CI->O           1   0.500   1.150  soc0_cpu0_addmode0_calc0_Maddsub__n0000_inst_sum_56 (soc0_cpu0_addmode0_calc0__n0000<31>)
     MUXF5:S->O            3   0.981   1.480  soc0_cpu0_addmode0_calc0_ea_o<31>191 (soc0_cpu0_addmode0__n0060<31>)
     LUT4:I0->O            1   0.653   1.150  soc0_cpu0_addmode0__n0014<31>1 (soc0_cpu0_addmode0__n0060<95>)
     LUT3:I1->O            1   0.653   0.000  soc0_cpu0_addmode0_Mmux__n0004_inst_mux_f5_43111_G (N151501)
     MUXF5:I1->O           1   0.363   0.000  soc0_cpu0_addmode0_Mmux__n0004_inst_mux_f5_43111 (soc0_cpu0_addmode0__n0004<31>)
     FDR:D                     0.753          soc0_cpu0_addmode0_m_add_o_31
    ----------------------------------------
    Total                     48.711ns (17.051ns logic, 31.660ns route)
                                       (35.0% logic, 65.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'soc0_cpu0_clkgen0_cnt_1_3:Q'
Delay:               41.461ns (Levels of Logic = 19)
  Source:            soc0_cpu0_execute0_add_c_o_0
  Destination:       soc0_cpu0_execute0_ccr_o_4
  Source Clock:      soc0_cpu0_clkgen0_cnt_1_3:Q rising
  Destination Clock: soc0_cpu0_clkgen0_cnt_1_3:Q rising

  Data Path: soc0_cpu0_execute0_add_c_o_0 to soc0_cpu0_execute0_ccr_o_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   1.292   2.050  soc0_cpu0_execute0_add_c_o_0 (soc0_cpu0_execute0_add_c_o_0)
     LUT4:I1->O            1   0.653   1.150  soc0_cpu0_execute0_Mcompar__n0035_inst_lut4_51 (soc0_cpu0_execute0_Mcompar__n0035_inst_lut4_5)
     MUXCY:CI->O           1   0.050   1.150  soc0_cpu0_execute0_Mcompar__n0035_inst_cy_307 (soc0_cpu0_execute0_Mcompar__n0035_inst_cy_307)
     LUT4:I1->O           62   0.653   5.300  soc0_cpu0_execute0__n01551 (soc0_cpu0_execute0__n0155)
     MUXF5:S->O            7   0.981   1.950  soc0_cpu0_execute0_dst<31>271 (CHOICE3811)
     LUT3:I1->O           14   0.653   2.600  soc0_cpu0_execute0_dst<31>43 (soc0_cpu0_execute0__n0375<1>)
     LUT3_L:I2->LO         1   0.653   0.000  soc0_cpu0_execute0_Mmux__n0000_inst_lut3_551 (soc0_cpu0_execute0_Mmux__n0000__net121)
     MUXF5:I1->O           1   0.363   0.000  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f5_10 (soc0_cpu0_execute0_Mmux__n0000__net122)
     MUXF6:I1->O           1   0.277   1.150  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f6_5 (soc0_cpu0_execute0_Mmux__n0000__net123)
     LUT3:I2->O            1   0.653   0.000  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f5_11111_G (N151606)
     MUXF5:I1->O          13   0.363   2.500  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f5_11111 (soc0_cpu0_execute0__n0000)
     LUT3_D:I2->O         20   0.653   3.200  soc0_cpu0_execute0_Ker834801 (soc0_cpu0_execute0_N83482)
     LUT3:I0->O            1   0.653   1.150  soc0_cpu0_execute0__n0767150 (CHOICE4892)
     LUT4_L:I0->LO         1   0.653   0.100  soc0_cpu0_execute0__n0767188_SW0 (N149733)
     LUT4:I3->O            1   0.653   1.150  soc0_cpu0_execute0__n0767188 (CHOICE4897)
     LUT4:I2->O            2   0.653   1.340  soc0_cpu0_execute0__n0767226 (soc0_cpu0_execute0_res<8>)
     LUT4:I0->O            1   0.653   1.150  soc0_cpu0_execute0__n014549 (CHOICE5920)
     LUT4:I0->O            1   0.653   1.150  soc0_cpu0_execute0__n014575 (CHOICE5929)
     LUT4_D:I0->O          1   0.653   1.150  soc0_cpu0_execute0__n0145182 (soc0_cpu0_execute0__n0145)
     LUT4_L:I1->LO         1   0.653   0.000  soc0_cpu0_execute0__n001525 (soc0_cpu0_execute0__n0015)
     FDR:D                     0.753          soc0_cpu0_execute0_ccr_o_4
    ----------------------------------------
    Total                     41.461ns (13.221ns logic, 28.240ns route)
                                       (31.9% logic, 68.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'soc0_cpu0_clkgen0_cnt_1_2:Q'
Delay:               29.019ns (Levels of Logic = 15)
  Source:            soc0_cpu0_execute0_res_o_0
  Destination:       soc0_cpu0_execute0_ssr_o_3
  Source Clock:      soc0_cpu0_clkgen0_cnt_1_2:Q rising
  Destination Clock: soc0_cpu0_clkgen0_cnt_1_2:Q rising

  Data Path: soc0_cpu0_execute0_res_o_0 to soc0_cpu0_execute0_ssr_o_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   1.292   2.200  soc0_cpu0_execute0_res_o_0 (soc0_cpu0_execute0_res_o_0)
     LUT3:I1->O            1   0.653   0.000  soc0_cpu0_execute0_src<24>49_F (N150912)
     MUXF5:I0->O           1   0.375   1.150  soc0_cpu0_execute0_src<24>49 (CHOICE3635)
     LUT4:I2->O           33   0.653   3.850  soc0_cpu0_execute0_src<24>89 (soc0_cpu0_execute0__n0390<0>)
     LUT3_L:I0->LO         1   0.653   0.000  soc0_cpu0_execute0_Mmux__n0000_inst_lut3_391 (soc0_cpu0_execute0_Mmux__n0000__net95)
     MUXF5:I0->O           1   0.375   0.000  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f5_3 (soc0_cpu0_execute0_Mmux__n0000__net97)
     MUXF6:I0->O           1   0.376   1.150  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f6_2 (soc0_cpu0_execute0_Mmux__n0000__net101)
     LUT3:I1->O            1   0.653   0.000  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f5_11111_F (N151604)
     MUXF5:I0->O          13   0.375   2.500  soc0_cpu0_execute0_Mmux__n0000_inst_mux_f5_11111 (soc0_cpu0_execute0__n0000)
     LUT3_D:I2->O         20   0.653   3.200  soc0_cpu0_execute0_Ker834801 (soc0_cpu0_execute0_N83482)
     LUT3:I0->O            1   0.653   1.150  soc0_cpu0_execute0__n052417 (CHOICE5604)
     LUT4_L:I2->LO         1   0.653   0.100  soc0_cpu0_execute0__n0524209 (CHOICE5648)
     LUT4:I2->O            1   0.653   1.150  soc0_cpu0_execute0__n0524238 (CHOICE5654)
     LUT4_L:I3->LO         1   0.653   0.100  soc0_cpu0_execute0__n0524260 (CHOICE5656)
     LUT4:I2->O            5   0.653   1.740  soc0_cpu0_execute0__n0524298 (soc0_cpu0_execute0__n0899<11>)
     LUT3_L:I1->LO         1   0.653   0.000  soc0_cpu0_execute0__n0022<3> (soc0_cpu0_execute0__n0022<3>)
     FDR:D                     0.753          soc0_cpu0_execute0_ssr_o_3
    ----------------------------------------
    Total                     29.019ns (10.729ns logic, 18.290ns route)
                                       (37.0% logic, 63.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'soc0_cpu0_clkgen0_cnt_1_1:Q'
Delay:               16.371ns (Levels of Logic = 6)
  Source:            soc0_cpu0_fetch0_pc_1
  Destination:       soc0_cpu0_fetch0_pc_21
  Source Clock:      soc0_cpu0_clkgen0_cnt_1_1:Q rising
  Destination Clock: soc0_cpu0_clkgen0_cnt_1_1:Q rising

  Data Path: soc0_cpu0_fetch0_pc_1 to soc0_cpu0_fetch0_pc_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   1.292   2.050  soc0_cpu0_fetch0_pc_1 (soc0_cpu0_fetch0_pc_1)
     LUT2:I1->O            1   0.653   0.000  soc0_cpu0_fetch0_Msub__n0031_inst_lut2_3411 (soc0_cpu0_fetch0_Msub__n0031_inst_lut2_341)
     MUXCY:S->O            1   0.784   0.000  soc0_cpu0_fetch0_Msub__n0031_inst_cy_380 (soc0_cpu0_fetch0_Msub__n0031_inst_cy_380)
     MUXCY:CI->O           0   0.050   0.000  soc0_cpu0_fetch0_Msub__n0031_inst_cy_381 (soc0_cpu0_fetch0_Msub__n0031_inst_cy_381)
     XORCY:CI->O           1   0.500   1.150  soc0_cpu0_fetch0_Msub__n0031_inst_sum_375 (soc0_cpu0_fetch0__n0031<2>)
     LUT4:I3->O           34   0.653   3.900  soc0_cpu0_fetch0__n00201 (soc0_cpu0_fetch0__n0020)
     LUT4:I3->O           32   0.653   3.800  soc0_cpu0_fetch0__n00421 (soc0_cpu0_fetch0__n0042)
     FDRE:CE                   0.886          soc0_cpu0_fetch0_pc_21
    ----------------------------------------
    Total                     16.371ns (5.471ns logic, 10.900ns route)
                                       (33.4% logic, 66.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'soc0_cpu0_clkgen0_cnt_1:Q'
Offset:              3.480ns (Levels of Logic = 2)
  Source:            rst_i
  Destination:       soc0_cpu0_clkgen0_rst_o_3
  Destination Clock: soc0_cpu0_clkgen0_cnt_1:Q rising

  Data Path: rst_i to soc0_cpu0_clkgen0_rst_o_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.924   1.150  rst_i_IBUF (rst_i_IBUF)
     LUT1:I0->O            9   0.653   0.000  soc0_cpu0_rst1 (soc0_cpu0_rst)
     FD:D                      0.753          soc0_cpu0_clkgen0_rst_o_3
    ----------------------------------------
    Total                      3.480ns (2.330ns logic, 1.150ns route)
                                       (67.0% logic, 33.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
Offset:              16.835ns (Levels of Logic = 2)
  Source:            clk_i
  Destination:       soc0_uart0_sasc_top0_rx_fifo_Mram_mem_inst_ramx_39
  Destination Clock: clk_i falling

  Data Path: clk_i to soc0_uart0_sasc_top0_rx_fifo_Mram_mem_inst_ramx_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          339   0.782   8.200  clk_i_BUFGP (clk_i_BUFGP)
     LUT1:I0->O          100   0.653   7.200  soc0_cpu0_clkgen0_clk_o1 (clk_o_OBUF)
     RAM16X1D:WCLK             0.000          soc0_uart0_sasc_top0_rx_fifo_Mram_mem_inst_ramx_39
    ----------------------------------------
    Total                     16.835ns (1.435ns logic, 15.400ns route)
                                       (8.5% logic, 91.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'soc0_cpu0_clkgen0_cnt_1_2:Q'
Offset:              5.283ns (Levels of Logic = 3)
  Source:            int_i<1>
  Destination:       soc0_cpu0_execute0_ssr_o_1
  Destination Clock: soc0_cpu0_clkgen0_cnt_1_2:Q rising

  Data Path: int_i<1> to soc0_cpu0_execute0_ssr_o_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.924   1.150  int_i_1_IBUF (int_i_1_IBUF)
     LUT4:I0->O            1   0.653   1.150  soc0_cpu0_execute0__n0022<1>6 (CHOICE3422)
     LUT4_L:I3->LO         1   0.653   0.000  soc0_cpu0_execute0__n0022<1>14 (soc0_cpu0_execute0__n0022<1>)
     FDR:D                     0.753          soc0_cpu0_execute0_ssr_o_1
    ----------------------------------------
    Total                      5.283ns (2.983ns logic, 2.300ns route)
                                       (56.5% logic, 43.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
Offset:              17.005ns (Levels of Logic = 3)
  Source:            soc0_cpu0_unify0_uni_cnt_0
  Destination:       dbg_o<2>
  Source Clock:      clk_i rising

  Data Path: soc0_cpu0_unify0_uni_cnt_0 to dbg_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   1.292   1.480  soc0_cpu0_unify0_uni_cnt_0 (soc0_cpu0_unify0_uni_cnt_0)
     LUT2_D:I0->O         61   0.653   5.250  soc0_cpu0_unify0__n00001 (soc0_cpu0_unify0__n0000)
     LUT3:I0->O            9   0.653   2.120  soc0_cpu0_unify0_Mmux_add_o_I27_Result1 (add_o<4>)
     OBUF:I->O                 5.557          dbg_o_2_OBUF (dbg_o<2>)
    ----------------------------------------
    Total                     17.005ns (8.155ns logic, 8.850ns route)
                                       (48.0% logic, 52.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'soc0_cpu0_clkgen0_cnt_1_1:Q'
Offset:              11.102ns (Levels of Logic = 2)
  Source:            soc0_cpu0_fetch0_p_add_o_3
  Destination:       dbg_o<1>
  Source Clock:      soc0_cpu0_clkgen0_cnt_1_1:Q rising

  Data Path: soc0_cpu0_fetch0_p_add_o_3 to dbg_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   1.292   1.480  soc0_cpu0_fetch0_p_add_o_3 (soc0_cpu0_fetch0_p_add_o_3)
     LUT3:I2->O            9   0.653   2.120  soc0_cpu0_unify0_Mmux_add_o_I28_Result1 (add_o<3>)
     OBUF:I->O                 5.557          dbg_o_1_OBUF (dbg_o<1>)
    ----------------------------------------
    Total                     11.102ns (7.502ns logic, 3.600ns route)
                                       (67.6% logic, 32.4% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               22.392ns (Levels of Logic = 3)
  Source:            clk_i
  Destination:       clk_o

  Data Path: clk_i to clk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          339   0.782   8.200  clk_i_BUFGP (clk_i_BUFGP)
     LUT1:I0->O          100   0.653   7.200  soc0_cpu0_clkgen0_clk_o1 (clk_o_OBUF)
     OBUF:I->O                 5.557          clk_o_OBUF (clk_o)
    ----------------------------------------
    Total                     22.392ns (6.992ns logic, 15.400ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
CPU : 485.67 / 490.03 s | Elapsed : 486.00 / 490.00 s
 
--> 

Total memory usage is 214224 kilobytes


