# ----------------------------------------------------------------------------
# This overlay applies to all testbenches.
# ----------------------------------------------------------------------------
# The CFG_* variables generated by this cannot be referenced in the SoC HDL, 
# only in testbench HDL, because SoC builds will not see this overlay file.
# ----------------------------------------------------------------------------

[tb.cache]
dcache.simulate_latency = 0
icache.simulate_latency = 0
