{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1403.pdf"}, "page_content": "BRIEF DESCRIPTION OF THE DRAWINGS\n\n[0059] Embodiments of the invention will now be described, by way of example, with reference to the accom- panying drawings, in which:\n\n[0060] FIG. 1A is a schematic circuit diagram illustrating an example dual-core (two-element) oscillator model;\n\n[0061] FIG. 1B is a schematic circuit diagram illustrating example even and odd mode equivalent circuits based on T-network equivalent circuit of a two-port network;\n\n[0062] FIG. 2 is a schematic diagram illustrating a scal- able coupled oscillator array topology for a radiator terahertz electromagnetic radiation in some embodiments invention;\n\nthe\n\nfor of\n\nUS 2024/0266746 Al\n\n[0063] FIG. 3A is a schematic diagram illustrating a 12x12 coupled oscillator array (as a radiator for terahertz electro- magnetic radiation) in one embodiment of the invention;\n\n[0064] FIG. 3B is an enlarged view of part of the 12x12 coupled oscillator array in FIG. 3A;\n\n[0065] FIG. 4A is a schematic diagram illustrating the 1x2 unit cell (as a radiator unit) in the 12x12 coupled oscillator array in FIG. 3A;\n\n[0066] FIG. 4B is a schematic diagram illustrating the cell in the 12x12 coupled oscillator array in FIG. annotated dimensions;\n\nunit with\n\n[0067] FIG. 5 is a schematic circuit diagram illustrating an equivalent AC lumped circuit at f, of a one-quarter circuit in the 1x2 unit cell in FIG. 4B;\n\na\n\n[0068] FIG. 6 is a schematic circuit diagram illustrating an example simulation setup for studying nonlinear behavior of transistor (simulation frequency set to 1 GHz);\n\n[0069] FIG. 7Ais a graph showing simulated drain current waveform (under given DC bias and fundamental driving voltages) and corresponding gate and drain voltage wave- obtained from the transistor;\n\nforms", "type": "Document"}}