// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module probe_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng2timer_clearPro_1_dout,
        rxEng2timer_clearPro_1_empty_n,
        rxEng2timer_clearPro_1_read,
        txEng2timer_setProbe_1_dout,
        txEng2timer_setProbe_1_empty_n,
        txEng2timer_setProbe_1_read,
        probeTimer2eventEng_1_din,
        probeTimer2eventEng_1_full_n,
        probeTimer2eventEng_1_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] rxEng2timer_clearPro_1_dout;
input   rxEng2timer_clearPro_1_empty_n;
output   rxEng2timer_clearPro_1_read;
input  [15:0] txEng2timer_setProbe_1_dout;
input   txEng2timer_setProbe_1_empty_n;
output   txEng2timer_setProbe_1_read;
output  [53:0] probeTimer2eventEng_1_din;
input   probeTimer2eventEng_1_full_n;
output   probeTimer2eventEng_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearPro_1_read;
reg txEng2timer_setProbe_1_read;
reg probeTimer2eventEng_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] pt_WaitForWrite_load_load_fu_174_p1;
wire   [0:0] tmp_nbreadreq_fu_80_p3;
wire   [0:0] tmp_202_nbreadreq_fu_88_p3;
reg    ap_predicate_op19_read_state1;
reg    ap_predicate_op23_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] pt_WaitForWrite_load_reg_320;
reg   [0:0] pt_WaitForWrite_load_reg_320_pp0_iter2_reg;
reg   [0:0] tmp_reg_329;
reg   [0:0] tmp_reg_329_pp0_iter2_reg;
reg   [0:0] tmp_203_reg_352;
wire   [0:0] tmp_204_nbwritereq_fu_108_p3;
wire   [0:0] or_ln101_fu_285_p2;
reg    ap_predicate_op58_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] pt_WaitForWrite;
reg   [15:0] pt_updSessionID_V;
reg   [15:0] pt_prevSessionID_V;
reg   [9:0] probeTimerTable_address0;
reg    probeTimerTable_ce0;
reg    probeTimerTable_we0;
wire   [32:0] probeTimerTable_q0;
wire   [9:0] probeTimerTable_address1;
reg    probeTimerTable_ce1;
reg    probeTimerTable_we1;
reg   [32:0] probeTimerTable_d1;
reg   [15:0] pt_currSessionID_V;
reg    txEng2timer_setProbe_1_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng2timer_clearPro_1_blk_n;
reg    probeTimer2eventEng_1_blk_n;
reg   [15:0] tmp_sessionID_V_reg_150;
reg   [15:0] tmp_sessionID_V_reg_150_pp0_iter1_reg;
reg   [15:0] tmp_sessionID_V_reg_150_pp0_iter2_reg;
reg   [0:0] pt_WaitForWrite_load_reg_320_pp0_iter1_reg;
reg   [15:0] pt_updSessionID_V_lo_reg_324;
reg   [0:0] tmp_reg_329_pp0_iter1_reg;
wire   [0:0] icmp_ln883_fu_235_p2;
reg   [0:0] icmp_ln883_reg_336;
reg   [9:0] probeTimerTable_addr_1_reg_340;
reg   [9:0] probeTimerTable_addr_1_reg_340_pp0_iter2_reg;
reg   [32:0] probeTimerTable_load_reg_346;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_phi_mux_tmp_sessionID_V_phi_fu_153_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_150;
wire   [0:0] ap_phi_reg_pp0_iter0_fastResume_0_i_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter1_fastResume_0_i_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter2_fastResume_0_i_reg_161;
reg   [0:0] ap_phi_reg_pp0_iter3_fastResume_0_i_reg_161;
wire   [63:0] zext_ln544_18_fu_259_p1;
wire   [63:0] zext_ln544_fu_264_p1;
wire   [15:0] add_ln701_fu_247_p2;
wire   [15:0] select_ln92_fu_203_p3;
reg    ap_block_pp0_stage0_01001;
wire   [32:0] probeTimerTable_time_1_fu_297_p5;
wire   [15:0] add_ln700_fu_191_p2;
wire   [0:0] icmp_ln879_fu_197_p2;
wire   [31:0] trunc_ln879_fu_276_p1;
wire   [0:0] icmp_ln879_14_fu_279_p2;
wire   [31:0] add_ln701_1_fu_291_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op36_store_state2;
reg    ap_enable_operation_36;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op33_load_state2;
reg    ap_enable_operation_33;
reg    ap_predicate_op37_load_state3;
reg    ap_enable_operation_37;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op54_store_state4;
reg    ap_enable_operation_54;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op56_store_state4;
reg    ap_enable_operation_56;
wire    ap_enable_pp0;
reg    ap_condition_226;
reg    ap_condition_188;
reg    ap_condition_53;
reg    ap_condition_108;
reg    ap_condition_204;
reg    ap_condition_379;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 pt_WaitForWrite = 1'd0;
#0 pt_updSessionID_V = 16'd0;
#0 pt_prevSessionID_V = 16'd0;
#0 pt_currSessionID_V = 16'd0;
end

probe_timer_probeTimerTable #(
    .DataWidth( 33 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
probeTimerTable_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(probeTimerTable_address0),
    .ce0(probeTimerTable_ce0),
    .we0(probeTimerTable_we0),
    .d0(33'd4294975109),
    .q0(probeTimerTable_q0),
    .address1(probeTimerTable_address1),
    .ce1(probeTimerTable_ce1),
    .we1(probeTimerTable_we1),
    .d1(probeTimerTable_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_108)) begin
        if ((1'b1 == ap_condition_53)) begin
            ap_phi_reg_pp0_iter1_fastResume_0_i_reg_161 <= 1'd1;
        end else if ((1'b1 == ap_condition_188)) begin
            ap_phi_reg_pp0_iter1_fastResume_0_i_reg_161 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_fastResume_0_i_reg_161 <= ap_phi_reg_pp0_iter0_fastResume_0_i_reg_161;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_108)) begin
        if (((icmp_ln883_fu_235_p2 == 1'd0) & (pt_WaitForWrite_load_load_fu_174_p1 == 1'd1))) begin
            pt_WaitForWrite <= 1'd0;
        end else if (((tmp_nbreadreq_fu_80_p3 == 1'd1) & (pt_WaitForWrite == 1'd0))) begin
            pt_WaitForWrite <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_108)) begin
        if ((pt_WaitForWrite_load_load_fu_174_p1 == 1'd1)) begin
            pt_prevSessionID_V <= add_ln701_fu_247_p2;
        end else if (((tmp_nbreadreq_fu_80_p3 == 1'd0) & (pt_WaitForWrite == 1'd0))) begin
            pt_prevSessionID_V <= ap_phi_mux_tmp_sessionID_V_phi_fu_153_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_108)) begin
        if ((1'b1 == ap_condition_53)) begin
            tmp_sessionID_V_reg_150 <= rxEng2timer_clearPro_1_dout;
        end else if ((1'b1 == ap_condition_188)) begin
            tmp_sessionID_V_reg_150 <= pt_currSessionID_V;
        end else if ((1'b1 == 1'b1)) begin
            tmp_sessionID_V_reg_150 <= ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_fastResume_0_i_reg_161 <= ap_phi_reg_pp0_iter1_fastResume_0_i_reg_161;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_fastResume_0_i_reg_161 <= ap_phi_reg_pp0_iter2_fastResume_0_i_reg_161;
    end
end

always @ (posedge ap_clk) begin
    if (((pt_WaitForWrite_load_load_fu_174_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln883_reg_336 <= icmp_ln883_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_329 == 1'd0) & (pt_WaitForWrite_load_reg_320 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_addr_1_reg_340 <= zext_ln544_18_fu_259_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        probeTimerTable_addr_1_reg_340_pp0_iter2_reg <= probeTimerTable_addr_1_reg_340;
        pt_WaitForWrite_load_reg_320_pp0_iter2_reg <= pt_WaitForWrite_load_reg_320_pp0_iter1_reg;
        tmp_reg_329_pp0_iter2_reg <= tmp_reg_329_pp0_iter1_reg;
        tmp_sessionID_V_reg_150_pp0_iter2_reg <= tmp_sessionID_V_reg_150_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_329_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_load_reg_346 <= probeTimerTable_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_WaitForWrite_load_reg_320 <= pt_WaitForWrite;
        pt_WaitForWrite_load_reg_320_pp0_iter1_reg <= pt_WaitForWrite_load_reg_320;
        pt_updSessionID_V_lo_reg_324 <= pt_updSessionID_V;
        tmp_reg_329_pp0_iter1_reg <= tmp_reg_329;
        tmp_sessionID_V_reg_150_pp0_iter1_reg <= tmp_sessionID_V_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_202_nbreadreq_fu_88_p3 == 1'd0) & (tmp_nbreadreq_fu_80_p3 == 1'd0) & (pt_WaitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_currSessionID_V <= select_ln92_fu_203_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_80_p3 == 1'd1) & (pt_WaitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_updSessionID_V <= txEng2timer_setProbe_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_329_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_203_reg_352 <= probeTimerTable_q0[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((pt_WaitForWrite == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_329 <= tmp_nbreadreq_fu_80_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_226)) begin
        if ((tmp_202_nbreadreq_fu_88_p3 == 1'd1)) begin
            ap_phi_mux_tmp_sessionID_V_phi_fu_153_p4 = rxEng2timer_clearPro_1_dout;
        end else if ((tmp_202_nbreadreq_fu_88_p3 == 1'd0)) begin
            ap_phi_mux_tmp_sessionID_V_phi_fu_153_p4 = pt_currSessionID_V;
        end else begin
            ap_phi_mux_tmp_sessionID_V_phi_fu_153_p4 = ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_150;
        end
    end else begin
        ap_phi_mux_tmp_sessionID_V_phi_fu_153_p4 = ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_150;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        probeTimer2eventEng_1_blk_n = probeTimer2eventEng_1_full_n;
    end else begin
        probeTimer2eventEng_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimer2eventEng_1_write = 1'b1;
    end else begin
        probeTimer2eventEng_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_204)) begin
        if (((pt_WaitForWrite_load_reg_320 == 1'd1) & (icmp_ln883_reg_336 == 1'd0))) begin
            probeTimerTable_address0 = zext_ln544_fu_264_p1;
        end else if (((tmp_reg_329 == 1'd0) & (pt_WaitForWrite_load_reg_320 == 1'd0))) begin
            probeTimerTable_address0 = zext_ln544_18_fu_259_p1;
        end else begin
            probeTimerTable_address0 = 'bx;
        end
    end else begin
        probeTimerTable_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((pt_WaitForWrite_load_reg_320 == 1'd1) & (icmp_ln883_reg_336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_329 == 1'd0) & (pt_WaitForWrite_load_reg_320 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_ce0 = 1'b1;
    end else begin
        probeTimerTable_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln101_fu_285_p2 == 1'd1) & (tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (or_ln101_fu_285_p2 == 1'd0) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_ce1 = 1'b1;
    end else begin
        probeTimerTable_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_379)) begin
        if ((or_ln101_fu_285_p2 == 1'd1)) begin
            probeTimerTable_d1 = 33'd0;
        end else if ((or_ln101_fu_285_p2 == 1'd0)) begin
            probeTimerTable_d1 = probeTimerTable_time_1_fu_297_p5;
        end else begin
            probeTimerTable_d1 = 'bx;
        end
    end else begin
        probeTimerTable_d1 = 'bx;
    end
end

always @ (*) begin
    if (((pt_WaitForWrite_load_reg_320 == 1'd1) & (icmp_ln883_reg_336 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        probeTimerTable_we0 = 1'b1;
    end else begin
        probeTimerTable_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln101_fu_285_p2 == 1'd1) & (tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (or_ln101_fu_285_p2 == 1'd0) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        probeTimerTable_we1 = 1'b1;
    end else begin
        probeTimerTable_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op19_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2timer_clearPro_1_blk_n = rxEng2timer_clearPro_1_empty_n;
    end else begin
        rxEng2timer_clearPro_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op19_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2timer_clearPro_1_read = 1'b1;
    end else begin
        rxEng2timer_clearPro_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng2timer_setProbe_1_blk_n = txEng2timer_setProbe_1_empty_n;
    end else begin
        txEng2timer_setProbe_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op23_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2timer_setProbe_1_read = 1'b1;
    end else begin
        txEng2timer_setProbe_1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_fu_191_p2 = (pt_currSessionID_V + 16'd1);

assign add_ln701_1_fu_291_p2 = ($signed(trunc_ln879_fu_276_p1) + $signed(32'd4294967295));

assign add_ln701_fu_247_p2 = ($signed(pt_prevSessionID_V) + $signed(16'd65535));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((probeTimer2eventEng_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng2timer_setProbe_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng2timer_clearPro_1_empty_n == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((probeTimer2eventEng_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng2timer_setProbe_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng2timer_clearPro_1_empty_n == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((probeTimer2eventEng_1_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op58_write_state4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng2timer_setProbe_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng2timer_clearPro_1_empty_n == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((txEng2timer_setProbe_1_empty_n == 1'b0) & (ap_predicate_op23_read_state1 == 1'b1)) | ((rxEng2timer_clearPro_1_empty_n == 1'b0) & (ap_predicate_op19_read_state1 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((probeTimer2eventEng_1_full_n == 1'b0) & (ap_predicate_op58_write_state4 == 1'b1));
end

always @ (*) begin
    ap_condition_108 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_188 = ((tmp_202_nbreadreq_fu_88_p3 == 1'd0) & (tmp_nbreadreq_fu_80_p3 == 1'd0) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_condition_204 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_226 = ((tmp_nbreadreq_fu_80_p3 == 1'd0) & (pt_WaitForWrite == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_379 = ((tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_53 = ((tmp_202_nbreadreq_fu_88_p3 == 1'd1) & (tmp_nbreadreq_fu_80_p3 == 1'd0) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_enable_operation_33 = (ap_predicate_op33_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_36 = (ap_predicate_op36_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_37 = (ap_predicate_op37_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_54 = (ap_predicate_op54_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_56 = (ap_predicate_op56_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_fastResume_0_i_reg_161 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_150 = 'bx;

always @ (*) begin
    ap_predicate_op19_read_state1 = ((tmp_202_nbreadreq_fu_88_p3 == 1'd1) & (tmp_nbreadreq_fu_80_p3 == 1'd0) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_predicate_op23_read_state1 = ((tmp_nbreadreq_fu_80_p3 == 1'd1) & (pt_WaitForWrite == 1'd0));
end

always @ (*) begin
    ap_predicate_op33_load_state2 = ((tmp_reg_329 == 1'd0) & (pt_WaitForWrite_load_reg_320 == 1'd0));
end

always @ (*) begin
    ap_predicate_op36_store_state2 = ((pt_WaitForWrite_load_reg_320 == 1'd1) & (icmp_ln883_reg_336 == 1'd0));
end

always @ (*) begin
    ap_predicate_op37_load_state3 = ((tmp_reg_329_pp0_iter1_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op54_store_state4 = ((tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (or_ln101_fu_285_p2 == 1'd0) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op56_store_state4 = ((or_ln101_fu_285_p2 == 1'd1) & (tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op58_write_state4 = ((or_ln101_fu_285_p2 == 1'd1) & (tmp_204_nbwritereq_fu_108_p3 == 1'd1) & (tmp_203_reg_352 == 1'd1) & (tmp_reg_329_pp0_iter2_reg == 1'd0) & (pt_WaitForWrite_load_reg_320_pp0_iter2_reg == 1'd0));
end

assign icmp_ln879_14_fu_279_p2 = ((trunc_ln879_fu_276_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_197_p2 = ((add_ln700_fu_191_p2 == 16'd1000) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_235_p2 = ((pt_updSessionID_V == pt_prevSessionID_V) ? 1'b1 : 1'b0);

assign or_ln101_fu_285_p2 = (icmp_ln879_14_fu_279_p2 | ap_phi_reg_pp0_iter3_fastResume_0_i_reg_161);

assign probeTimer2eventEng_1_din = {{{{35'd0}, {tmp_sessionID_V_reg_150_pp0_iter2_reg}}}, {3'd1}};

assign probeTimerTable_address1 = probeTimerTable_addr_1_reg_340_pp0_iter2_reg;

assign probeTimerTable_time_1_fu_297_p5 = {{probeTimerTable_load_reg_346[32:32]}, {add_ln701_1_fu_291_p2}};

assign pt_WaitForWrite_load_load_fu_174_p1 = pt_WaitForWrite;

assign select_ln92_fu_203_p3 = ((icmp_ln879_fu_197_p2[0:0] === 1'b1) ? 16'd0 : add_ln700_fu_191_p2);

assign tmp_202_nbreadreq_fu_88_p3 = rxEng2timer_clearPro_1_empty_n;

assign tmp_204_nbwritereq_fu_108_p3 = probeTimer2eventEng_1_full_n;

assign tmp_nbreadreq_fu_80_p3 = txEng2timer_setProbe_1_empty_n;

assign trunc_ln879_fu_276_p1 = probeTimerTable_load_reg_346[31:0];

assign zext_ln544_18_fu_259_p1 = tmp_sessionID_V_reg_150;

assign zext_ln544_fu_264_p1 = pt_updSessionID_V_lo_reg_324;

endmodule //probe_timer
