// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module KeccakF1600_StatePer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_address0,
        state_ce0,
        state_we0,
        state_d0,
        state_q0,
        state_address1,
        state_ce1,
        state_we1,
        state_d1,
        state_q1
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_pp0_stage0 = 28'd16384;
parameter    ap_ST_fsm_state17 = 28'd32768;
parameter    ap_ST_fsm_state18 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_state21 = 28'd524288;
parameter    ap_ST_fsm_state22 = 28'd1048576;
parameter    ap_ST_fsm_state23 = 28'd2097152;
parameter    ap_ST_fsm_state24 = 28'd4194304;
parameter    ap_ST_fsm_state25 = 28'd8388608;
parameter    ap_ST_fsm_state26 = 28'd16777216;
parameter    ap_ST_fsm_state27 = 28'd33554432;
parameter    ap_ST_fsm_state28 = 28'd67108864;
parameter    ap_ST_fsm_state29 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] state_address0;
output   state_ce0;
output   state_we0;
output  [63:0] state_d0;
input  [63:0] state_q0;
output  [4:0] state_address1;
output   state_ce1;
output   state_we1;
output  [63:0] state_d1;
input  [63:0] state_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] state_address0;
reg state_ce0;
reg state_we0;
reg[63:0] state_d0;
reg[4:0] state_address1;
reg state_ce1;
reg state_we1;
reg[63:0] state_d1;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] KeccakF_RoundConstan_address0;
reg    KeccakF_RoundConstan_ce0;
wire   [63:0] KeccakF_RoundConstan_q0;
wire   [4:0] KeccakF_RoundConstan_address1;
reg    KeccakF_RoundConstan_ce1;
wire   [63:0] KeccakF_RoundConstan_q1;
reg   [63:0] Aso1_reg_485;
reg   [63:0] Asi1_reg_496;
reg   [63:0] Ase1_reg_507;
reg   [63:0] Asa1_reg_518;
reg   [63:0] Amu1_reg_529;
reg   [63:0] Amo1_reg_540;
reg   [63:0] Ami1_reg_551;
reg   [63:0] Ame1_reg_562;
reg   [63:0] Ama1_reg_573;
reg   [63:0] Aku1_reg_584;
reg   [63:0] Ako1_reg_595;
reg   [63:0] Aki1_reg_606;
reg   [63:0] Ake1_reg_617;
reg   [63:0] Aka1_reg_628;
reg   [63:0] Agu1_reg_639;
reg   [63:0] Ago1_reg_650;
reg   [63:0] Agi1_reg_661;
reg   [63:0] Age1_reg_672;
reg   [63:0] Aga1_reg_683;
reg   [63:0] Abu1_reg_694;
reg   [63:0] Abo1_reg_705;
reg   [63:0] Abi1_reg_716;
reg   [63:0] Abe1_reg_727;
reg   [63:0] Aba1_reg_738;
reg   [4:0] round_reg_749;
reg   [63:0] Asu1_reg_760;
reg   [63:0] Aba_reg_3569;
wire    ap_CS_fsm_state2;
wire   [4:0] state_addr_1_reg_3574;
wire   [4:0] state_addr_2_reg_3579;
reg   [63:0] Abe_reg_3584;
wire    ap_CS_fsm_state3;
reg   [63:0] Abi_reg_3589;
reg   [63:0] Abo_reg_3606;
wire    ap_CS_fsm_state4;
reg   [63:0] Abu_reg_3611;
reg   [63:0] Aga_reg_3628;
wire    ap_CS_fsm_state5;
reg   [63:0] Age_reg_3633;
reg   [63:0] Agi_reg_3650;
wire    ap_CS_fsm_state6;
reg   [63:0] Ago_reg_3655;
reg   [63:0] Agu_reg_3672;
wire    ap_CS_fsm_state7;
reg   [63:0] Aka_reg_3677;
reg   [63:0] Ake_reg_3694;
wire    ap_CS_fsm_state8;
reg   [63:0] Aki_reg_3699;
reg   [63:0] Ako_reg_3716;
wire    ap_CS_fsm_state9;
reg   [63:0] Aku_reg_3721;
reg   [63:0] Ama_reg_3738;
wire    ap_CS_fsm_state10;
reg   [63:0] Ame_reg_3743;
reg   [63:0] Ami_reg_3760;
wire    ap_CS_fsm_state11;
reg   [63:0] Amo_reg_3765;
reg   [63:0] Amu_reg_3782;
wire    ap_CS_fsm_state12;
reg   [63:0] Asa_reg_3787;
reg   [63:0] Ase_reg_3804;
wire    ap_CS_fsm_state13;
reg   [63:0] Asi_reg_3809;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_fu_771_p2;
reg   [0:0] tmp_reg_3836;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state15_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] round_1_fu_793_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] Aba_2_fu_2567_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [63:0] Abe_2_fu_2585_p2;
wire   [63:0] Abi_2_fu_2603_p2;
wire   [63:0] Abo_2_fu_2621_p2;
wire   [63:0] Abu_2_fu_2639_p2;
wire   [63:0] Aga_2_fu_2797_p2;
wire   [63:0] Age_2_fu_2815_p2;
wire   [63:0] Agi_2_fu_2833_p2;
wire   [63:0] Ago_2_fu_2851_p2;
wire   [63:0] Agu_2_fu_2869_p2;
wire   [63:0] Aka_2_fu_3025_p2;
wire   [63:0] Ake_2_fu_3043_p2;
wire   [63:0] Aki_2_fu_3061_p2;
wire   [63:0] Ako_2_fu_3079_p2;
wire   [63:0] Aku_2_fu_3097_p2;
wire   [63:0] Ama_2_fu_3255_p2;
wire   [63:0] Ame_2_fu_3273_p2;
wire   [63:0] Ami_2_fu_3291_p2;
wire   [63:0] Amo_2_fu_3309_p2;
wire   [63:0] Amu_2_fu_3327_p2;
wire   [63:0] Asa_2_fu_3485_p2;
wire   [63:0] Ase_2_fu_3503_p2;
wire   [63:0] Asi_2_fu_3521_p2;
wire   [63:0] Aso_2_fu_3539_p2;
wire   [63:0] Asu_2_fu_3557_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state15;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_28_fu_777_p1;
wire   [63:0] tmp_144_fu_788_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire   [4:0] tmp_142_fu_782_p2;
wire   [63:0] tmp5_fu_805_p2;
wire   [63:0] tmp4_fu_811_p2;
wire   [63:0] tmp3_fu_799_p2;
wire   [63:0] tmp1_fu_829_p2;
wire   [63:0] tmp9_fu_835_p2;
wire   [63:0] tmp8_fu_823_p2;
wire   [63:0] tmp6_fu_853_p2;
wire   [63:0] tmp7_fu_859_p2;
wire   [63:0] tmp2_fu_847_p2;
wire   [63:0] tmp11_fu_877_p2;
wire   [63:0] tmp12_fu_883_p2;
wire   [63:0] tmp10_fu_871_p2;
wire   [63:0] tmp14_fu_901_p2;
wire   [63:0] tmp15_fu_907_p2;
wire   [63:0] tmp13_fu_895_p2;
wire   [63:0] BCe_fu_841_p2;
wire   [62:0] tmp_16_fu_919_p1;
wire   [0:0] tmp_17_fu_923_p3;
wire   [63:0] BCu_fu_913_p2;
wire   [63:0] tmp_s_fu_931_p3;
wire   [63:0] BCi_fu_865_p2;
wire   [62:0] tmp_19_fu_945_p1;
wire   [0:0] tmp_20_fu_949_p3;
wire   [63:0] BCa_fu_817_p2;
wire   [63:0] tmp_11_fu_957_p3;
wire   [63:0] BCo_fu_889_p2;
wire   [62:0] tmp_22_fu_971_p1;
wire   [0:0] tmp_25_fu_975_p3;
wire   [63:0] tmp_12_fu_983_p3;
wire   [62:0] tmp_27_fu_997_p1;
wire   [0:0] tmp_29_fu_1001_p3;
wire   [63:0] tmp_13_fu_1009_p3;
wire   [62:0] tmp_31_fu_1023_p1;
wire   [0:0] tmp_44_fu_1027_p3;
wire   [63:0] tmp_14_fu_1035_p3;
wire   [63:0] Da_fu_939_p2;
wire   [63:0] De_fu_965_p2;
wire   [63:0] Age_1_fu_1055_p2;
wire   [19:0] tmp_46_fu_1061_p1;
wire   [43:0] tmp_15_fu_1065_p4;
wire   [63:0] Di_fu_991_p2;
wire   [63:0] Aki_1_fu_1083_p2;
wire   [20:0] tmp_48_fu_1089_p1;
wire   [42:0] tmp_18_fu_1093_p4;
wire   [63:0] Do_fu_1017_p2;
wire   [63:0] Amo_1_fu_1111_p2;
wire   [42:0] tmp_50_fu_1117_p1;
wire   [20:0] tmp_21_fu_1121_p4;
wire   [63:0] Du_fu_1043_p2;
wire   [63:0] Asu_1_fu_1139_p2;
wire   [49:0] tmp_52_fu_1145_p1;
wire   [13:0] tmp_23_fu_1149_p4;
wire   [63:0] BCe_1_fu_1075_p3;
wire   [63:0] BCi_1_fu_1103_p3;
wire   [63:0] tmp_24_fu_1167_p2;
wire   [63:0] tmp_26_fu_1173_p2;
wire   [63:0] Aba_3_fu_1049_p2;
wire   [63:0] tmp16_fu_1179_p2;
wire   [63:0] BCo_1_fu_1131_p3;
wire   [63:0] tmp_30_fu_1191_p2;
wire   [63:0] tmp_32_fu_1197_p2;
wire   [63:0] BCu_1_fu_1159_p3;
wire   [63:0] tmp_33_fu_1209_p2;
wire   [63:0] tmp_34_fu_1215_p2;
wire   [63:0] tmp_35_fu_1227_p2;
wire   [63:0] tmp_36_fu_1233_p2;
wire   [63:0] tmp_37_fu_1245_p2;
wire   [63:0] tmp_38_fu_1251_p2;
wire   [63:0] Abo_1_fu_1263_p2;
wire   [35:0] tmp_62_fu_1269_p1;
wire   [27:0] tmp_39_fu_1273_p4;
wire   [63:0] Agu_1_fu_1291_p2;
wire   [43:0] tmp_64_fu_1297_p1;
wire   [19:0] tmp_40_fu_1301_p4;
wire   [63:0] Aka_1_fu_1319_p2;
wire   [60:0] tmp_66_fu_1325_p1;
wire   [2:0] tmp_41_fu_1329_p4;
wire   [63:0] Ame_1_fu_1347_p2;
wire   [18:0] tmp_68_fu_1353_p1;
wire   [44:0] tmp_42_fu_1357_p4;
wire   [63:0] Asi_1_fu_1375_p2;
wire   [2:0] tmp_70_fu_1381_p1;
wire   [60:0] tmp_43_fu_1385_p4;
wire   [63:0] BCe_2_fu_1311_p3;
wire   [63:0] BCi_2_fu_1339_p3;
wire   [63:0] tmp_45_fu_1403_p2;
wire   [63:0] BCa_2_fu_1283_p3;
wire   [63:0] tmp_47_fu_1409_p2;
wire   [63:0] BCo_2_fu_1367_p3;
wire   [63:0] tmp_49_fu_1421_p2;
wire   [63:0] tmp_51_fu_1427_p2;
wire   [63:0] BCu_2_fu_1395_p3;
wire   [63:0] tmp_53_fu_1439_p2;
wire   [63:0] tmp_54_fu_1445_p2;
wire   [63:0] tmp_55_fu_1457_p2;
wire   [63:0] tmp_56_fu_1463_p2;
wire   [63:0] tmp_57_fu_1475_p2;
wire   [63:0] tmp_58_fu_1481_p2;
wire   [63:0] Abe_1_fu_1493_p2;
wire   [62:0] tmp_72_fu_1499_p1;
wire   [0:0] tmp_84_fu_1503_p3;
wire   [63:0] Agi_1_fu_1519_p2;
wire   [57:0] tmp_86_fu_1525_p1;
wire   [5:0] tmp_59_fu_1529_p4;
wire   [63:0] Ako_1_fu_1547_p2;
wire   [38:0] tmp_88_fu_1553_p1;
wire   [24:0] tmp_60_fu_1557_p4;
wire   [63:0] Amu_1_fu_1575_p2;
wire   [55:0] tmp_90_fu_1581_p1;
wire   [7:0] tmp_61_fu_1585_p4;
wire   [63:0] Asa_1_fu_1603_p2;
wire   [45:0] tmp_92_fu_1609_p1;
wire   [17:0] tmp_63_fu_1613_p4;
wire   [63:0] BCe_3_fu_1539_p3;
wire   [63:0] BCi_3_fu_1567_p3;
wire   [63:0] tmp_65_fu_1631_p2;
wire   [63:0] tmp_67_fu_1637_p2;
wire   [63:0] BCa_3_fu_1511_p3;
wire   [63:0] BCo_3_fu_1595_p3;
wire   [63:0] tmp_69_fu_1649_p2;
wire   [63:0] tmp_71_fu_1655_p2;
wire   [63:0] BCu_3_fu_1623_p3;
wire   [63:0] tmp_73_fu_1667_p2;
wire   [63:0] tmp_74_fu_1673_p2;
wire   [63:0] tmp_75_fu_1685_p2;
wire   [63:0] tmp_76_fu_1691_p2;
wire   [63:0] tmp_77_fu_1703_p2;
wire   [63:0] tmp_78_fu_1709_p2;
wire   [63:0] Abu_1_fu_1721_p2;
wire   [36:0] tmp_104_fu_1727_p1;
wire   [26:0] tmp_79_fu_1731_p4;
wire   [63:0] Aga_1_fu_1749_p2;
wire   [27:0] tmp_106_fu_1755_p1;
wire   [35:0] tmp_80_fu_1759_p4;
wire   [63:0] Ake_1_fu_1777_p2;
wire   [53:0] tmp_108_fu_1783_p1;
wire   [9:0] tmp_81_fu_1787_p4;
wire   [63:0] Ami_1_fu_1805_p2;
wire   [48:0] tmp_110_fu_1811_p1;
wire   [14:0] tmp_82_fu_1815_p4;
wire   [63:0] Aso_1_fu_1833_p2;
wire   [7:0] tmp_112_fu_1839_p1;
wire   [55:0] tmp_83_fu_1843_p4;
wire   [63:0] BCe_4_fu_1769_p3;
wire   [63:0] BCi_4_fu_1797_p3;
wire   [63:0] tmp_85_fu_1861_p2;
wire   [63:0] tmp_87_fu_1867_p2;
wire   [63:0] BCa_4_fu_1741_p3;
wire   [63:0] BCo_4_fu_1825_p3;
wire   [63:0] tmp_89_fu_1879_p2;
wire   [63:0] tmp_91_fu_1885_p2;
wire   [63:0] BCu_4_fu_1853_p3;
wire   [63:0] tmp_93_fu_1897_p2;
wire   [63:0] tmp_94_fu_1903_p2;
wire   [63:0] tmp_95_fu_1915_p2;
wire   [63:0] tmp_96_fu_1921_p2;
wire   [63:0] tmp_97_fu_1933_p2;
wire   [63:0] tmp_98_fu_1939_p2;
wire   [63:0] Abi_1_fu_1951_p2;
wire   [1:0] tmp_122_fu_1957_p1;
wire   [61:0] tmp_99_fu_1961_p4;
wire   [63:0] Ago_1_fu_1979_p2;
wire   [8:0] tmp_124_fu_1985_p1;
wire   [54:0] tmp_100_fu_1989_p4;
wire   [63:0] Aku_1_fu_2007_p2;
wire   [24:0] tmp_125_fu_2013_p1;
wire   [38:0] tmp_101_fu_2017_p4;
wire   [63:0] Ama_1_fu_2035_p2;
wire   [22:0] tmp_127_fu_2041_p1;
wire   [40:0] tmp_102_fu_2045_p4;
wire   [63:0] Ase_1_fu_2063_p2;
wire   [61:0] tmp_128_fu_2069_p1;
wire   [1:0] tmp_103_fu_2073_p4;
wire   [63:0] BCe_5_fu_1999_p3;
wire   [63:0] BCi_5_fu_2027_p3;
wire   [63:0] tmp_105_fu_2091_p2;
wire   [63:0] tmp_107_fu_2097_p2;
wire   [63:0] BCa_5_fu_1971_p3;
wire   [63:0] BCo_5_fu_2055_p3;
wire   [63:0] tmp_109_fu_2109_p2;
wire   [63:0] tmp_111_fu_2115_p2;
wire   [63:0] BCu_5_fu_2083_p3;
wire   [63:0] tmp_113_fu_2127_p2;
wire   [63:0] tmp_114_fu_2133_p2;
wire   [63:0] tmp_115_fu_2145_p2;
wire   [63:0] tmp_116_fu_2151_p2;
wire   [63:0] tmp_117_fu_2163_p2;
wire   [63:0] tmp_118_fu_2169_p2;
wire   [63:0] Esa_fu_2103_p2;
wire   [63:0] Eka_fu_1643_p2;
wire   [63:0] Ega_fu_1415_p2;
wire   [63:0] Eba_fu_1185_p2;
wire   [63:0] tmp18_fu_2187_p2;
wire   [63:0] Ema_fu_1873_p2;
wire   [63:0] tmp19_fu_2193_p2;
wire   [63:0] tmp17_fu_2181_p2;
wire   [63:0] Ese_fu_2121_p2;
wire   [63:0] Eke_fu_1661_p2;
wire   [63:0] Ege_fu_1433_p2;
wire   [63:0] Ebe_fu_1203_p2;
wire   [63:0] tmp21_fu_2211_p2;
wire   [63:0] Eme_fu_1891_p2;
wire   [63:0] tmp22_fu_2217_p2;
wire   [63:0] tmp20_fu_2205_p2;
wire   [63:0] Eki_fu_1679_p2;
wire   [63:0] Emi_fu_1909_p2;
wire   [63:0] Esi_fu_2139_p2;
wire   [63:0] Ebi_fu_1221_p2;
wire   [63:0] tmp24_fu_2235_p2;
wire   [63:0] Egi_fu_1451_p2;
wire   [63:0] tmp25_fu_2241_p2;
wire   [63:0] tmp23_fu_2229_p2;
wire   [63:0] Ebo_fu_1239_p2;
wire   [63:0] Emo_fu_1927_p2;
wire   [63:0] Eko_fu_1697_p2;
wire   [63:0] Ego_fu_1469_p2;
wire   [63:0] tmp27_fu_2259_p2;
wire   [63:0] Eso_fu_2157_p2;
wire   [63:0] tmp28_fu_2265_p2;
wire   [63:0] tmp26_fu_2253_p2;
wire   [63:0] Emu_fu_1945_p2;
wire   [63:0] Egu_fu_1487_p2;
wire   [63:0] Ebu_fu_1257_p2;
wire   [63:0] Esu_fu_2175_p2;
wire   [63:0] tmp30_fu_2283_p2;
wire   [63:0] Eku_fu_1715_p2;
wire   [63:0] tmp31_fu_2289_p2;
wire   [63:0] tmp29_fu_2277_p2;
wire   [63:0] BCe_6_fu_2223_p2;
wire   [62:0] tmp_130_fu_2301_p1;
wire   [0:0] tmp_131_fu_2305_p3;
wire   [63:0] tmp_119_fu_2313_p3;
wire   [63:0] BCu_6_fu_2295_p2;
wire   [63:0] BCi_6_fu_2247_p2;
wire   [62:0] tmp_133_fu_2327_p1;
wire   [0:0] tmp_134_fu_2331_p3;
wire   [63:0] BCa_6_fu_2199_p2;
wire   [63:0] tmp_120_fu_2339_p3;
wire   [63:0] BCo_6_fu_2271_p2;
wire   [62:0] tmp_136_fu_2353_p1;
wire   [0:0] tmp_139_fu_2357_p3;
wire   [63:0] tmp_121_fu_2365_p3;
wire   [62:0] tmp_141_fu_2379_p1;
wire   [0:0] tmp_143_fu_2383_p3;
wire   [63:0] tmp_123_fu_2391_p3;
wire   [62:0] tmp_145_fu_2405_p1;
wire   [0:0] tmp_159_fu_2409_p3;
wire   [63:0] tmp_126_fu_2417_p3;
wire   [63:0] Da_1_fu_2321_p2;
wire   [63:0] De_1_fu_2347_p2;
wire   [63:0] Ege_1_fu_2437_p2;
wire   [19:0] tmp_161_fu_2443_p1;
wire   [43:0] tmp_129_fu_2447_p4;
wire   [63:0] Di_1_fu_2373_p2;
wire   [63:0] Eki_1_fu_2465_p2;
wire   [20:0] tmp_163_fu_2471_p1;
wire   [42:0] tmp_132_fu_2475_p4;
wire   [63:0] Do_1_fu_2399_p2;
wire   [63:0] Emo_1_fu_2493_p2;
wire   [42:0] tmp_165_fu_2499_p1;
wire   [20:0] tmp_135_fu_2503_p4;
wire   [63:0] Du_1_fu_2425_p2;
wire   [63:0] Esu_1_fu_2521_p2;
wire   [49:0] tmp_167_fu_2527_p1;
wire   [13:0] tmp_137_fu_2531_p4;
wire   [63:0] BCe_7_fu_2457_p3;
wire   [63:0] BCi_7_fu_2485_p3;
wire   [63:0] tmp_138_fu_2549_p2;
wire   [63:0] Eba_2_fu_2431_p2;
wire   [63:0] tmp_140_fu_2555_p2;
wire   [63:0] tmp32_fu_2561_p2;
wire   [63:0] BCo_7_fu_2513_p3;
wire   [63:0] tmp_146_fu_2573_p2;
wire   [63:0] tmp_147_fu_2579_p2;
wire   [63:0] BCu_7_fu_2541_p3;
wire   [63:0] tmp_148_fu_2591_p2;
wire   [63:0] tmp_149_fu_2597_p2;
wire   [63:0] tmp_150_fu_2609_p2;
wire   [63:0] tmp_151_fu_2615_p2;
wire   [63:0] tmp_152_fu_2627_p2;
wire   [63:0] tmp_153_fu_2633_p2;
wire   [63:0] Ebo_1_fu_2645_p2;
wire   [35:0] tmp_177_fu_2651_p1;
wire   [27:0] tmp_154_fu_2655_p4;
wire   [63:0] Egu_1_fu_2673_p2;
wire   [43:0] tmp_179_fu_2679_p1;
wire   [19:0] tmp_155_fu_2683_p4;
wire   [63:0] Eka_1_fu_2701_p2;
wire   [60:0] tmp_181_fu_2707_p1;
wire   [2:0] tmp_156_fu_2711_p4;
wire   [63:0] Eme_1_fu_2729_p2;
wire   [18:0] tmp_183_fu_2735_p1;
wire   [44:0] tmp_157_fu_2739_p4;
wire   [63:0] Esi_1_fu_2757_p2;
wire   [2:0] tmp_185_fu_2763_p1;
wire   [60:0] tmp_158_fu_2767_p4;
wire   [63:0] BCe_8_fu_2693_p3;
wire   [63:0] BCi_8_fu_2721_p3;
wire   [63:0] tmp_160_fu_2785_p2;
wire   [63:0] tmp_162_fu_2791_p2;
wire   [63:0] BCa_8_fu_2665_p3;
wire   [63:0] BCo_8_fu_2749_p3;
wire   [63:0] tmp_164_fu_2803_p2;
wire   [63:0] tmp_166_fu_2809_p2;
wire   [63:0] BCu_8_fu_2777_p3;
wire   [63:0] tmp_168_fu_2821_p2;
wire   [63:0] tmp_169_fu_2827_p2;
wire   [63:0] tmp_170_fu_2839_p2;
wire   [63:0] tmp_171_fu_2845_p2;
wire   [63:0] tmp_172_fu_2857_p2;
wire   [63:0] tmp_173_fu_2863_p2;
wire   [63:0] Ebe_1_fu_2875_p2;
wire   [62:0] tmp_187_fu_2881_p1;
wire   [0:0] tmp_199_fu_2885_p3;
wire   [63:0] Egi_1_fu_2901_p2;
wire   [57:0] tmp_201_fu_2907_p1;
wire   [5:0] tmp_174_fu_2911_p4;
wire   [63:0] Eko_1_fu_2929_p2;
wire   [38:0] tmp_203_fu_2935_p1;
wire   [24:0] tmp_175_fu_2939_p4;
wire   [63:0] Emu_1_fu_2957_p2;
wire   [55:0] tmp_205_fu_2963_p1;
wire   [7:0] tmp_176_fu_2967_p4;
wire   [63:0] Esa_1_fu_2985_p2;
wire   [45:0] tmp_207_fu_2991_p1;
wire   [17:0] tmp_178_fu_2995_p4;
wire   [63:0] BCe_9_fu_2921_p3;
wire   [63:0] BCi_9_fu_2949_p3;
wire   [63:0] tmp_180_fu_3013_p2;
wire   [63:0] BCa_9_fu_2893_p3;
wire   [63:0] tmp_182_fu_3019_p2;
wire   [63:0] BCo_9_fu_2977_p3;
wire   [63:0] tmp_184_fu_3031_p2;
wire   [63:0] tmp_186_fu_3037_p2;
wire   [63:0] BCu_9_fu_3005_p3;
wire   [63:0] tmp_188_fu_3049_p2;
wire   [63:0] tmp_189_fu_3055_p2;
wire   [63:0] tmp_190_fu_3067_p2;
wire   [63:0] tmp_191_fu_3073_p2;
wire   [63:0] tmp_192_fu_3085_p2;
wire   [63:0] tmp_193_fu_3091_p2;
wire   [63:0] Ebu_1_fu_3103_p2;
wire   [36:0] tmp_219_fu_3109_p1;
wire   [26:0] tmp_194_fu_3113_p4;
wire   [63:0] Ega_1_fu_3131_p2;
wire   [27:0] tmp_221_fu_3137_p1;
wire   [35:0] tmp_195_fu_3141_p4;
wire   [63:0] Eke_1_fu_3159_p2;
wire   [53:0] tmp_223_fu_3165_p1;
wire   [9:0] tmp_196_fu_3169_p4;
wire   [63:0] Emi_1_fu_3187_p2;
wire   [48:0] tmp_225_fu_3193_p1;
wire   [14:0] tmp_197_fu_3197_p4;
wire   [63:0] Eso_1_fu_3215_p2;
wire   [7:0] tmp_227_fu_3221_p1;
wire   [55:0] tmp_198_fu_3225_p4;
wire   [63:0] BCe_10_fu_3151_p3;
wire   [63:0] BCi_10_fu_3179_p3;
wire   [63:0] tmp_200_fu_3243_p2;
wire   [63:0] BCa_10_fu_3123_p3;
wire   [63:0] tmp_202_fu_3249_p2;
wire   [63:0] BCo_10_fu_3207_p3;
wire   [63:0] tmp_204_fu_3261_p2;
wire   [63:0] tmp_206_fu_3267_p2;
wire   [63:0] BCu_10_fu_3235_p3;
wire   [63:0] tmp_208_fu_3279_p2;
wire   [63:0] tmp_209_fu_3285_p2;
wire   [63:0] tmp_210_fu_3297_p2;
wire   [63:0] tmp_211_fu_3303_p2;
wire   [63:0] tmp_212_fu_3315_p2;
wire   [63:0] tmp_213_fu_3321_p2;
wire   [63:0] Ebi_1_fu_3333_p2;
wire   [1:0] tmp_237_fu_3339_p1;
wire   [61:0] tmp_214_fu_3343_p4;
wire   [63:0] Ego_1_fu_3361_p2;
wire   [8:0] tmp_238_fu_3367_p1;
wire   [54:0] tmp_215_fu_3371_p4;
wire   [63:0] Eku_1_fu_3389_p2;
wire   [24:0] tmp_239_fu_3395_p1;
wire   [38:0] tmp_216_fu_3399_p4;
wire   [63:0] Ema_1_fu_3417_p2;
wire   [22:0] tmp_240_fu_3423_p1;
wire   [40:0] tmp_217_fu_3427_p4;
wire   [63:0] Ese_1_fu_3445_p2;
wire   [61:0] tmp_241_fu_3451_p1;
wire   [1:0] tmp_218_fu_3455_p4;
wire   [63:0] BCe_11_fu_3381_p3;
wire   [63:0] BCi_11_fu_3409_p3;
wire   [63:0] tmp_220_fu_3473_p2;
wire   [63:0] tmp_222_fu_3479_p2;
wire   [63:0] BCa_11_fu_3353_p3;
wire   [63:0] BCo_11_fu_3437_p3;
wire   [63:0] tmp_224_fu_3491_p2;
wire   [63:0] tmp_226_fu_3497_p2;
wire   [63:0] BCu_11_fu_3465_p3;
wire   [63:0] tmp_228_fu_3509_p2;
wire   [63:0] tmp_229_fu_3515_p2;
wire   [63:0] tmp_230_fu_3527_p2;
wire   [63:0] tmp_231_fu_3533_p2;
wire   [63:0] tmp_232_fu_3545_p2;
wire   [63:0] tmp_233_fu_3551_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

KeccakF1600_StatePer_KeccakF_RoundConstan #(
    .DataWidth( 64 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
KeccakF_RoundConstan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(KeccakF_RoundConstan_address0),
    .ce0(KeccakF_RoundConstan_ce0),
    .q0(KeccakF_RoundConstan_q0),
    .address1(KeccakF_RoundConstan_address1),
    .ce1(KeccakF_RoundConstan_ce1),
    .q1(KeccakF_RoundConstan_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state15))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Aba1_reg_738 <= Aba_2_fu_2567_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aba1_reg_738 <= Aba_reg_3569;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Abe1_reg_727 <= Abe_2_fu_2585_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abe1_reg_727 <= Abe_reg_3584;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Abi1_reg_716 <= Abi_2_fu_2603_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abi1_reg_716 <= Abi_reg_3589;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Abo1_reg_705 <= Abo_2_fu_2621_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abo1_reg_705 <= Abo_reg_3606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Abu1_reg_694 <= Abu_2_fu_2639_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abu1_reg_694 <= Abu_reg_3611;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Aga1_reg_683 <= Aga_2_fu_2797_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aga1_reg_683 <= Aga_reg_3628;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Age1_reg_672 <= Age_2_fu_2815_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Age1_reg_672 <= Age_reg_3633;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Agi1_reg_661 <= Agi_2_fu_2833_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Agi1_reg_661 <= Agi_reg_3650;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ago1_reg_650 <= Ago_2_fu_2851_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ago1_reg_650 <= Ago_reg_3655;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Agu1_reg_639 <= Agu_2_fu_2869_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Agu1_reg_639 <= Agu_reg_3672;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Aka1_reg_628 <= Aka_2_fu_3025_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aka1_reg_628 <= Aka_reg_3677;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ake1_reg_617 <= Ake_2_fu_3043_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ake1_reg_617 <= Ake_reg_3694;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Aki1_reg_606 <= Aki_2_fu_3061_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aki1_reg_606 <= Aki_reg_3699;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ako1_reg_595 <= Ako_2_fu_3079_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ako1_reg_595 <= Ako_reg_3716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Aku1_reg_584 <= Aku_2_fu_3097_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aku1_reg_584 <= Aku_reg_3721;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ama1_reg_573 <= Ama_2_fu_3255_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ama1_reg_573 <= Ama_reg_3738;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ame1_reg_562 <= Ame_2_fu_3273_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ame1_reg_562 <= Ame_reg_3743;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ami1_reg_551 <= Ami_2_fu_3291_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ami1_reg_551 <= Ami_reg_3760;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Amo1_reg_540 <= Amo_2_fu_3309_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Amo1_reg_540 <= Amo_reg_3765;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Amu1_reg_529 <= Amu_2_fu_3327_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Amu1_reg_529 <= Amu_reg_3782;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Asa1_reg_518 <= Asa_2_fu_3485_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Asa1_reg_518 <= Asa_reg_3787;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ase1_reg_507 <= Ase_2_fu_3503_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ase1_reg_507 <= Ase_reg_3804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Asi1_reg_496 <= Asi_2_fu_3521_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Asi1_reg_496 <= Asi_reg_3809;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Aso1_reg_485 <= Aso_2_fu_3539_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aso1_reg_485 <= state_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_3836 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Asu1_reg_760 <= Asu_2_fu_3557_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Asu1_reg_760 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_771_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        round_reg_749 <= round_1_fu_793_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        round_reg_749 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Aba_reg_3569 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Abe_reg_3584 <= state_q0;
        Abi_reg_3589 <= state_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Abo_reg_3606 <= state_q1;
        Abu_reg_3611 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Aga_reg_3628 <= state_q1;
        Age_reg_3633 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Agi_reg_3650 <= state_q1;
        Ago_reg_3655 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Agu_reg_3672 <= state_q1;
        Aka_reg_3677 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Ake_reg_3694 <= state_q1;
        Aki_reg_3699 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Ako_reg_3716 <= state_q1;
        Aku_reg_3721 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Ama_reg_3738 <= state_q1;
        Ame_reg_3743 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Ami_reg_3760 <= state_q1;
        Amo_reg_3765 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Amu_reg_3782 <= state_q1;
        Asa_reg_3787 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Ase_reg_3804 <= state_q1;
        Asi_reg_3809 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_3836 <= tmp_fu_771_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        KeccakF_RoundConstan_ce0 = 1'b1;
    end else begin
        KeccakF_RoundConstan_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        KeccakF_RoundConstan_ce1 = 1'b1;
    end else begin
        KeccakF_RoundConstan_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_fu_771_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        state_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        state_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_address0 = state_addr_1_reg_3574;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        state_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        state_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        state_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        state_address0 = 64'd0;
    end else begin
        state_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        state_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        state_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        state_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_address1 = state_addr_2_reg_3579;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        state_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        state_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        state_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_address1 = 64'd2;
    end else begin
        state_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        state_ce0 = 1'b1;
    end else begin
        state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        state_ce1 = 1'b1;
    end else begin
        state_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        state_d0 = Aso1_reg_485;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        state_d0 = Ase1_reg_507;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_d0 = Amu1_reg_529;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_d0 = Ami1_reg_551;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_d0 = Ama1_reg_573;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_d0 = Ako1_reg_595;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_d0 = Ake1_reg_617;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_d0 = Agu1_reg_639;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_d0 = Agi1_reg_661;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_d0 = Aga1_reg_683;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_d0 = Abo1_reg_705;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_d0 = Abe1_reg_727;
    end else begin
        state_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        state_d1 = Asu1_reg_760;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        state_d1 = Asi1_reg_496;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        state_d1 = Asa1_reg_518;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_d1 = Amo1_reg_540;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_d1 = Ame1_reg_562;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_d1 = Aku1_reg_584;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_d1 = Aki1_reg_606;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_d1 = Aka1_reg_628;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_d1 = Ago1_reg_650;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_d1 = Age1_reg_672;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_d1 = Abu1_reg_694;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_d1 = Abi1_reg_716;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_d1 = Aba1_reg_738;
    end else begin
        state_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        state_we0 = 1'b1;
    end else begin
        state_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        state_we1 = 1'b1;
    end else begin
        state_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_fu_771_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_fu_771_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Aba_2_fu_2567_p2 = (tmp32_fu_2561_p2 ^ KeccakF_RoundConstan_q1);

assign Aba_3_fu_1049_p2 = (Da_fu_939_p2 ^ Aba1_reg_738);

assign Abe_1_fu_1493_p2 = (De_fu_965_p2 ^ Abe1_reg_727);

assign Abe_2_fu_2585_p2 = (tmp_147_fu_2579_p2 ^ BCe_7_fu_2457_p3);

assign Abi_1_fu_1951_p2 = (Di_fu_991_p2 ^ Abi1_reg_716);

assign Abi_2_fu_2603_p2 = (tmp_149_fu_2597_p2 ^ BCi_7_fu_2485_p3);

assign Abo_1_fu_1263_p2 = (Do_fu_1017_p2 ^ Abo1_reg_705);

assign Abo_2_fu_2621_p2 = (tmp_151_fu_2615_p2 ^ BCo_7_fu_2513_p3);

assign Abu_1_fu_1721_p2 = (Du_fu_1043_p2 ^ Abu1_reg_694);

assign Abu_2_fu_2639_p2 = (tmp_153_fu_2633_p2 ^ BCu_7_fu_2541_p3);

assign Aga_1_fu_1749_p2 = (Da_fu_939_p2 ^ Aga1_reg_683);

assign Aga_2_fu_2797_p2 = (tmp_162_fu_2791_p2 ^ BCa_8_fu_2665_p3);

assign Age_1_fu_1055_p2 = (De_fu_965_p2 ^ Age1_reg_672);

assign Age_2_fu_2815_p2 = (tmp_166_fu_2809_p2 ^ BCe_8_fu_2693_p3);

assign Agi_1_fu_1519_p2 = (Di_fu_991_p2 ^ Agi1_reg_661);

assign Agi_2_fu_2833_p2 = (tmp_169_fu_2827_p2 ^ BCi_8_fu_2721_p3);

assign Ago_1_fu_1979_p2 = (Do_fu_1017_p2 ^ Ago1_reg_650);

assign Ago_2_fu_2851_p2 = (tmp_171_fu_2845_p2 ^ BCo_8_fu_2749_p3);

assign Agu_1_fu_1291_p2 = (Du_fu_1043_p2 ^ Agu1_reg_639);

assign Agu_2_fu_2869_p2 = (tmp_173_fu_2863_p2 ^ BCu_8_fu_2777_p3);

assign Aka_1_fu_1319_p2 = (Da_fu_939_p2 ^ Aka1_reg_628);

assign Aka_2_fu_3025_p2 = (tmp_182_fu_3019_p2 ^ BCa_9_fu_2893_p3);

assign Ake_1_fu_1777_p2 = (De_fu_965_p2 ^ Ake1_reg_617);

assign Ake_2_fu_3043_p2 = (tmp_186_fu_3037_p2 ^ BCe_9_fu_2921_p3);

assign Aki_1_fu_1083_p2 = (Di_fu_991_p2 ^ Aki1_reg_606);

assign Aki_2_fu_3061_p2 = (tmp_189_fu_3055_p2 ^ BCi_9_fu_2949_p3);

assign Ako_1_fu_1547_p2 = (Do_fu_1017_p2 ^ Ako1_reg_595);

assign Ako_2_fu_3079_p2 = (tmp_191_fu_3073_p2 ^ BCo_9_fu_2977_p3);

assign Aku_1_fu_2007_p2 = (Du_fu_1043_p2 ^ Aku1_reg_584);

assign Aku_2_fu_3097_p2 = (tmp_193_fu_3091_p2 ^ BCu_9_fu_3005_p3);

assign Ama_1_fu_2035_p2 = (Da_fu_939_p2 ^ Ama1_reg_573);

assign Ama_2_fu_3255_p2 = (tmp_202_fu_3249_p2 ^ BCa_10_fu_3123_p3);

assign Ame_1_fu_1347_p2 = (De_fu_965_p2 ^ Ame1_reg_562);

assign Ame_2_fu_3273_p2 = (tmp_206_fu_3267_p2 ^ BCe_10_fu_3151_p3);

assign Ami_1_fu_1805_p2 = (Di_fu_991_p2 ^ Ami1_reg_551);

assign Ami_2_fu_3291_p2 = (tmp_209_fu_3285_p2 ^ BCi_10_fu_3179_p3);

assign Amo_1_fu_1111_p2 = (Do_fu_1017_p2 ^ Amo1_reg_540);

assign Amo_2_fu_3309_p2 = (tmp_211_fu_3303_p2 ^ BCo_10_fu_3207_p3);

assign Amu_1_fu_1575_p2 = (Du_fu_1043_p2 ^ Amu1_reg_529);

assign Amu_2_fu_3327_p2 = (tmp_213_fu_3321_p2 ^ BCu_10_fu_3235_p3);

assign Asa_1_fu_1603_p2 = (Da_fu_939_p2 ^ Asa1_reg_518);

assign Asa_2_fu_3485_p2 = (tmp_222_fu_3479_p2 ^ BCa_11_fu_3353_p3);

assign Ase_1_fu_2063_p2 = (De_fu_965_p2 ^ Ase1_reg_507);

assign Ase_2_fu_3503_p2 = (tmp_226_fu_3497_p2 ^ BCe_11_fu_3381_p3);

assign Asi_1_fu_1375_p2 = (Di_fu_991_p2 ^ Asi1_reg_496);

assign Asi_2_fu_3521_p2 = (tmp_229_fu_3515_p2 ^ BCi_11_fu_3409_p3);

assign Aso_1_fu_1833_p2 = (Do_fu_1017_p2 ^ Aso1_reg_485);

assign Aso_2_fu_3539_p2 = (tmp_231_fu_3533_p2 ^ BCo_11_fu_3437_p3);

assign Asu_1_fu_1139_p2 = (Du_fu_1043_p2 ^ Asu1_reg_760);

assign Asu_2_fu_3557_p2 = (tmp_233_fu_3551_p2 ^ BCu_11_fu_3465_p3);

assign BCa_10_fu_3123_p3 = {{tmp_219_fu_3109_p1}, {tmp_194_fu_3113_p4}};

assign BCa_11_fu_3353_p3 = {{tmp_237_fu_3339_p1}, {tmp_214_fu_3343_p4}};

assign BCa_2_fu_1283_p3 = {{tmp_62_fu_1269_p1}, {tmp_39_fu_1273_p4}};

assign BCa_3_fu_1511_p3 = {{tmp_72_fu_1499_p1}, {tmp_84_fu_1503_p3}};

assign BCa_4_fu_1741_p3 = {{tmp_104_fu_1727_p1}, {tmp_79_fu_1731_p4}};

assign BCa_5_fu_1971_p3 = {{tmp_122_fu_1957_p1}, {tmp_99_fu_1961_p4}};

assign BCa_6_fu_2199_p2 = (tmp19_fu_2193_p2 ^ tmp17_fu_2181_p2);

assign BCa_8_fu_2665_p3 = {{tmp_177_fu_2651_p1}, {tmp_154_fu_2655_p4}};

assign BCa_9_fu_2893_p3 = {{tmp_187_fu_2881_p1}, {tmp_199_fu_2885_p3}};

assign BCa_fu_817_p2 = (tmp4_fu_811_p2 ^ tmp3_fu_799_p2);

assign BCe_10_fu_3151_p3 = {{tmp_221_fu_3137_p1}, {tmp_195_fu_3141_p4}};

assign BCe_11_fu_3381_p3 = {{tmp_238_fu_3367_p1}, {tmp_215_fu_3371_p4}};

assign BCe_1_fu_1075_p3 = {{tmp_46_fu_1061_p1}, {tmp_15_fu_1065_p4}};

assign BCe_2_fu_1311_p3 = {{tmp_64_fu_1297_p1}, {tmp_40_fu_1301_p4}};

assign BCe_3_fu_1539_p3 = {{tmp_86_fu_1525_p1}, {tmp_59_fu_1529_p4}};

assign BCe_4_fu_1769_p3 = {{tmp_106_fu_1755_p1}, {tmp_80_fu_1759_p4}};

assign BCe_5_fu_1999_p3 = {{tmp_124_fu_1985_p1}, {tmp_100_fu_1989_p4}};

assign BCe_6_fu_2223_p2 = (tmp22_fu_2217_p2 ^ tmp20_fu_2205_p2);

assign BCe_7_fu_2457_p3 = {{tmp_161_fu_2443_p1}, {tmp_129_fu_2447_p4}};

assign BCe_8_fu_2693_p3 = {{tmp_179_fu_2679_p1}, {tmp_155_fu_2683_p4}};

assign BCe_9_fu_2921_p3 = {{tmp_201_fu_2907_p1}, {tmp_174_fu_2911_p4}};

assign BCe_fu_841_p2 = (tmp9_fu_835_p2 ^ tmp8_fu_823_p2);

assign BCi_10_fu_3179_p3 = {{tmp_223_fu_3165_p1}, {tmp_196_fu_3169_p4}};

assign BCi_11_fu_3409_p3 = {{tmp_239_fu_3395_p1}, {tmp_216_fu_3399_p4}};

assign BCi_1_fu_1103_p3 = {{tmp_48_fu_1089_p1}, {tmp_18_fu_1093_p4}};

assign BCi_2_fu_1339_p3 = {{tmp_66_fu_1325_p1}, {tmp_41_fu_1329_p4}};

assign BCi_3_fu_1567_p3 = {{tmp_88_fu_1553_p1}, {tmp_60_fu_1557_p4}};

assign BCi_4_fu_1797_p3 = {{tmp_108_fu_1783_p1}, {tmp_81_fu_1787_p4}};

assign BCi_5_fu_2027_p3 = {{tmp_125_fu_2013_p1}, {tmp_101_fu_2017_p4}};

assign BCi_6_fu_2247_p2 = (tmp25_fu_2241_p2 ^ tmp23_fu_2229_p2);

assign BCi_7_fu_2485_p3 = {{tmp_163_fu_2471_p1}, {tmp_132_fu_2475_p4}};

assign BCi_8_fu_2721_p3 = {{tmp_181_fu_2707_p1}, {tmp_156_fu_2711_p4}};

assign BCi_9_fu_2949_p3 = {{tmp_203_fu_2935_p1}, {tmp_175_fu_2939_p4}};

assign BCi_fu_865_p2 = (tmp7_fu_859_p2 ^ tmp2_fu_847_p2);

assign BCo_10_fu_3207_p3 = {{tmp_225_fu_3193_p1}, {tmp_197_fu_3197_p4}};

assign BCo_11_fu_3437_p3 = {{tmp_240_fu_3423_p1}, {tmp_217_fu_3427_p4}};

assign BCo_1_fu_1131_p3 = {{tmp_50_fu_1117_p1}, {tmp_21_fu_1121_p4}};

assign BCo_2_fu_1367_p3 = {{tmp_68_fu_1353_p1}, {tmp_42_fu_1357_p4}};

assign BCo_3_fu_1595_p3 = {{tmp_90_fu_1581_p1}, {tmp_61_fu_1585_p4}};

assign BCo_4_fu_1825_p3 = {{tmp_110_fu_1811_p1}, {tmp_82_fu_1815_p4}};

assign BCo_5_fu_2055_p3 = {{tmp_127_fu_2041_p1}, {tmp_102_fu_2045_p4}};

assign BCo_6_fu_2271_p2 = (tmp28_fu_2265_p2 ^ tmp26_fu_2253_p2);

assign BCo_7_fu_2513_p3 = {{tmp_165_fu_2499_p1}, {tmp_135_fu_2503_p4}};

assign BCo_8_fu_2749_p3 = {{tmp_183_fu_2735_p1}, {tmp_157_fu_2739_p4}};

assign BCo_9_fu_2977_p3 = {{tmp_205_fu_2963_p1}, {tmp_176_fu_2967_p4}};

assign BCo_fu_889_p2 = (tmp12_fu_883_p2 ^ tmp10_fu_871_p2);

assign BCu_10_fu_3235_p3 = {{tmp_227_fu_3221_p1}, {tmp_198_fu_3225_p4}};

assign BCu_11_fu_3465_p3 = {{tmp_241_fu_3451_p1}, {tmp_218_fu_3455_p4}};

assign BCu_1_fu_1159_p3 = {{tmp_52_fu_1145_p1}, {tmp_23_fu_1149_p4}};

assign BCu_2_fu_1395_p3 = {{tmp_70_fu_1381_p1}, {tmp_43_fu_1385_p4}};

assign BCu_3_fu_1623_p3 = {{tmp_92_fu_1609_p1}, {tmp_63_fu_1613_p4}};

assign BCu_4_fu_1853_p3 = {{tmp_112_fu_1839_p1}, {tmp_83_fu_1843_p4}};

assign BCu_5_fu_2083_p3 = {{tmp_128_fu_2069_p1}, {tmp_103_fu_2073_p4}};

assign BCu_6_fu_2295_p2 = (tmp31_fu_2289_p2 ^ tmp29_fu_2277_p2);

assign BCu_7_fu_2541_p3 = {{tmp_167_fu_2527_p1}, {tmp_137_fu_2531_p4}};

assign BCu_8_fu_2777_p3 = {{tmp_185_fu_2763_p1}, {tmp_158_fu_2767_p4}};

assign BCu_9_fu_3005_p3 = {{tmp_207_fu_2991_p1}, {tmp_178_fu_2995_p4}};

assign BCu_fu_913_p2 = (tmp15_fu_907_p2 ^ tmp13_fu_895_p2);

assign Da_1_fu_2321_p2 = (tmp_119_fu_2313_p3 ^ BCu_6_fu_2295_p2);

assign Da_fu_939_p2 = (tmp_s_fu_931_p3 ^ BCu_fu_913_p2);

assign De_1_fu_2347_p2 = (tmp_120_fu_2339_p3 ^ BCa_6_fu_2199_p2);

assign De_fu_965_p2 = (tmp_11_fu_957_p3 ^ BCa_fu_817_p2);

assign Di_1_fu_2373_p2 = (tmp_121_fu_2365_p3 ^ BCe_6_fu_2223_p2);

assign Di_fu_991_p2 = (tmp_12_fu_983_p3 ^ BCe_fu_841_p2);

assign Do_1_fu_2399_p2 = (tmp_123_fu_2391_p3 ^ BCi_6_fu_2247_p2);

assign Do_fu_1017_p2 = (tmp_13_fu_1009_p3 ^ BCi_fu_865_p2);

assign Du_1_fu_2425_p2 = (tmp_126_fu_2417_p3 ^ BCo_6_fu_2271_p2);

assign Du_fu_1043_p2 = (tmp_14_fu_1035_p3 ^ BCo_fu_889_p2);

assign Eba_2_fu_2431_p2 = (Eba_fu_1185_p2 ^ Da_1_fu_2321_p2);

assign Eba_fu_1185_p2 = (tmp16_fu_1179_p2 ^ KeccakF_RoundConstan_q0);

assign Ebe_1_fu_2875_p2 = (Ebe_fu_1203_p2 ^ De_1_fu_2347_p2);

assign Ebe_fu_1203_p2 = (tmp_32_fu_1197_p2 ^ BCe_1_fu_1075_p3);

assign Ebi_1_fu_3333_p2 = (Ebi_fu_1221_p2 ^ Di_1_fu_2373_p2);

assign Ebi_fu_1221_p2 = (tmp_34_fu_1215_p2 ^ BCi_1_fu_1103_p3);

assign Ebo_1_fu_2645_p2 = (Ebo_fu_1239_p2 ^ Do_1_fu_2399_p2);

assign Ebo_fu_1239_p2 = (tmp_36_fu_1233_p2 ^ BCo_1_fu_1131_p3);

assign Ebu_1_fu_3103_p2 = (Ebu_fu_1257_p2 ^ Du_1_fu_2425_p2);

assign Ebu_fu_1257_p2 = (tmp_38_fu_1251_p2 ^ BCu_1_fu_1159_p3);

assign Ega_1_fu_3131_p2 = (Ega_fu_1415_p2 ^ Da_1_fu_2321_p2);

assign Ega_fu_1415_p2 = (tmp_47_fu_1409_p2 ^ BCa_2_fu_1283_p3);

assign Ege_1_fu_2437_p2 = (Ege_fu_1433_p2 ^ De_1_fu_2347_p2);

assign Ege_fu_1433_p2 = (tmp_51_fu_1427_p2 ^ BCe_2_fu_1311_p3);

assign Egi_1_fu_2901_p2 = (Egi_fu_1451_p2 ^ Di_1_fu_2373_p2);

assign Egi_fu_1451_p2 = (tmp_54_fu_1445_p2 ^ BCi_2_fu_1339_p3);

assign Ego_1_fu_3361_p2 = (Ego_fu_1469_p2 ^ Do_1_fu_2399_p2);

assign Ego_fu_1469_p2 = (tmp_56_fu_1463_p2 ^ BCo_2_fu_1367_p3);

assign Egu_1_fu_2673_p2 = (Egu_fu_1487_p2 ^ Du_1_fu_2425_p2);

assign Egu_fu_1487_p2 = (tmp_58_fu_1481_p2 ^ BCu_2_fu_1395_p3);

assign Eka_1_fu_2701_p2 = (Eka_fu_1643_p2 ^ Da_1_fu_2321_p2);

assign Eka_fu_1643_p2 = (tmp_67_fu_1637_p2 ^ BCa_3_fu_1511_p3);

assign Eke_1_fu_3159_p2 = (Eke_fu_1661_p2 ^ De_1_fu_2347_p2);

assign Eke_fu_1661_p2 = (tmp_71_fu_1655_p2 ^ BCe_3_fu_1539_p3);

assign Eki_1_fu_2465_p2 = (Eki_fu_1679_p2 ^ Di_1_fu_2373_p2);

assign Eki_fu_1679_p2 = (tmp_74_fu_1673_p2 ^ BCi_3_fu_1567_p3);

assign Eko_1_fu_2929_p2 = (Eko_fu_1697_p2 ^ Do_1_fu_2399_p2);

assign Eko_fu_1697_p2 = (tmp_76_fu_1691_p2 ^ BCo_3_fu_1595_p3);

assign Eku_1_fu_3389_p2 = (Eku_fu_1715_p2 ^ Du_1_fu_2425_p2);

assign Eku_fu_1715_p2 = (tmp_78_fu_1709_p2 ^ BCu_3_fu_1623_p3);

assign Ema_1_fu_3417_p2 = (Ema_fu_1873_p2 ^ Da_1_fu_2321_p2);

assign Ema_fu_1873_p2 = (tmp_87_fu_1867_p2 ^ BCa_4_fu_1741_p3);

assign Eme_1_fu_2729_p2 = (Eme_fu_1891_p2 ^ De_1_fu_2347_p2);

assign Eme_fu_1891_p2 = (tmp_91_fu_1885_p2 ^ BCe_4_fu_1769_p3);

assign Emi_1_fu_3187_p2 = (Emi_fu_1909_p2 ^ Di_1_fu_2373_p2);

assign Emi_fu_1909_p2 = (tmp_94_fu_1903_p2 ^ BCi_4_fu_1797_p3);

assign Emo_1_fu_2493_p2 = (Emo_fu_1927_p2 ^ Do_1_fu_2399_p2);

assign Emo_fu_1927_p2 = (tmp_96_fu_1921_p2 ^ BCo_4_fu_1825_p3);

assign Emu_1_fu_2957_p2 = (Emu_fu_1945_p2 ^ Du_1_fu_2425_p2);

assign Emu_fu_1945_p2 = (tmp_98_fu_1939_p2 ^ BCu_4_fu_1853_p3);

assign Esa_1_fu_2985_p2 = (Esa_fu_2103_p2 ^ Da_1_fu_2321_p2);

assign Esa_fu_2103_p2 = (tmp_107_fu_2097_p2 ^ BCa_5_fu_1971_p3);

assign Ese_1_fu_3445_p2 = (Ese_fu_2121_p2 ^ De_1_fu_2347_p2);

assign Ese_fu_2121_p2 = (tmp_111_fu_2115_p2 ^ BCe_5_fu_1999_p3);

assign Esi_1_fu_2757_p2 = (Esi_fu_2139_p2 ^ Di_1_fu_2373_p2);

assign Esi_fu_2139_p2 = (tmp_114_fu_2133_p2 ^ BCi_5_fu_2027_p3);

assign Eso_1_fu_3215_p2 = (Eso_fu_2157_p2 ^ Do_1_fu_2399_p2);

assign Eso_fu_2157_p2 = (tmp_116_fu_2151_p2 ^ BCo_5_fu_2055_p3);

assign Esu_1_fu_2521_p2 = (Esu_fu_2175_p2 ^ Du_1_fu_2425_p2);

assign Esu_fu_2175_p2 = (tmp_118_fu_2169_p2 ^ BCu_5_fu_2083_p3);

assign KeccakF_RoundConstan_address0 = tmp_28_fu_777_p1;

assign KeccakF_RoundConstan_address1 = tmp_144_fu_788_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign round_1_fu_793_p2 = (5'd2 + round_reg_749);

assign state_addr_1_reg_3574 = 64'd1;

assign state_addr_2_reg_3579 = 64'd2;

assign tmp10_fu_871_p2 = (Ako1_reg_595 ^ Ago1_reg_650);

assign tmp11_fu_877_p2 = (Amo1_reg_540 ^ Abo1_reg_705);

assign tmp12_fu_883_p2 = (tmp11_fu_877_p2 ^ Aso1_reg_485);

assign tmp13_fu_895_p2 = (Agu1_reg_639 ^ Abu1_reg_694);

assign tmp14_fu_901_p2 = (Asu1_reg_760 ^ Aku1_reg_584);

assign tmp15_fu_907_p2 = (tmp14_fu_901_p2 ^ Amu1_reg_529);

assign tmp16_fu_1179_p2 = (tmp_26_fu_1173_p2 ^ Aba_3_fu_1049_p2);

assign tmp17_fu_2181_p2 = (Esa_fu_2103_p2 ^ Eka_fu_1643_p2);

assign tmp18_fu_2187_p2 = (Ega_fu_1415_p2 ^ Eba_fu_1185_p2);

assign tmp19_fu_2193_p2 = (tmp18_fu_2187_p2 ^ Ema_fu_1873_p2);

assign tmp1_fu_829_p2 = (Ame1_reg_562 ^ Abe1_reg_727);

assign tmp20_fu_2205_p2 = (Ese_fu_2121_p2 ^ Eke_fu_1661_p2);

assign tmp21_fu_2211_p2 = (Ege_fu_1433_p2 ^ Ebe_fu_1203_p2);

assign tmp22_fu_2217_p2 = (tmp21_fu_2211_p2 ^ Eme_fu_1891_p2);

assign tmp23_fu_2229_p2 = (Emi_fu_1909_p2 ^ Eki_fu_1679_p2);

assign tmp24_fu_2235_p2 = (Esi_fu_2139_p2 ^ Ebi_fu_1221_p2);

assign tmp25_fu_2241_p2 = (tmp24_fu_2235_p2 ^ Egi_fu_1451_p2);

assign tmp26_fu_2253_p2 = (Emo_fu_1927_p2 ^ Ebo_fu_1239_p2);

assign tmp27_fu_2259_p2 = (Eko_fu_1697_p2 ^ Ego_fu_1469_p2);

assign tmp28_fu_2265_p2 = (tmp27_fu_2259_p2 ^ Eso_fu_2157_p2);

assign tmp29_fu_2277_p2 = (Emu_fu_1945_p2 ^ Egu_fu_1487_p2);

assign tmp2_fu_847_p2 = (Aki1_reg_606 ^ Agi1_reg_661);

assign tmp30_fu_2283_p2 = (Esu_fu_2175_p2 ^ Ebu_fu_1257_p2);

assign tmp31_fu_2289_p2 = (tmp30_fu_2283_p2 ^ Eku_fu_1715_p2);

assign tmp32_fu_2561_p2 = (tmp_140_fu_2555_p2 ^ Eba_2_fu_2431_p2);

assign tmp3_fu_799_p2 = (Aka1_reg_628 ^ Aga1_reg_683);

assign tmp4_fu_811_p2 = (tmp5_fu_805_p2 ^ Asa1_reg_518);

assign tmp5_fu_805_p2 = (Ama1_reg_573 ^ Aba1_reg_738);

assign tmp6_fu_853_p2 = (Ami1_reg_551 ^ Abi1_reg_716);

assign tmp7_fu_859_p2 = (tmp6_fu_853_p2 ^ Asi1_reg_496);

assign tmp8_fu_823_p2 = (Ake1_reg_617 ^ Age1_reg_672);

assign tmp9_fu_835_p2 = (tmp1_fu_829_p2 ^ Ase1_reg_507);

assign tmp_100_fu_1989_p4 = {{Ago_1_fu_1979_p2[63:9]}};

assign tmp_101_fu_2017_p4 = {{Aku_1_fu_2007_p2[63:25]}};

assign tmp_102_fu_2045_p4 = {{Ama_1_fu_2035_p2[63:23]}};

assign tmp_103_fu_2073_p4 = {{Ase_1_fu_2063_p2[63:62]}};

assign tmp_104_fu_1727_p1 = Abu_1_fu_1721_p2[36:0];

assign tmp_105_fu_2091_p2 = (64'd18446744073709551615 ^ BCe_5_fu_1999_p3);

assign tmp_106_fu_1755_p1 = Aga_1_fu_1749_p2[27:0];

assign tmp_107_fu_2097_p2 = (tmp_105_fu_2091_p2 & BCi_5_fu_2027_p3);

assign tmp_108_fu_1783_p1 = Ake_1_fu_1777_p2[53:0];

assign tmp_109_fu_2109_p2 = (64'd18446744073709551615 ^ BCi_5_fu_2027_p3);

assign tmp_110_fu_1811_p1 = Ami_1_fu_1805_p2[48:0];

assign tmp_111_fu_2115_p2 = (tmp_109_fu_2109_p2 & BCo_5_fu_2055_p3);

assign tmp_112_fu_1839_p1 = Aso_1_fu_1833_p2[7:0];

assign tmp_113_fu_2127_p2 = (64'd18446744073709551615 ^ BCo_5_fu_2055_p3);

assign tmp_114_fu_2133_p2 = (tmp_113_fu_2127_p2 & BCu_5_fu_2083_p3);

assign tmp_115_fu_2145_p2 = (64'd18446744073709551615 ^ BCu_5_fu_2083_p3);

assign tmp_116_fu_2151_p2 = (tmp_115_fu_2145_p2 & BCa_5_fu_1971_p3);

assign tmp_117_fu_2163_p2 = (64'd18446744073709551615 ^ BCa_5_fu_1971_p3);

assign tmp_118_fu_2169_p2 = (tmp_117_fu_2163_p2 & BCe_5_fu_1999_p3);

assign tmp_119_fu_2313_p3 = {{tmp_130_fu_2301_p1}, {tmp_131_fu_2305_p3}};

assign tmp_11_fu_957_p3 = {{tmp_19_fu_945_p1}, {tmp_20_fu_949_p3}};

assign tmp_120_fu_2339_p3 = {{tmp_133_fu_2327_p1}, {tmp_134_fu_2331_p3}};

assign tmp_121_fu_2365_p3 = {{tmp_136_fu_2353_p1}, {tmp_139_fu_2357_p3}};

assign tmp_122_fu_1957_p1 = Abi_1_fu_1951_p2[1:0];

assign tmp_123_fu_2391_p3 = {{tmp_141_fu_2379_p1}, {tmp_143_fu_2383_p3}};

assign tmp_124_fu_1985_p1 = Ago_1_fu_1979_p2[8:0];

assign tmp_125_fu_2013_p1 = Aku_1_fu_2007_p2[24:0];

assign tmp_126_fu_2417_p3 = {{tmp_145_fu_2405_p1}, {tmp_159_fu_2409_p3}};

assign tmp_127_fu_2041_p1 = Ama_1_fu_2035_p2[22:0];

assign tmp_128_fu_2069_p1 = Ase_1_fu_2063_p2[61:0];

assign tmp_129_fu_2447_p4 = {{Ege_1_fu_2437_p2[63:20]}};

assign tmp_12_fu_983_p3 = {{tmp_22_fu_971_p1}, {tmp_25_fu_975_p3}};

assign tmp_130_fu_2301_p1 = BCe_6_fu_2223_p2[62:0];

assign tmp_131_fu_2305_p3 = BCe_6_fu_2223_p2[32'd63];

assign tmp_132_fu_2475_p4 = {{Eki_1_fu_2465_p2[63:21]}};

assign tmp_133_fu_2327_p1 = BCi_6_fu_2247_p2[62:0];

assign tmp_134_fu_2331_p3 = BCi_6_fu_2247_p2[32'd63];

assign tmp_135_fu_2503_p4 = {{Emo_1_fu_2493_p2[63:43]}};

assign tmp_136_fu_2353_p1 = BCo_6_fu_2271_p2[62:0];

assign tmp_137_fu_2531_p4 = {{Esu_1_fu_2521_p2[63:50]}};

assign tmp_138_fu_2549_p2 = (64'd18446744073709551615 ^ BCe_7_fu_2457_p3);

assign tmp_139_fu_2357_p3 = BCo_6_fu_2271_p2[32'd63];

assign tmp_13_fu_1009_p3 = {{tmp_27_fu_997_p1}, {tmp_29_fu_1001_p3}};

assign tmp_140_fu_2555_p2 = (tmp_138_fu_2549_p2 & BCi_7_fu_2485_p3);

assign tmp_141_fu_2379_p1 = BCu_6_fu_2295_p2[62:0];

assign tmp_142_fu_782_p2 = (round_reg_749 | 5'd1);

assign tmp_143_fu_2383_p3 = BCu_6_fu_2295_p2[32'd63];

assign tmp_144_fu_788_p1 = tmp_142_fu_782_p2;

assign tmp_145_fu_2405_p1 = BCa_6_fu_2199_p2[62:0];

assign tmp_146_fu_2573_p2 = (64'd18446744073709551615 ^ BCi_7_fu_2485_p3);

assign tmp_147_fu_2579_p2 = (tmp_146_fu_2573_p2 & BCo_7_fu_2513_p3);

assign tmp_148_fu_2591_p2 = (64'd18446744073709551615 ^ BCo_7_fu_2513_p3);

assign tmp_149_fu_2597_p2 = (tmp_148_fu_2591_p2 & BCu_7_fu_2541_p3);

assign tmp_14_fu_1035_p3 = {{tmp_31_fu_1023_p1}, {tmp_44_fu_1027_p3}};

assign tmp_150_fu_2609_p2 = (64'd18446744073709551615 ^ BCu_7_fu_2541_p3);

assign tmp_151_fu_2615_p2 = (tmp_150_fu_2609_p2 & Eba_2_fu_2431_p2);

assign tmp_152_fu_2627_p2 = (64'd18446744073709551615 ^ Eba_2_fu_2431_p2);

assign tmp_153_fu_2633_p2 = (tmp_152_fu_2627_p2 & BCe_7_fu_2457_p3);

assign tmp_154_fu_2655_p4 = {{Ebo_1_fu_2645_p2[63:36]}};

assign tmp_155_fu_2683_p4 = {{Egu_1_fu_2673_p2[63:44]}};

assign tmp_156_fu_2711_p4 = {{Eka_1_fu_2701_p2[63:61]}};

assign tmp_157_fu_2739_p4 = {{Eme_1_fu_2729_p2[63:19]}};

assign tmp_158_fu_2767_p4 = {{Esi_1_fu_2757_p2[63:3]}};

assign tmp_159_fu_2409_p3 = BCa_6_fu_2199_p2[32'd63];

assign tmp_15_fu_1065_p4 = {{Age_1_fu_1055_p2[63:20]}};

assign tmp_160_fu_2785_p2 = (64'd18446744073709551615 ^ BCe_8_fu_2693_p3);

assign tmp_161_fu_2443_p1 = Ege_1_fu_2437_p2[19:0];

assign tmp_162_fu_2791_p2 = (tmp_160_fu_2785_p2 & BCi_8_fu_2721_p3);

assign tmp_163_fu_2471_p1 = Eki_1_fu_2465_p2[20:0];

assign tmp_164_fu_2803_p2 = (64'd18446744073709551615 ^ BCi_8_fu_2721_p3);

assign tmp_165_fu_2499_p1 = Emo_1_fu_2493_p2[42:0];

assign tmp_166_fu_2809_p2 = (tmp_164_fu_2803_p2 & BCo_8_fu_2749_p3);

assign tmp_167_fu_2527_p1 = Esu_1_fu_2521_p2[49:0];

assign tmp_168_fu_2821_p2 = (64'd18446744073709551615 ^ BCo_8_fu_2749_p3);

assign tmp_169_fu_2827_p2 = (tmp_168_fu_2821_p2 & BCu_8_fu_2777_p3);

assign tmp_16_fu_919_p1 = BCe_fu_841_p2[62:0];

assign tmp_170_fu_2839_p2 = (64'd18446744073709551615 ^ BCu_8_fu_2777_p3);

assign tmp_171_fu_2845_p2 = (tmp_170_fu_2839_p2 & BCa_8_fu_2665_p3);

assign tmp_172_fu_2857_p2 = (64'd18446744073709551615 ^ BCa_8_fu_2665_p3);

assign tmp_173_fu_2863_p2 = (tmp_172_fu_2857_p2 & BCe_8_fu_2693_p3);

assign tmp_174_fu_2911_p4 = {{Egi_1_fu_2901_p2[63:58]}};

assign tmp_175_fu_2939_p4 = {{Eko_1_fu_2929_p2[63:39]}};

assign tmp_176_fu_2967_p4 = {{Emu_1_fu_2957_p2[63:56]}};

assign tmp_177_fu_2651_p1 = Ebo_1_fu_2645_p2[35:0];

assign tmp_178_fu_2995_p4 = {{Esa_1_fu_2985_p2[63:46]}};

assign tmp_179_fu_2679_p1 = Egu_1_fu_2673_p2[43:0];

assign tmp_17_fu_923_p3 = BCe_fu_841_p2[32'd63];

assign tmp_180_fu_3013_p2 = (64'd18446744073709551615 ^ BCe_9_fu_2921_p3);

assign tmp_181_fu_2707_p1 = Eka_1_fu_2701_p2[60:0];

assign tmp_182_fu_3019_p2 = (tmp_180_fu_3013_p2 & BCi_9_fu_2949_p3);

assign tmp_183_fu_2735_p1 = Eme_1_fu_2729_p2[18:0];

assign tmp_184_fu_3031_p2 = (64'd18446744073709551615 ^ BCi_9_fu_2949_p3);

assign tmp_185_fu_2763_p1 = Esi_1_fu_2757_p2[2:0];

assign tmp_186_fu_3037_p2 = (tmp_184_fu_3031_p2 & BCo_9_fu_2977_p3);

assign tmp_187_fu_2881_p1 = Ebe_1_fu_2875_p2[62:0];

assign tmp_188_fu_3049_p2 = (64'd18446744073709551615 ^ BCo_9_fu_2977_p3);

assign tmp_189_fu_3055_p2 = (tmp_188_fu_3049_p2 & BCu_9_fu_3005_p3);

assign tmp_18_fu_1093_p4 = {{Aki_1_fu_1083_p2[63:21]}};

assign tmp_190_fu_3067_p2 = (64'd18446744073709551615 ^ BCu_9_fu_3005_p3);

assign tmp_191_fu_3073_p2 = (tmp_190_fu_3067_p2 & BCa_9_fu_2893_p3);

assign tmp_192_fu_3085_p2 = (64'd18446744073709551615 ^ BCa_9_fu_2893_p3);

assign tmp_193_fu_3091_p2 = (tmp_192_fu_3085_p2 & BCe_9_fu_2921_p3);

assign tmp_194_fu_3113_p4 = {{Ebu_1_fu_3103_p2[63:37]}};

assign tmp_195_fu_3141_p4 = {{Ega_1_fu_3131_p2[63:28]}};

assign tmp_196_fu_3169_p4 = {{Eke_1_fu_3159_p2[63:54]}};

assign tmp_197_fu_3197_p4 = {{Emi_1_fu_3187_p2[63:49]}};

assign tmp_198_fu_3225_p4 = {{Eso_1_fu_3215_p2[63:8]}};

assign tmp_199_fu_2885_p3 = Ebe_1_fu_2875_p2[32'd63];

assign tmp_19_fu_945_p1 = BCi_fu_865_p2[62:0];

assign tmp_200_fu_3243_p2 = (64'd18446744073709551615 ^ BCe_10_fu_3151_p3);

assign tmp_201_fu_2907_p1 = Egi_1_fu_2901_p2[57:0];

assign tmp_202_fu_3249_p2 = (tmp_200_fu_3243_p2 & BCi_10_fu_3179_p3);

assign tmp_203_fu_2935_p1 = Eko_1_fu_2929_p2[38:0];

assign tmp_204_fu_3261_p2 = (64'd18446744073709551615 ^ BCi_10_fu_3179_p3);

assign tmp_205_fu_2963_p1 = Emu_1_fu_2957_p2[55:0];

assign tmp_206_fu_3267_p2 = (tmp_204_fu_3261_p2 & BCo_10_fu_3207_p3);

assign tmp_207_fu_2991_p1 = Esa_1_fu_2985_p2[45:0];

assign tmp_208_fu_3279_p2 = (64'd18446744073709551615 ^ BCo_10_fu_3207_p3);

assign tmp_209_fu_3285_p2 = (tmp_208_fu_3279_p2 & BCu_10_fu_3235_p3);

assign tmp_20_fu_949_p3 = BCi_fu_865_p2[32'd63];

assign tmp_210_fu_3297_p2 = (64'd18446744073709551615 ^ BCu_10_fu_3235_p3);

assign tmp_211_fu_3303_p2 = (tmp_210_fu_3297_p2 & BCa_10_fu_3123_p3);

assign tmp_212_fu_3315_p2 = (64'd18446744073709551615 ^ BCa_10_fu_3123_p3);

assign tmp_213_fu_3321_p2 = (tmp_212_fu_3315_p2 & BCe_10_fu_3151_p3);

assign tmp_214_fu_3343_p4 = {{Ebi_1_fu_3333_p2[63:2]}};

assign tmp_215_fu_3371_p4 = {{Ego_1_fu_3361_p2[63:9]}};

assign tmp_216_fu_3399_p4 = {{Eku_1_fu_3389_p2[63:25]}};

assign tmp_217_fu_3427_p4 = {{Ema_1_fu_3417_p2[63:23]}};

assign tmp_218_fu_3455_p4 = {{Ese_1_fu_3445_p2[63:62]}};

assign tmp_219_fu_3109_p1 = Ebu_1_fu_3103_p2[36:0];

assign tmp_21_fu_1121_p4 = {{Amo_1_fu_1111_p2[63:43]}};

assign tmp_220_fu_3473_p2 = (64'd18446744073709551615 ^ BCe_11_fu_3381_p3);

assign tmp_221_fu_3137_p1 = Ega_1_fu_3131_p2[27:0];

assign tmp_222_fu_3479_p2 = (tmp_220_fu_3473_p2 & BCi_11_fu_3409_p3);

assign tmp_223_fu_3165_p1 = Eke_1_fu_3159_p2[53:0];

assign tmp_224_fu_3491_p2 = (64'd18446744073709551615 ^ BCi_11_fu_3409_p3);

assign tmp_225_fu_3193_p1 = Emi_1_fu_3187_p2[48:0];

assign tmp_226_fu_3497_p2 = (tmp_224_fu_3491_p2 & BCo_11_fu_3437_p3);

assign tmp_227_fu_3221_p1 = Eso_1_fu_3215_p2[7:0];

assign tmp_228_fu_3509_p2 = (64'd18446744073709551615 ^ BCo_11_fu_3437_p3);

assign tmp_229_fu_3515_p2 = (tmp_228_fu_3509_p2 & BCu_11_fu_3465_p3);

assign tmp_22_fu_971_p1 = BCo_fu_889_p2[62:0];

assign tmp_230_fu_3527_p2 = (64'd18446744073709551615 ^ BCu_11_fu_3465_p3);

assign tmp_231_fu_3533_p2 = (tmp_230_fu_3527_p2 & BCa_11_fu_3353_p3);

assign tmp_232_fu_3545_p2 = (64'd18446744073709551615 ^ BCa_11_fu_3353_p3);

assign tmp_233_fu_3551_p2 = (tmp_232_fu_3545_p2 & BCe_11_fu_3381_p3);

assign tmp_237_fu_3339_p1 = Ebi_1_fu_3333_p2[1:0];

assign tmp_238_fu_3367_p1 = Ego_1_fu_3361_p2[8:0];

assign tmp_239_fu_3395_p1 = Eku_1_fu_3389_p2[24:0];

assign tmp_23_fu_1149_p4 = {{Asu_1_fu_1139_p2[63:50]}};

assign tmp_240_fu_3423_p1 = Ema_1_fu_3417_p2[22:0];

assign tmp_241_fu_3451_p1 = Ese_1_fu_3445_p2[61:0];

assign tmp_24_fu_1167_p2 = (64'd18446744073709551615 ^ BCe_1_fu_1075_p3);

assign tmp_25_fu_975_p3 = BCo_fu_889_p2[32'd63];

assign tmp_26_fu_1173_p2 = (tmp_24_fu_1167_p2 & BCi_1_fu_1103_p3);

assign tmp_27_fu_997_p1 = BCu_fu_913_p2[62:0];

assign tmp_28_fu_777_p1 = round_reg_749;

assign tmp_29_fu_1001_p3 = BCu_fu_913_p2[32'd63];

assign tmp_30_fu_1191_p2 = (64'd18446744073709551615 ^ BCi_1_fu_1103_p3);

assign tmp_31_fu_1023_p1 = BCa_fu_817_p2[62:0];

assign tmp_32_fu_1197_p2 = (tmp_30_fu_1191_p2 & BCo_1_fu_1131_p3);

assign tmp_33_fu_1209_p2 = (64'd18446744073709551615 ^ BCo_1_fu_1131_p3);

assign tmp_34_fu_1215_p2 = (tmp_33_fu_1209_p2 & BCu_1_fu_1159_p3);

assign tmp_35_fu_1227_p2 = (64'd18446744073709551615 ^ BCu_1_fu_1159_p3);

assign tmp_36_fu_1233_p2 = (tmp_35_fu_1227_p2 & Aba_3_fu_1049_p2);

assign tmp_37_fu_1245_p2 = (64'd18446744073709551615 ^ Aba_3_fu_1049_p2);

assign tmp_38_fu_1251_p2 = (tmp_37_fu_1245_p2 & BCe_1_fu_1075_p3);

assign tmp_39_fu_1273_p4 = {{Abo_1_fu_1263_p2[63:36]}};

assign tmp_40_fu_1301_p4 = {{Agu_1_fu_1291_p2[63:44]}};

assign tmp_41_fu_1329_p4 = {{Aka_1_fu_1319_p2[63:61]}};

assign tmp_42_fu_1357_p4 = {{Ame_1_fu_1347_p2[63:19]}};

assign tmp_43_fu_1385_p4 = {{Asi_1_fu_1375_p2[63:3]}};

assign tmp_44_fu_1027_p3 = BCa_fu_817_p2[32'd63];

assign tmp_45_fu_1403_p2 = (64'd18446744073709551615 ^ BCe_2_fu_1311_p3);

assign tmp_46_fu_1061_p1 = Age_1_fu_1055_p2[19:0];

assign tmp_47_fu_1409_p2 = (tmp_45_fu_1403_p2 & BCi_2_fu_1339_p3);

assign tmp_48_fu_1089_p1 = Aki_1_fu_1083_p2[20:0];

assign tmp_49_fu_1421_p2 = (64'd18446744073709551615 ^ BCi_2_fu_1339_p3);

assign tmp_50_fu_1117_p1 = Amo_1_fu_1111_p2[42:0];

assign tmp_51_fu_1427_p2 = (tmp_49_fu_1421_p2 & BCo_2_fu_1367_p3);

assign tmp_52_fu_1145_p1 = Asu_1_fu_1139_p2[49:0];

assign tmp_53_fu_1439_p2 = (64'd18446744073709551615 ^ BCo_2_fu_1367_p3);

assign tmp_54_fu_1445_p2 = (tmp_53_fu_1439_p2 & BCu_2_fu_1395_p3);

assign tmp_55_fu_1457_p2 = (64'd18446744073709551615 ^ BCu_2_fu_1395_p3);

assign tmp_56_fu_1463_p2 = (tmp_55_fu_1457_p2 & BCa_2_fu_1283_p3);

assign tmp_57_fu_1475_p2 = (64'd18446744073709551615 ^ BCa_2_fu_1283_p3);

assign tmp_58_fu_1481_p2 = (tmp_57_fu_1475_p2 & BCe_2_fu_1311_p3);

assign tmp_59_fu_1529_p4 = {{Agi_1_fu_1519_p2[63:58]}};

assign tmp_60_fu_1557_p4 = {{Ako_1_fu_1547_p2[63:39]}};

assign tmp_61_fu_1585_p4 = {{Amu_1_fu_1575_p2[63:56]}};

assign tmp_62_fu_1269_p1 = Abo_1_fu_1263_p2[35:0];

assign tmp_63_fu_1613_p4 = {{Asa_1_fu_1603_p2[63:46]}};

assign tmp_64_fu_1297_p1 = Agu_1_fu_1291_p2[43:0];

assign tmp_65_fu_1631_p2 = (64'd18446744073709551615 ^ BCe_3_fu_1539_p3);

assign tmp_66_fu_1325_p1 = Aka_1_fu_1319_p2[60:0];

assign tmp_67_fu_1637_p2 = (tmp_65_fu_1631_p2 & BCi_3_fu_1567_p3);

assign tmp_68_fu_1353_p1 = Ame_1_fu_1347_p2[18:0];

assign tmp_69_fu_1649_p2 = (64'd18446744073709551615 ^ BCi_3_fu_1567_p3);

assign tmp_70_fu_1381_p1 = Asi_1_fu_1375_p2[2:0];

assign tmp_71_fu_1655_p2 = (tmp_69_fu_1649_p2 & BCo_3_fu_1595_p3);

assign tmp_72_fu_1499_p1 = Abe_1_fu_1493_p2[62:0];

assign tmp_73_fu_1667_p2 = (64'd18446744073709551615 ^ BCo_3_fu_1595_p3);

assign tmp_74_fu_1673_p2 = (tmp_73_fu_1667_p2 & BCu_3_fu_1623_p3);

assign tmp_75_fu_1685_p2 = (64'd18446744073709551615 ^ BCu_3_fu_1623_p3);

assign tmp_76_fu_1691_p2 = (tmp_75_fu_1685_p2 & BCa_3_fu_1511_p3);

assign tmp_77_fu_1703_p2 = (64'd18446744073709551615 ^ BCa_3_fu_1511_p3);

assign tmp_78_fu_1709_p2 = (tmp_77_fu_1703_p2 & BCe_3_fu_1539_p3);

assign tmp_79_fu_1731_p4 = {{Abu_1_fu_1721_p2[63:37]}};

assign tmp_80_fu_1759_p4 = {{Aga_1_fu_1749_p2[63:28]}};

assign tmp_81_fu_1787_p4 = {{Ake_1_fu_1777_p2[63:54]}};

assign tmp_82_fu_1815_p4 = {{Ami_1_fu_1805_p2[63:49]}};

assign tmp_83_fu_1843_p4 = {{Aso_1_fu_1833_p2[63:8]}};

assign tmp_84_fu_1503_p3 = Abe_1_fu_1493_p2[32'd63];

assign tmp_85_fu_1861_p2 = (64'd18446744073709551615 ^ BCe_4_fu_1769_p3);

assign tmp_86_fu_1525_p1 = Agi_1_fu_1519_p2[57:0];

assign tmp_87_fu_1867_p2 = (tmp_85_fu_1861_p2 & BCi_4_fu_1797_p3);

assign tmp_88_fu_1553_p1 = Ako_1_fu_1547_p2[38:0];

assign tmp_89_fu_1879_p2 = (64'd18446744073709551615 ^ BCi_4_fu_1797_p3);

assign tmp_90_fu_1581_p1 = Amu_1_fu_1575_p2[55:0];

assign tmp_91_fu_1885_p2 = (tmp_89_fu_1879_p2 & BCo_4_fu_1825_p3);

assign tmp_92_fu_1609_p1 = Asa_1_fu_1603_p2[45:0];

assign tmp_93_fu_1897_p2 = (64'd18446744073709551615 ^ BCo_4_fu_1825_p3);

assign tmp_94_fu_1903_p2 = (tmp_93_fu_1897_p2 & BCu_4_fu_1853_p3);

assign tmp_95_fu_1915_p2 = (64'd18446744073709551615 ^ BCu_4_fu_1853_p3);

assign tmp_96_fu_1921_p2 = (tmp_95_fu_1915_p2 & BCa_4_fu_1741_p3);

assign tmp_97_fu_1933_p2 = (64'd18446744073709551615 ^ BCa_4_fu_1741_p3);

assign tmp_98_fu_1939_p2 = (tmp_97_fu_1933_p2 & BCe_4_fu_1769_p3);

assign tmp_99_fu_1961_p4 = {{Abi_1_fu_1951_p2[63:2]}};

assign tmp_fu_771_p2 = ((round_reg_749 < 5'd24) ? 1'b1 : 1'b0);

assign tmp_s_fu_931_p3 = {{tmp_16_fu_919_p1}, {tmp_17_fu_923_p3}};

endmodule //KeccakF1600_StatePer
