{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Info: Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 10:00:55 2012 " "Info: Processing started: Tue Sep 25 10:00:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off 64bitmux -c 64bitmux " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off 64bitmux -c 64bitmux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "64bitmux.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: '64bitmux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst27\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_CLKA\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " altpll1:inst27\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] " "Warning (308010): Node  \"altpll1:inst27\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/altpll1_altpll.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/altpll1_altpll.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 120 6069 6992 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 2 " "Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " IO2 " "Warning (308010): Node  \"IO2\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 176 -1032 -864 192 "IO2" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 141 6069 6992 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " IO1 " "Warning (308010): Node  \"IO1\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 144 -1032 -864 160 "IO1" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 200 6069 6992 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl " "Info (308011): Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 274 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl " "Info (308011): Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/fls_data_formatter_lvds_rx.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 274 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " rx_inclock~clkctrl " "Info (308011): Node  \"rx_inclock~clkctrl\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 472 240 297 488 "rx_inclock" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 333 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " altpll1:inst27\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Info (308011): Node  \"altpll1:inst27\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/altpll1_altpll.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/altpll1_altpll.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 276 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 74374b:inst21\|49~12 " "Info (308011): Node  \"74374b:inst21\|49~12\"" {  } { { "74374b.bdf" "" { Schematic "c:/downloads/altera/11.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 281 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl " "Info (308011): Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/fls_data_formatter_lvds_rx.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 275 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 74374b:inst21\|49~15 " "Info (308011): Node  \"74374b:inst21\|49~15\"" {  } { { "74374b.bdf" "" { Schematic "c:/downloads/altera/11.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 284 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CL_~clkctrl " "Info (308011): Node  \"CL_~clkctrl\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 864 -896 -760 880 "CL_" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 290 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 21 " "Info (308011): Node  \"21\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 840 16 80 920 "21" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 143 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 10 " "Info (308011): Node  \"10\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1632 -720 -656 1712 "10" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 201 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 7 " "Info (308011): Node  \"7\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1272 -720 -656 1352 "7" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 204 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 5 " "Info (308011): Node  \"5\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1032 -720 -656 1112 "5" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 197 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 8 " "Info (308011): Node  \"8\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1392 -720 -656 1472 "8" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 203 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 3 " "Info (308011): Node  \"3\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 792 -720 -656 872 "3" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 199 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 6 " "Info (308011): Node  \"6\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1152 -720 -656 1232 "6" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 196 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ST_~clkctrl " "Info (308011): Node  \"ST_~clkctrl\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 168 -816 -760 184 "ST_" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 330 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 4 " "Info (308011): Node  \"4\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 912 -720 -656 992 "4" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 198 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 9 " "Info (308011): Node  \"9\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1512 -720 -656 1592 "9" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 202 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 23 " "Info (308011): Node  \"23\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1104 16 80 1184 "23" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 140 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 22 " "Info (308011): Node  \"22\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 976 16 80 1056 "22" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 142 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " LVDS_CHANNEL_6 " "Info (308011): Node  \"LVDS_CHANNEL_6\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 472 -192 -16 488 "LVDS_CHANNEL_6" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 207 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 6~feeder " "Info (308011): Node  \"6~feeder\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1152 -720 -656 1232 "6" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 420 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg3a\[3\] " "Info (308011): Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg3a\[3\]\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/fls_data_formatter_lvds_rx.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 102 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IO2 " "Info (308011): Node  \"IO2\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 176 -1032 -864 192 "IO2" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 141 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in\|dataout_l_reg\[2\] " "Info (308011): Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in\|dataout_l_reg\[2\]\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/fls_data_formatter_lvds_rx.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 52 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in\|dataout_l_reg\[4\] " "Info (308011): Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|FLS_DATA_FORMATTER_lvds_ddio_in:ddio_in\|dataout_l_reg\[4\]\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/db/fls_data_formatter_lvds_rx.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 54 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CAM_CLKA " "Info (308011): Node  \"CAM_CLKA\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1216 552 720 1232 "CAM_CLKA" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 144 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst37 " "Info (308011): Node  \"inst37\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1456 96 144 1488 "inst37" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 215 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " LVDS_CHANNEL_4(n) " "Info (308011): Node  \"LVDS_CHANNEL_4(n)\"" {  } { { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 315 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst34 " "Info (308011): Node  \"inst34\"" {  } { { "64bitmux.bdf" "" { Schematic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.bdf" { { 1392 96 144 1424 "inst34" "" } } } } { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 217 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " LVDS_CHANNEL_3(n) " "Info (308011): Node  \"LVDS_CHANNEL_3(n)\"" {  } { { "temporary_test_loc" "" { Generic "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/" { { 0 { 0 ""} 0 314 6069 6992 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 3 " "Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.drc.smsg " "Info (144001): Generated suppressed messages file E:/alanb OCIW work Sept 19 2012/M2FS Sept 19 2012/Altera backup/FLS Altera Design/64bitmux 7_20_2012 works_restored/64bitmux.drc.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 10:00:55 2012 " "Info: Processing ended: Tue Sep 25 10:00:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
