
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chathura/Desktop/maxi_final_180113/backsub_gmm_new_180110'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chathura/Desktop/maxi_final_180113/maxi_feature'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.512 ; gain = 89.984 ; free physical = 126 ; free virtual = 6030
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -166 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1163.723 ; gain = 323.527 ; free physical = 127 ; free virtual = 5929
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1634]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6150]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (1#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (2#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (2#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (3#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (4#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (5#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (6#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare' (7#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (8#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (9#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (10#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (11#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (12#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (13#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (14#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (15#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (16#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (17#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (18#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (19#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (20#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (21#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized1' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (22#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (23#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (24#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (25#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (27#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6150]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8360]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' (28#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (29#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (30#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' (31#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (32#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (33#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (33#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (33#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (33#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (35#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (36#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (37#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (38#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8639]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (39#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8360]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_5_top' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_5_addr_decoder' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_5_addr_decoder' (40#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_addr_decoder.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_5_decerr_slave' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:225]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_5_decerr_slave' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (41#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_5_top' (42#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_mmu_0' (43#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8712]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (44#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 72 connections, but only 70 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8991]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (45#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8712]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_mmu_0' (46#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_8NCF02' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9064]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (46#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (46#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (46#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (46#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (46#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (47#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (48#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (48#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized0' (48#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized1' (48#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (49#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (49#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (49#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized2' (49#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_compare__parameterized3' (49#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (50#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter' (51#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (52#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 74 connections, but only 72 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9382]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (53#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_8NCF02' (54#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9064]
INFO: [Synth 8-638] synthesizing module 'design_1_s02_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s02_mmu_0/synth/design_1_s02_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s02_mmu_0' (55#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s02_mmu_0/synth/design_1_s02_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1UQ1PUB' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9530]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/synth/design_1_auto_cc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_1' (56#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/synth/design_1_auto_cc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_1' requires 74 connections, but only 72 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9848]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_3' (57#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/synth/design_1_auto_us_3.v:57]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1UQ1PUB' (58#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9530]
INFO: [Synth 8-638] synthesizing module 'design_1_s03_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s03_mmu_0/synth/design_1_s03_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s03_mmu_0' (59#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s03_mmu_0/synth/design_1_s03_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_4T8GAF' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9996]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/synth/design_1_auto_cc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_2' (60#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/synth/design_1_auto_cc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_2' requires 74 connections, but only 72 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:10314]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/synth/design_1_auto_us_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_4' (61#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/synth/design_1_auto_us_4.v:57]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_4T8GAF' (62#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:9996]
INFO: [Synth 8-638] synthesizing module 'design_1_s04_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s04_mmu_0/synth/design_1_s04_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s04_mmu_0' (63#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s04_mmu_0/synth/design_1_s04_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_1YHCGIE' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:10462]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/synth/design_1_auto_cc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_3' (64#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/synth/design_1_auto_cc_3.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_3' requires 74 connections, but only 72 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:10780]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/synth/design_1_auto_us_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_5' (65#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/synth/design_1_auto_us_5.v:57]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_1YHCGIE' (66#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:10462]
INFO: [Synth 8-638] synthesizing module 'design_1_s05_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s05_mmu_0/synth/design_1_s05_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s05_mmu_0' (67#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s05_mmu_0/synth/design_1_s05_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's06_couplers_imp_5OWWZ8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:10928]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/synth/design_1_auto_cc_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_4' (68#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/synth/design_1_auto_cc_4.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_4' requires 74 connections, but only 72 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:11246]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/synth/design_1_auto_us_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_6' (69#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/synth/design_1_auto_us_6.v:57]
INFO: [Synth 8-256] done synthesizing module 's06_couplers_imp_5OWWZ8' (70#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:10928]
INFO: [Synth 8-638] synthesizing module 'design_1_s06_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s06_mmu_0/synth/design_1_s06_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s06_mmu_0' (71#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s06_mmu_0/synth/design_1_s06_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 's07_couplers_imp_1XVBQ51' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:11394]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/synth/design_1_auto_cc_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_5' (72#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/synth/design_1_auto_cc_5.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_5' requires 74 connections, but only 72 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:11712]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/synth/design_1_auto_us_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_7' (73#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/synth/design_1_auto_us_7.v:57]
INFO: [Synth 8-256] done synthesizing module 's07_couplers_imp_1XVBQ51' (74#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:11394]
INFO: [Synth 8-638] synthesizing module 'design_1_s07_mmu_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s07_mmu_0/synth/design_1_s07_mmu_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_s07_mmu_0' (75#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_s07_mmu_0/synth/design_1_s07_mmu_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (76#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (77#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (77#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (78#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (79#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (80#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (81#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (82#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (83#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (83#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (83#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (84#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (84#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (85#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized1' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized2' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized3' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized4' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized5' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized6' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized7' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized8' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized9' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized10' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized11' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized12' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized13' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized14' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized10' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized11' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (86#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized12' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized13' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized14' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized15' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized16' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized17' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized18' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized19' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized20' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized21' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized22' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (87#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (88#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (88#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (88#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '8' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (89#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (90#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (91#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (92#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:4694]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (93#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1634]
WARNING: [Synth 8-350] instance 'axi_mem_intercon' of module 'design_1_axi_mem_intercon_0' requires 322 connections, but only 320 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:567]
INFO: [Synth 8-638] synthesizing module 'design_1_bgsub_0_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_bgsub_0_0/synth/design_1_bgsub_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bgsub' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub.v:12]
INFO: [Synth 8-638] synthesizing module 'bgsub_AXILiteS_s_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_AXILiteS_s_axi.v:177]
INFO: [Synth 8-256] done synthesizing module 'bgsub_AXILiteS_s_axi' (94#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bgsub_CRTL_BUS_s_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_CRTL_BUS_s_axi.v:195]
INFO: [Synth 8-256] done synthesizing module 'bgsub_CRTL_BUS_s_axi' (95#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_throttl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_throttl' (96#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_throttl__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_throttl__parameterized0' (96#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_write' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo' (97#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_decoder' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:415]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_decoder' (98#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:415]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized0' (98#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized1' (98#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized2' (98#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized3' (98#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity bgsub_gmem_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity bgsub_gmem_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity bgsub_gmem_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_write' (99#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_read' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized4' (99#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_fifo__parameterized5' (99#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity bgsub_gmem_m_axi_read does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi_read' (100#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_m_axi' (101#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_throttl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_throttl' (102#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_throttl__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_throttl__parameterized0' (102#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_write' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo' (103#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized0' (103#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized1' (103#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized2' (103#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized3' (103#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity bgsub_gmem_offset_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity bgsub_gmem_offset_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity bgsub_gmem_offset_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_write' (104#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_read' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized4' (104#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_fifo__parameterized5' (104#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity bgsub_gmem_offset_m_axi_read does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi_read' (105#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'bgsub_gmem_offset_m_axi' (106#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_gmem_offset_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:457]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc_part_bgmodel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_bgmodel.v:66]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc_part_bgmodel_ram' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_bgmodel.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_bgmodel.v:27]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc_part_bgmodel_ram' (107#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_bgmodel.v:9]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc_part_bgmodel' (108#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_bgmodel.v:66]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc_part_frame_in' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_in.v:46]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc_part_frame_in_ram' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_in.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_in.v:22]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc_part_frame_in_ram' (109#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_in.v:9]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc_part_frame_in' (110#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_in.v:46]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc_part_frame_out' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_out.v:46]
INFO: [Synth 8-638] synthesizing module 'bgsub_Block_proc_part_frame_out_ram' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_out.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_out.v:22]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc_part_frame_out_ram' (111#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_out.v:9]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc_part_frame_out' (112#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc_part_frame_out.v:46]
INFO: [Synth 8-638] synthesizing module 'bgsub_process' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:354]
INFO: [Synth 8-638] synthesizing module 'bgsub_faddfsub_32ns_32ns_32_5_full_dsp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_faddfsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_ap_faddfsub_3_full_dsp_32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_faddfsub_3_full_dsp_32.vhd:200]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (113#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (113#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized0' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized1' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized2' (114#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (115#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized3' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized4' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized5' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized6' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized7' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized8' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized9' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized10' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized11' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized12' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized13' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized14' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized15' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized16' (116#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized17' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized18' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized19' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized20' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized21' (117#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized22' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized23' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized24' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized25' (118#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized26' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized27' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized28' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized29' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized30' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized31' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized32' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized33' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized34' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized35' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized36' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized37' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized37' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (119#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized38' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized38' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized39' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized39' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized40' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized40' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized41' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized41' (120#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (121#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_compare' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized42' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (121#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized42' (121#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized43' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (121#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized43' (121#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (121#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (122#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_compare' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized44' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized44' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized45' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized45' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized46' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized46' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized47' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized47' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized48' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized48' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized49' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized49' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized50' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized50' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized51' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized51' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized52' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized52' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized53' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized53' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized54' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized54' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized55' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized55' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized56' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized56' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized57' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized57' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized58' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized58' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized59' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized59' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized60' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized60' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized61' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized61' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized62' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized62' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized63' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized63' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized64' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized64' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized65' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized65' (123#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (124#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (125#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (126#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized66' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized66' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized67' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized67' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized68' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized68' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized69' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized69' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized70' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized70' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized71' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized71' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized72' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized72' (127#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (128#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (129#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'bgsub_ap_faddfsub_3_full_dsp_32' (130#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'bgsub_faddfsub_32ns_32ns_32_5_full_dsp' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_faddfsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_fmul_32ns_32ns_32_4_max_dsp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_ap_fmul_2_max_dsp_32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fmul_2_max_dsp_32.vhd:196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized148' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized73' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized150' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized73' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized74' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized74' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized75' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized75' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized76' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized76' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized77' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized77' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized78' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized78' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized79' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized79' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized80' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized80' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized81' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized81' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized82' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized82' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized83' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized83' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized84' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized84' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized85' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized85' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized86' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized86' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized87' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized87' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (131#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (132#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:47006]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized88' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized88' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized89' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized89' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized90' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized90' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized91' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized91' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized92' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized92' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized93' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized93' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized94' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized94' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized95' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized95' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized96' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized96' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized97' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized97' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized98' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized98' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized99' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized99' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized100' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized100' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized101' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized101' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized102' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized102' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized103' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized103' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized104' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized104' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized105' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized105' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized106' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized106' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized107' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized107' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized108' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized108' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized109' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized109' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized110' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized110' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized111' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized111' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized112' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized112' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized113' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized113' (133#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized114' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized114' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized115' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized115' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized116' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized116' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized117' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized117' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized118' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized118' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized119' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized119' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized120' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized120' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized121' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized121' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized122' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized122' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized123' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized123' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized124' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized124' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized125' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized125' (134#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (135#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49216]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (136#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (137#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized126' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized126' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized127' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized127' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized128' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized128' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized129' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized129' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized130' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized130' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized131' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized131' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized132' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized132' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized1' (138#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'bgsub_ap_fmul_2_max_dsp_32' (139#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bgsub_fmul_32ns_32ns_32_4_max_dsp' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_fdiv_32ns_32ns_32_16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_ap_fdiv_14_no_dsp_32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_div' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:46042]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44953]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized133' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized133' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized134' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized134' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (140#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized135' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized135' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized136' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized136' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized137' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized137' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized138' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized138' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized139' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized139' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized140' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized140' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized141' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized141' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized142' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized142' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized143' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized143' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized144' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized144' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized145' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized145' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized146' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized146' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized147' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized147' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized148' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized148' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized149' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized149' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized150' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized150' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized151' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized151' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized152' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized152' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized153' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized153' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized154' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized154' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized155' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized155' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized156' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized156' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized157' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized157' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized158' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized158' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized159' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized159' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized160' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized160' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized161' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized161' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized162' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized162' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized163' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized163' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized3' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized164' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized164' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized165' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized165' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized166' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized166' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized167' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized167' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized168' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized168' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized169' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized169' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized170' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized170' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized171' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized171' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized4' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized172' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized172' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized173' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized173' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized174' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized174' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized175' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized175' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized176' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized176' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized177' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized177' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized178' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized178' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized179' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized179' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized5' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized180' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized180' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized181' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized181' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized182' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized182' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized183' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized183' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized184' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized184' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized185' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized185' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized186' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized186' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized187' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized187' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized6' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized188' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized188' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized189' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized189' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized190' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized190' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized191' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized191' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized192' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized192' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized193' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized193' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized194' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized194' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized195' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized195' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized7' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized196' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized196' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized197' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized197' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized198' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized198' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized199' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized199' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized200' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized200' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized201' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized201' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized202' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized202' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized203' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized203' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized8' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized204' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized204' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized205' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized205' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized206' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized206' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized207' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized207' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized208' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized208' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized209' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized209' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized210' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized210' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized211' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized211' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized9' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized212' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized212' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized213' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized213' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized214' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized214' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized215' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized215' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized216' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized216' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized217' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized217' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized218' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized218' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized219' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized219' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized10' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized220' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized220' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized221' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized221' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized222' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized222' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized223' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized223' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized224' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized224' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized225' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized225' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized226' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized226' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized227' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized227' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized11' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized228' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized228' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized229' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized229' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized230' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized230' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized231' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized231' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized232' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized232' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized233' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized233' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized234' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized234' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized235' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized235' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized12' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44696]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized236' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized236' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized237' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized237' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized238' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized238' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized239' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized239' (141#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44953]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45340]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized240' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized240' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized241' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized241' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized242' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized242' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized243' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized243' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized244' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized244' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized245' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized245' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized246' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized246' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized247' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized247' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized248' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized248' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized249' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized249' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized250' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized250' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized251' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized251' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized252' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized252' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized253' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized253' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized254' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized254' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized255' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized255' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized256' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized256' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized257' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized257' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized258' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized258' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized259' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized259' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized260' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized260' (142#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45340]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized261' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized261' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized262' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized262' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized263' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized263' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized264' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized264' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized265' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized265' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized266' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized266' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized267' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized267' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized268' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized268' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized269' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized269' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized270' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized270' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized271' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized271' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized272' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized272' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized273' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized273' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized274' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized274' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized275' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized275' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized276' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized276' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized277' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized277' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized278' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized278' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized279' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized279' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized280' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized280' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (143#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized281' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized281' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized282' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized282' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized283' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized283' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized284' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized284' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (144#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (145#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized285' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' (145#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized285' (145#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (145#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:46042]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized286' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized577' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized577' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized286' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized287' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized579' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized579' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized287' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized288' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized581' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized581' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized288' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized289' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized583' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized583' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized289' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized290' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized585' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized585' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized290' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized291' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized587' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized587' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized291' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized292' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized589' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized589' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized292' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized3 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized3' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized3' (146#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'bgsub_ap_fdiv_14_no_dsp_32' (147#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bgsub_fdiv_32ns_32ns_32_16' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_sitofp_32ns_32_6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_ap_sitofp_4_no_dsp_32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized590' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized590' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40596]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized293' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized592' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized592' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized293' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized294' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized594' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized594' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized294' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized295' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized596' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized596' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized295' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized296' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized598' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized598' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized296' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized297' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized600' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized600' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized297' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized298' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized602' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized602' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized298' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized299' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized604' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized604' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized299' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized300' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized606' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized606' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized300' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized301' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized608' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized608' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized301' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized302' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized610' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized610' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized302' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized303' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized612' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized612' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized303' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized304' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized614' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized614' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized304' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized305' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized616' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized616' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized305' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized306' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized618' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized618' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized306' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized307' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized620' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized620' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized307' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized308' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized622' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized622' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized308' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized309' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized624' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized624' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized309' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized310' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized626' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized626' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized310' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized311' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized628' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized628' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized311' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized312' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized630' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized630' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized312' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized313' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized632' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized632' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized313' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized314' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized634' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized634' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized314' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized315' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized636' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized636' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized315' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized316' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized638' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized638' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized316' (148#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized317' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized640' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized640' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized317' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized318' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized642' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized642' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized318' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized319' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized644' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized644' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized319' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28359]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized320' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized646' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized646' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized320' (149#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31999]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29730]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized321' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized648' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized648' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized321' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized322' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized650' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized650' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized322' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized323' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized652' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized652' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized323' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized324' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized654' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized654' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized324' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized325' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized656' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized656' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized325' (150#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (151#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29730]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30592]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized326' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized658' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized658' (151#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized326' (151#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized327' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized660' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized660' (151#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized327' (151#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30502]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized328' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized662' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized662' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized328' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized329' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized664' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized664' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized329' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized330' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized666' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized666' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized330' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized331' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized668' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized668' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized331' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized332' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized670' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized670' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized332' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized333' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized672' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized672' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized333' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized334' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized674' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized674' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized334' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized335' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized676' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized676' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized335' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized336' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized678' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized678' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized336' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized337' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized680' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized680' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized337' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized338' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized682' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized682' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized338' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized339' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized684' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized684' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized339' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized340' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized686' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized686' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized340' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized341' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized688' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized688' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized341' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized342' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized690' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized690' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized342' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized343' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized692' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized692' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized343' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized344' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized694' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized694' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized344' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized345' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized696' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized696' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized345' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized346' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized698' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized698' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized346' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized347' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized700' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized700' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized347' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized348' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized702' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized702' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized348' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized349' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized704' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized704' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized349' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35407]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40282]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized350' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized706' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized706' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized350' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized351' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized708' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized708' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized351' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized352' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized710' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized710' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized352' (152#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (153#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40282]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized353' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized712' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized712' (153#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized353' (153#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (153#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:40596]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized354' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized714' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized714' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized354' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized355' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized716' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized716' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized355' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized356' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized718' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized718' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized356' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized357' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized720' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized720' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized357' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized358' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized722' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized722' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized358' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized359' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized724' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized724' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized359' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized360' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized726' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized726' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized360' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized5 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized5 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized5' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized5' (154#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'bgsub_ap_sitofp_4_no_dsp_32' (155#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bgsub_sitofp_32ns_32_6' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_fcmp_32ns_32ns_1_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_ap_fcmp_0_no_dsp_32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized727' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized727' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:42697]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized361' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized729' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized729' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized361' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized362' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized731' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized731' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized362' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (156#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28873]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28878]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized363' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized733' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized733' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized363' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized4 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized364' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized735' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized735' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized364' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29049]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized365' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized737' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized737' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized365' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (157#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29049]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized366' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized739' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized739' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized366' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized367' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized741' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized741' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized367' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized368' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized743' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized743' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized368' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized369' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized745' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized745' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized369' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized370' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized747' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized747' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized370' (158#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:42697]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized371' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized749' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized749' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized371' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized372' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized751' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized751' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized372' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized373' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized753' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized753' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized373' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized374' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized755' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized755' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized374' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized375' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized757' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized757' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized375' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized376' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized759' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized759' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized376' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized377' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized761' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized761' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized377' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized7 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized7 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized7' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized7' (159#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'bgsub_ap_fcmp_0_no_dsp_32' (160#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'bgsub_fcmp_32ns_32ns_1_1' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_fsqrt_32ns_32ns_32_12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fsqrt_32ns_32ns_32_12.v:11]
INFO: [Synth 8-638] synthesizing module 'bgsub_ap_fsqrt_10_no_dsp_32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fsqrt_10_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized762' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized762' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44263]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized378' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized764' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized764' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized378' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized379' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized766' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized766' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized379' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43487]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized380' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized768' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized768' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized380' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized381' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized770' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized770' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized381' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (161#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized382' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized772' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized772' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized382' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized383' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized774' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized774' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized383' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized384' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized776' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized776' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized384' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized385' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized778' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized778' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized385' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized0' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized386' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized780' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized780' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized386' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized387' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized782' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized782' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized387' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized388' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized784' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized784' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized388' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized389' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized786' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized786' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized389' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized390' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized788' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized788' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized390' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized391' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized790' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized790' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized391' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized1' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized392' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized792' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized792' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized392' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized393' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized794' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized794' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized393' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized394' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized796' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized796' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized394' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized395' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized798' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized798' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized395' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized2' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized396' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized800' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized800' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized396' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized397' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized802' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized802' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized397' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized398' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized804' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized804' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized398' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized399' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized806' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized806' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized399' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized3' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized400' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized808' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized808' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized400' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized401' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized810' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized810' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized401' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized402' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized812' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized812' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized402' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized403' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized814' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized814' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized403' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized404' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized816' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized816' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized404' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized405' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized818' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized818' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized405' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized4' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized406' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized820' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized820' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized406' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized407' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized822' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized822' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized407' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized408' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized824' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized824' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized408' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized409' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized826' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized826' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized409' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized5' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized410' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized828' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized828' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized410' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized411' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized830' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized830' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized411' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized412' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized832' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized832' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized412' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized413' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized834' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized834' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized413' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized6' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized414' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized836' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized836' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized414' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized415' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized838' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized838' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized415' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized416' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized840' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized840' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized416' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized45' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized417' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized842' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized842' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized417' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized418' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized844' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized844' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized418' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized419' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized846' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized846' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized419' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized45' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized7' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized420' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized848' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized848' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized420' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized421' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized850' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized850' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized421' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized422' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized852' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized852' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized422' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized46' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized423' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized854' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized854' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized423' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized46' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized8' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized424' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized856' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized856' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized424' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized425' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized858' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized858' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized425' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized426' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized860' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized860' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized426' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized47' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized427' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized862' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized862' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized427' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized47' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized9' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized428' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized864' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized864' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized428' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized429' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized866' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized866' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized429' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized430' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized868' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized868' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized430' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized48' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized431' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized870' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized870' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized431' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized432' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized872' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized872' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized432' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized433' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized874' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized874' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized433' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized48' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized10' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized434' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized876' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized876' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized434' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized435' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized878' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized878' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized435' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized436' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized880' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized880' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized436' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized49' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized437' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized882' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized882' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized437' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized49' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized11' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized438' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized884' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized884' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized438' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized439' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized886' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized886' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized439' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized50' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized440' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized888' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized888' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized440' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized50' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized12' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized441' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized890' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized890' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized441' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized442' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized892' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized892' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized442' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized51' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized443' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized894' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized894' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized443' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized444' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized896' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized896' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized444' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized445' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized898' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized898' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized445' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized51' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized13' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized446' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized900' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized900' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized446' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized447' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized902' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized902' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized447' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized52' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized448' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized904' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized904' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized448' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized52' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized14' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized449' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized906' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized906' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized449' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized450' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized908' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized908' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized450' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized53' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized451' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized910' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized910' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized451' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized53' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized15' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized452' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized912' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized912' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized452' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized453' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized914' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized914' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized453' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized54' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized454' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized916' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized916' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized454' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized455' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized918' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized918' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized455' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized456' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized920' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized920' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized456' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized54' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized16' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized457' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized922' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized922' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized457' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized458' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized924' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized924' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized458' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized55' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized459' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized926' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized926' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized459' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized55' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized17' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized460' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized928' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized928' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized460' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized461' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized930' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized930' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized461' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized56' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized462' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized932' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized932' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized462' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized56' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized18' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized463' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized934' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized934' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized463' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized464' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized936' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized936' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized464' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized57' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized465' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized938' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized938' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized465' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized466' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized940' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized940' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized466' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized467' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized942' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized942' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized467' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized57' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized19' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized468' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized944' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized944' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized468' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized469' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized946' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized946' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized469' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized58' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized470' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized948' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized948' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized470' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized58' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized20' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized471' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized950' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized950' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized471' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized472' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized952' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized952' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized472' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized59' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized473' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized954' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized954' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized473' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized59' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized21' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized474' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized956' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized956' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized474' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized475' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized958' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized958' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized475' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized60' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized476' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized960' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized960' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized476' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized477' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized962' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized962' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized477' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized478' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized964' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized964' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized478' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized60' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized22' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized479' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized966' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized966' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized479' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized480' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized968' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized968' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized480' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized61' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized481' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized970' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized970' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized481' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized61' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized23' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43169]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized482' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized972' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized972' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized482' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized483' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized974' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized974' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized483' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized484' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized976' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized976' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized484' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized485' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized978' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized978' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized485' (162#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43487]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_exp' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43865]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized486' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized980' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized980' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized486' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized487' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized982' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized982' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized487' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized488' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized984' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized984' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized488' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized489' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized986' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized986' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized489' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized490' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized988' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized988' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized490' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized491' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized990' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized990' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized491' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized492' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized992' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized992' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized492' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized493' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized994' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized994' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized493' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized494' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized996' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized996' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized494' (163#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_exp' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43865]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized495' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized998' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized998' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized495' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized496' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1000' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1000' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized496' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized497' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1002' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1002' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized497' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized498' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1004' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1004' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized498' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized499' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1006' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1006' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized499' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized500' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1008' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1008' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized500' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized501' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1010' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1010' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized501' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized502' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1012' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1012' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized502' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized503' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1014' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1014' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized503' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized504' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1016' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1016' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized504' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized505' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1018' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1018' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized505' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized506' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1020' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1020' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized506' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized507' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1022' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1022' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized507' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized508' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1024' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1024' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized508' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized509' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1026' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1026' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized509' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized510' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1028' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1028' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized510' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized511' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1030' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1030' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized511' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized512' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1032' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1032' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized512' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized513' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1034' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1034' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized513' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized62' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized514' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1036' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1036' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized514' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized62' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized515' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1038' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1038' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized515' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized63' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized516' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1040' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1040' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized516' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized63' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized64' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized517' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1042' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1042' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized517' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized64' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized1 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35407]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized518' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1044' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1044' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized518' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized1' (164#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:44263]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized519' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1046' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1046' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized519' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized520' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1048' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1048' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized520' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized521' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1050' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1050' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized521' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized522' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1052' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1052' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized522' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized523' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1054' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1054' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized523' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized524' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1056' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1056' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized524' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_delay__parameterized525' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1058' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1058' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_delay__parameterized525' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized9 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized9 does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized9' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized9' (165#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'bgsub_ap_fsqrt_10_no_dsp_32' (166#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/ip/bgsub_ap_fsqrt_10_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bgsub_fsqrt_32ns_32ns_32_12' (167#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_fsqrt_32ns_32ns_32_12.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:3829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:4099]
INFO: [Synth 8-256] done synthesizing module 'bgsub_process' (168#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5023]
INFO: [Synth 8-256] done synthesizing module 'bgsub_Block_proc' (169#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'bgsub' (170#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_bgsub_0_0' (171#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_bgsub_0_0/synth/design_1_bgsub_0_0.v:57]
WARNING: [Synth 8-350] instance 'bgsub_0' of module 'design_1_bgsub_0_0' requires 107 connections, but only 103 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:888]
INFO: [Synth 8-638] synthesizing module 'design_1_feature_0_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_0/synth/design_1_feature_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'feature' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12]
INFO: [Synth 8-638] synthesizing module 'feature_AXILiteS_s_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_AXILiteS_s_axi.v:177]
INFO: [Synth 8-256] done synthesizing module 'feature_AXILiteS_s_axi' (172#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'feature_CRTL_BUS_s_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_s_axi.v:187]
INFO: [Synth 8-256] done synthesizing module 'feature_CRTL_BUS_s_axi' (173#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_CRTL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_throttl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_throttl' (174#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_throttl__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_throttl__parameterized0' (174#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_write' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo' (175#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_decoder' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:415]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_decoder' (176#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:415]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized0' (176#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized1' (176#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized2' (176#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized3' (176#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity feature_gmem_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity feature_gmem_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity feature_gmem_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_write' (177#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_read' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized4' (177#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_m_axi_fifo__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_fifo__parameterized5' (177#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity feature_gmem_m_axi_read does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi_read' (178#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_m_axi' (179#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_throttl' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_throttl' (180#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_throttl__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:431]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_throttl__parameterized0' (180#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:431]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_write' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo' (181#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_decoder' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:415]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_decoder' (182#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:415]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized0' (182#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized1' (182#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized2' (182#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized3' (182#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
WARNING: [Synth 8-3848] Net AWREGION in module/entity feature_gmem_offset_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:1219]
WARNING: [Synth 8-3848] Net WID in module/entity feature_gmem_offset_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:1224]
WARNING: [Synth 8-3848] Net WUSER in module/entity feature_gmem_offset_m_axi_write does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:1228]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_write' (183#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:1189]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_read' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:483]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized4' (183#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-638] synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_fifo__parameterized5' (183#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:310]
WARNING: [Synth 8-3848] Net ARREGION in module/entity feature_gmem_offset_m_axi_read does not have driver. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:512]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi_read' (184#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:483]
INFO: [Synth 8-256] done synthesizing module 'feature_gmem_offset_m_axi' (185#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_gmem_offset_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_featureHist' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:11]
INFO: [Synth 8-638] synthesizing module 'feature_featureHist_memcore' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist_memcore.v:66]
INFO: [Synth 8-638] synthesizing module 'feature_featureHist_memcore_ram' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist_memcore.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'feature_featureHist_memcore_ram' (186#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'feature_featureHist_memcore' (187#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'feature_featureHist' (188#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_featureHist.v:11]
INFO: [Synth 8-638] synthesizing module 'feature_Loop_memcpy_boundingBoxes_boun' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:621]
INFO: [Synth 8-256] done synthesizing module 'feature_Loop_memcpy_boundingBoxes_boun' (189#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_boundingBoxes_boun.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_Loop_memset_featureHist_proc1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:274]
INFO: [Synth 8-638] synthesizing module 'feature_Loop_memset_featureHist_proc1_rgb_i' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1_rgb_i.v:58]
INFO: [Synth 8-638] synthesizing module 'feature_Loop_memset_featureHist_proc1_rgb_i_ram' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1_rgb_i.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1_rgb_i.v:25]
INFO: [Synth 8-256] done synthesizing module 'feature_Loop_memset_featureHist_proc1_rgb_i_ram' (190#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1_rgb_i.v:9]
INFO: [Synth 8-256] done synthesizing module 'feature_Loop_memset_featureHist_proc1_rgb_i' (191#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1_rgb_i.v:58]
INFO: [Synth 8-638] synthesizing module 'feature_mul_mul_18ns_16s_34_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_mul_mul_18ns_16s_34_1.v:14]
INFO: [Synth 8-638] synthesizing module 'feature_mul_mul_18ns_16s_34_1_DSP48_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_mul_mul_18ns_16s_34_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'feature_mul_mul_18ns_16s_34_1_DSP48_0' (192#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_mul_mul_18ns_16s_34_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'feature_mul_mul_18ns_16s_34_1' (193#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_mul_mul_18ns_16s_34_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:2121]
INFO: [Synth 8-256] done synthesizing module 'feature_Loop_memset_featureHist_proc1' (194#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:10]
INFO: [Synth 8-638] synthesizing module 'feature_Loop_memcpy_featureh_featureHi' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_featureh_featureHi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_featureh_featureHi.v:166]
INFO: [Synth 8-256] done synthesizing module 'feature_Loop_memcpy_featureh_featureHi' (195#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memcpy_featureh_featureHi.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_frame_in_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_frame_in_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_frame_in_channel_shiftReg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_frame_in_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_frame_in_channel_shiftReg' (196#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_frame_in_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_frame_in_channel' (197#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_frame_in_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_featureh_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_featureh_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_featureh_channel_shiftReg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_featureh_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_featureh_channel_shiftReg' (198#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_featureh_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_featureh_channel' (199#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_featureh_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_3_loc_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_3_loc_channel_shiftReg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_3_loc_channel_shiftReg' (200#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_3_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_3_loc_channel' (201#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_3_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_2_loc_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_2_loc_channel_shiftReg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_2_loc_channel_shiftReg' (202#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_2_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_2_loc_channel' (203#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_2_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_1_loc_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_1_loc_channel_shiftReg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_1_loc_channel_shiftReg' (204#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_1_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_1_loc_channel' (205#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_1_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_0_loc_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_0_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_feature_boundingBoxes_0_loc_channel_shiftReg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_0_loc_channel_shiftReg' (206#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_0_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_feature_boundingBoxes_0_loc_channel' (207#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/FIFO_feature_boundingBoxes_0_loc_channel.v:45]
INFO: [Synth 8-256] done synthesizing module 'feature' (208#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_feature_0_0' (209#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_0/synth/design_1_feature_0_0.v:57]
WARNING: [Synth 8-350] instance 'feature_0' of module 'design_1_feature_0_0' requires 107 connections, but only 103 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:992]
INFO: [Synth 8-638] synthesizing module 'design_1_feature_0_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_1/synth/design_1_feature_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_feature_0_1' (210#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_1/synth/design_1_feature_0_1.v:57]
WARNING: [Synth 8-350] instance 'feature_1' of module 'design_1_feature_0_1' requires 107 connections, but only 103 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1096]
INFO: [Synth 8-638] synthesizing module 'design_1_feature_0_2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_2/synth/design_1_feature_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_feature_0_2' (211#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_feature_0_2/synth/design_1_feature_0_2.v:57]
WARNING: [Synth 8-350] instance 'feature_2' of module 'design_1_feature_0_2' requires 107 connections, but only 103 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1200]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (212#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (213#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (214#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (215#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (216#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:448]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (217#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 112 connections, but only 107 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:4773]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6555]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (218#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6555]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6687]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6687]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6819]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/synth/design_1_auto_cc_6.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized6' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized12' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized13' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized14' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized9' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized0' (219#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_6' (220#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/synth/design_1_auto_cc_6.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_6' requires 42 connections, but only 40 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6982]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:6819]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7025]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/synth/design_1_auto_cc_7.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized10' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized10' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized10' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized10' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized17' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized11' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized11' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized11' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized11' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized18' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized12' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized19' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized13' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized20' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized14' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized4' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized1' (221#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_7' (222#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/synth/design_1_auto_cc_7.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_7' requires 42 connections, but only 40 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7188]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7025]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7231]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/synth/design_1_auto_cc_8.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized22' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized15' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized15' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized15' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized15' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized23' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized16' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized16' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized16' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized16' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized24' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized17' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized25' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized20' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized20' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized20' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized18' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized20' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized20' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized20' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized26' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized19' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized21' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized5' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized2' (223#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_8' (224#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/synth/design_1_auto_cc_8.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_8' requires 42 connections, but only 40 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7394]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7231]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1DRAFME' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7437]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_9' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/synth/design_1_auto_cc_9.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized27' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized28' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized20' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized20' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized20' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized20' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized29' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized21' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized21' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized21' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized21' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized21' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized30' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized22' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized22' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized31' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized25' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized25' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized25' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized23' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized25' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized25' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized25' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized32' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized26' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized26' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized26' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized24' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized26' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized26' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized26' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized6' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized3' (225#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_9' (226#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/synth/design_1_auto_cc_9.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_9' requires 42 connections, but only 40 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7600]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1DRAFME' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7437]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_OX6XV8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7643]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_10' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/synth/design_1_auto_cc_10.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized33' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized34' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized25' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized25' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized25' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized25' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized35' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized26' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized26' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized26' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized26' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized36' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized27' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized37' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized37' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized30' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized30' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized30' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized28' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized30' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized30' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized30' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized38' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized38' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized31' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized31' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized31' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized29' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized31' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized31' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized31' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized7' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized4' (227#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_10' (228#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/synth/design_1_auto_cc_10.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_10' requires 42 connections, but only 40 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7806]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_OX6XV8' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7643]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1EMYTCL' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7849]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_11' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/synth/design_1_auto_cc_11.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized39' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized39' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized40' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized40' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized30' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized30' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized30' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized30' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized41' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized41' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized31' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized31' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized31' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized31' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized42' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized42' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized32' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized43' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized43' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized35' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized35' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized35' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized33' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized35' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized35' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized35' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized35' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized44' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized44' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized36' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized36' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized36' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized34' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized34' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized36' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized36' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized36' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized36' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized8' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized5' (229#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_11' (230#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/synth/design_1_auto_cc_11.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_11' requires 42 connections, but only 40 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8012]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1EMYTCL' (231#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:7849]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8055]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (232#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (233#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (234#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (235#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (236#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (237#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (237#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (238#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (239#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (240#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (240#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (240#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (241#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (242#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (242#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (243#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:8055]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (244#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized19' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized19' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized20' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized20' (245#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (246#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (246#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (247#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (248#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:4773]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_142M_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/synth/design_1_rst_processing_system7_0_142M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (249#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (250#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (251#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (252#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (253#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (254#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_142M_0' (255#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/synth/design_1_rst_processing_system7_0_142M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_142M' of module 'design_1_rst_processing_system7_0_142M_0' requires 10 connections, but only 7 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1607]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_250M_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/synth/design_1_rst_processing_system7_0_250M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_250M_0' (256#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/synth/design_1_rst_processing_system7_0_250M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_250M' of module 'design_1_rst_processing_system7_0_250M_0' requires 10 connections, but only 6 given [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:1615]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (257#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (258#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (259#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (260#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (260#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (261#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (262#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (263#1) [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:59 ; elapsed = 00:05:27 . Memory (MB): peak = 1603.707 ; gain = 763.512 ; free physical = 174 ; free virtual = 5471
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49382]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:49290]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28186]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:03 ; elapsed = 00:05:32 . Memory (MB): peak = 1603.707 ; gain = 763.512 ; free physical = 170 ; free virtual = 5472
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45458]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45473]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_688/bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43934]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45458]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45473]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_697/bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43934]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45458]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45473]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_706/bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43934]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60149]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45458]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:45473]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/bgsub_0/inst/bgsub_Block_proc_U0/grp_bgsub_process_fu_715/bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:43934]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_142M_0/design_1_rst_processing_system7_0_142M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_142M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_250M_0/design_1_rst_processing_system7_0_250M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_250M'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_3/design_1_auto_cc_3_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_4/design_1_auto_cc_4_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_6/design_1_auto_cc_6_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_7/design_1_auto_cc_7_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/design_1_auto_cc_8_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/design_1_auto_cc_8_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_8/design_1_auto_cc_8_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/design_1_auto_cc_9_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/design_1_auto_cc_9_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_9/design_1_auto_cc_9_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/design_1_auto_cc_10_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/design_1_auto_cc_10_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_10/design_1_auto_cc_10_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/design_1_auto_cc_11_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m07_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/design_1_auto_cc_11_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m07_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_11/design_1_auto_cc_11_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  FDE => FDRE: 88 instances
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:01 . Memory (MB): peak = 2124.566 ; gain = 0.000 ; free physical = 105 ; free virtual = 5075
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12631 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:41 ; elapsed = 00:08:33 . Memory (MB): peak = 2124.566 ; gain = 1284.371 ; free physical = 238 ; free virtual = 5173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:41 ; elapsed = 00:08:34 . Memory (MB): peak = 2124.566 ; gain = 1284.371 ; free physical = 238 ; free virtual = 5173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 180).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 185).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 195).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 200).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 205).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s04_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 215).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 220).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 225).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s06_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 230).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 235).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s07_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 240).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 266).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 271).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 276).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 281).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m07_couplers/auto_cc/inst. (constraint file  /home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.runs/synth_1/dont_touch.xdc, line 286).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s02_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s03_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s04_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s04_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s05_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s06_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s06_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s07_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s07_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bgsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/feature_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/feature_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/feature_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_142M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_250M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:42 ; elapsed = 00:08:36 . Memory (MB): peak = 2124.566 ; gain = 1284.371 ; free physical = 235 ; free virtual = 5172
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_decerr_slave.v:278]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:441]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:577]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_mmu_v2_1/hdl/verilog/axi_mmu_v2_1_top.v:435]
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:122]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:436]
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address8" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address10" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address11" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address12" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address13" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address14" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address17" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address18" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address19" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address20" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address21" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address22" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address23" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address24" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address25" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address26" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address27" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address28" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'sum_cast_reg_1969_reg[63:10]' into 'sum2_cast_reg_1951_reg[63:10]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:4117]
INFO: [Synth 8-4471] merging register 'mptr_1_sum_cast_reg_2099_reg[13:13]' into 'kHit_4_cast_reg_1994_reg[2:2]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:3873]
INFO: [Synth 8-4471] merging register 'tmp_8_reg_2118_reg[1:0]' into 'tmp_s_reg_2008_reg[1:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:3989]
INFO: [Synth 8-4471] merging register 'tmp_33_reg_2245_reg[1:0]' into 'tmp_s_reg_2008_reg[1:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:3923]
INFO: [Synth 8-4471] merging register 'bgmodel_addr_10_reg_2251_reg[1:0]' into 'bgmodel_addr_reg_2124_reg[1:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:4127]
INFO: [Synth 8-4471] merging register 'bgmodel_addr_15_reg_2304_reg[1:0]' into 'bgmodel_addr_reg_2124_reg[1:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:4128]
INFO: [Synth 8-4471] merging register 'bgmodel_addr_16_reg_2314_reg[1:0]' into 'tmp_s_reg_2008_reg[1:0]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_process.v:4129]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_794_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_852_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_826_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1777_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_26_fu_1521_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "exitcond4_fu_1680_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs2_fu_971_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_1301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_1396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_1414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs11_fu_1875_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs10_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1589_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_794_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_852_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_826_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1777_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_26_fu_1521_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "exitcond4_fu_1680_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs2_fu_971_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs9_fu_1175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_1301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_1396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_1414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs11_fu_1875_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs10_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1589_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs7_fu_1462_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_639_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_kForeground_fu_1909_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kForeground1_reg_590" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kForeground1_reg_590" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kForeground3_1_reg_442" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'bgmodel_addr_17_reg_1630_reg[31:31]' into 'tmp_116_cast_reg_1581_reg[30:30]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5424]
INFO: [Synth 8-4471] merging register 'bgmodel_addr_18_reg_1676_reg[31:31]' into 'tmp_116_cast_reg_1581_reg[30:30]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5428]
INFO: [Synth 8-4471] merging register 'bgmodel_addr_19_reg_1722_reg[31:31]' into 'tmp_116_cast_reg_1581_reg[30:30]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5432]
INFO: [Synth 8-4471] merging register 'bgmodel_addr_20_reg_1768_reg[31:31]' into 'tmp_116_cast_reg_1581_reg[30:30]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bgsub_v1_0/hdl/verilog/bgsub_Block_proc.v:5436]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_773_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_906_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_978_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_1387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_1418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond13_fu_1443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond14_fu_1474_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_1499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1530_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_773_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_906_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_978_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1250_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_1387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_1418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond13_fu_1443_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond14_fu_1474_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond15_fu_1499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond16_fu_1530_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_13_7_cast_i_reg_1703_reg[16:16]' into 'tmp_91_cast_i_reg_1698_reg[16:16]' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1953]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_1747_reg' and it is trimmed from '11' to '9' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1036]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_691_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_768_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_i_fu_889_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1215_i_fu_907_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_691_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_768_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:33 ; elapsed = 00:09:31 . Memory (MB): peak = 2124.566 ; gain = 1284.371 ; free physical = 225 ; free virtual = 5203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0 |           1|     33669|
|2     |design_1_axi_mem_intercon_0__GB1 |           1|     15110|
|3     |bgsub_process                    |           4|     21793|
|4     |bgsub_Block_proc__GC0            |           1|      6808|
|5     |bgsub__GC0                       |           1|      8728|
|6     |feature                          |           3|     15689|
|7     |design_1__GC0                    |           1|     12059|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:07:36 ; elapsed = 00:09:37 . Memory (MB): peak = 2124.570 ; gain = 1284.375 ; free physical = 219 ; free virtual = 5202
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:122]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0__GB0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_0__GB0 has unconnected port M00_ARESETN[0]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '10' to '9' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '15' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '22' to '21' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_1736_reg' and it is trimmed from '33' to '32' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:1034]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/feature_v1_0/hdl/verilog/feature_Loop_memset_featureHist_proc1.v:2075]
DSP Report: Generating DSP feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p, operation Mode is: (A:0x11112)*B.
DSP Report: operator feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p is absorbed into DSP feature_mul_mul_18ns_16s_34_1_U7/feature_mul_mul_18ns_16s_34_1_DSP48_0_U/p.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:09:44 ; elapsed = 00:19:51 . Memory (MB): peak = 2144.211 ; gain = 1304.016 ; free physical = 402 ; free virtual = 3987
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:09:44 ; elapsed = 00:19:51 . Memory (MB): peak = 2144.211 ; gain = 1304.016 ; free physical = 402 ; free virtual = 3986

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0 |           1|     34405|
|2     |design_1_axi_mem_intercon_0__GB1 |           1|     16104|
|3     |bgsub_process                    |           4|     22556|
|4     |bgsub_Block_proc__GC0            |           1|      7829|
|5     |bgsub__GC0                       |           1|      9211|
|6     |feature                          |           3|     16956|
|7     |design_1__GC0                    |           1|     11932|
+------+---------------------------------+------------+----------+
INFO: [Synth 8-3971] The signal part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_114_cast_reg_1565_reg[32] ' (FDE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_114_cast_reg_1565_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_133_reg_1743_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_121_reg_1651_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_reg_1605_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[6] )
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[7] ' (FDE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_66_reg_1691_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_127_reg_1697_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_cast_reg_1573_reg[32] ' (FDE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_115_cast_reg_1573_reg[31] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_73_reg_1737_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_73_reg_1737_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_59_reg_1645_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\tmp_66_reg_1691_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[23] ' (FDSE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[24] ' (FDSE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[25] ' (FDSE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[26] ' (FDSE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[27] ' (FDSE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[28] ' (FDSE) to 'design_1_i/bgsub_0/bgsub_Block_proc_U0i_1212_0/\learningRate2_reg_479_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_read/start_addr_reg[0] ' (FDRE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_read/start_addr_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_write/start_addr_reg[0] ' (FDRE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_write/start_addr_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0] ' (FDRE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0] ' (FDRE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_gmem_offset_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[4] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[5] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[5] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[6] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[6] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[8] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[8] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[9] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[9] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[10] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[10] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[11] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[11] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[12] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[12] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[13] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[13] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[14] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[14] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[15] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[15] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[16] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[16] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[17] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[17] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[18] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[18] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[19] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[19] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[20] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[20] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[21] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[21] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[22] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[22] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[23] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[23] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[24] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[24] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[25] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[25] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[26] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[26] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[27] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[27] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[28] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[28] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[29] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[29] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[30] '
INFO: [Synth 8-3886] merging instance 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[30] ' (FDE) to 'design_1_i/bgsub_0/insti_1212_1/\bgsub_CRTL_BUS_s_axi_U/rdata_reg[31] '
INFO: [Synth 8-3886] merging instance '\kHit_4_cast_reg_1994_reg[1] ' (FDE) to '\tmp_9_reg_1999_reg[0] '
INFO: [Synth 8-3886] merging instance '\tmp_110_reg_2299_reg[0] ' (FDE) to '\bgmodel_addr_15_reg_2304_reg[2] '
INFO: [Synth 8-3886] merging instance '\bgmodel_addr_10_reg_2251_reg[2] ' (FDE) to '\tmp_33_reg_2245_reg[2] '
INFO: [Synth 8-3886] merging instance '\tmp_33_reg_2245_reg[2] ' (FDE) to '\k_10_reg_2239_reg[0] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_reg_2092_reg[0] ' (FDE) to '\mptr_1_sum_cast_reg_2099_reg[0] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[1] ' (FDE) to '\mptr_1_sum_reg_2092_reg[1] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[2] ' (FDE) to '\mptr_1_sum_reg_2092_reg[2] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[3] ' (FDE) to '\mptr_1_sum_reg_2092_reg[3] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[4] ' (FDE) to '\mptr_1_sum_reg_2092_reg[4] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[5] ' (FDE) to '\mptr_1_sum_reg_2092_reg[5] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[6] ' (FDE) to '\mptr_1_sum_reg_2092_reg[6] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[7] ' (FDE) to '\mptr_1_sum_reg_2092_reg[7] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[8] ' (FDE) to '\mptr_1_sum_reg_2092_reg[8] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[9] ' (FDE) to '\mptr_1_sum_reg_2092_reg[9] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[10] ' (FDE) to '\mptr_1_sum_reg_2092_reg[10] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[11] ' (FDE) to '\mptr_1_sum_reg_2092_reg[11] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_cast_reg_2099_reg[12] ' (FDE) to '\mptr_1_sum_reg_2092_reg[12] '
INFO: [Synth 8-3886] merging instance '\tmp_8_reg_2118_reg[2] ' (FDE) to '\bgmodel_addr_reg_2124_reg[2] '
INFO: [Synth 8-3886] merging instance '\bgmodel_addr_reg_2124_reg[2] ' (FDE) to '\tmp_14_reg_2113_reg[0] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[2] ' (FDRE) to '\kForeground1_reg_590_reg[3] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[3] ' (FDRE) to '\kForeground1_reg_590_reg[4] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[4] ' (FDRE) to '\kForeground1_reg_590_reg[5] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[5] ' (FDRE) to '\kForeground1_reg_590_reg[6] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[6] ' (FDRE) to '\kForeground1_reg_590_reg[7] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[7] ' (FDRE) to '\kForeground1_reg_590_reg[8] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[8] ' (FDRE) to '\kForeground1_reg_590_reg[9] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[9] ' (FDRE) to '\kForeground1_reg_590_reg[10] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[10] ' (FDRE) to '\kForeground1_reg_590_reg[11] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[11] ' (FDRE) to '\kForeground1_reg_590_reg[12] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[12] ' (FDRE) to '\kForeground1_reg_590_reg[13] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[13] ' (FDRE) to '\kForeground1_reg_590_reg[14] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[14] ' (FDRE) to '\kForeground1_reg_590_reg[15] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[15] ' (FDRE) to '\kForeground1_reg_590_reg[16] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[16] ' (FDRE) to '\kForeground1_reg_590_reg[17] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[17] ' (FDRE) to '\kForeground1_reg_590_reg[18] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[18] ' (FDRE) to '\kForeground1_reg_590_reg[19] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[19] ' (FDRE) to '\kForeground1_reg_590_reg[20] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[20] ' (FDRE) to '\kForeground1_reg_590_reg[21] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[21] ' (FDRE) to '\kForeground1_reg_590_reg[22] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[22] ' (FDRE) to '\kForeground1_reg_590_reg[23] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[23] ' (FDRE) to '\kForeground1_reg_590_reg[24] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[24] ' (FDRE) to '\kForeground1_reg_590_reg[25] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[25] ' (FDRE) to '\kForeground1_reg_590_reg[26] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[26] ' (FDRE) to '\kForeground1_reg_590_reg[27] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[27] ' (FDRE) to '\kForeground1_reg_590_reg[28] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[28] ' (FDRE) to '\kForeground1_reg_590_reg[29] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[29] ' (FDRE) to '\kForeground1_reg_590_reg[30] '
INFO: [Synth 8-3886] merging instance '\kForeground1_reg_590_reg[30] ' (FDRE) to '\kForeground1_reg_590_reg[31] '
INFO: [Synth 8-3886] merging instance '\tmp_2_cast_reg_1937_reg[6] ' (FDE) to '\tmp_2_cast_reg_1937_reg[8] '
INFO: [Synth 8-3886] merging instance '\mptr_1_sum_reg_2092_reg[1] ' (FDE) to '\mptr_1_sum_reg_2092_reg[2] '
INFO: [Synth 8-3886] merging instance '\bgmodel_addr_9_reg_2192_reg[1] ' (FDE) to '\bgmodel_addr_9_reg_2192_reg[2] '
INFO: [Synth 8-3886] merging instance '\bgmodel_addr_8_reg_2206_reg[1] ' (FDE) to '\bgmodel_addr_8_reg_2206_reg[2] '
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[9] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[7] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[5] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[4] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[3] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_2_cast_reg_1937_reg[6] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kHit_4_cast_reg_1994_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[30] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[29] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[28] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[27] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[26] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[25] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[24] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[23] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[22] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[21] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[20] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[19] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[18] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[17] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[16] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[15] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[14] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[13] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[12] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[11] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[10] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[9] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[8] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[7] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[6] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[5] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[4] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[3] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kForeground1_reg_590_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_2008_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_2008_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_110_reg_2299_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_rec_reg_373_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_rec_reg_373_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_rec_reg_373_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[3] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[4] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[5] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[6] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[7] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_0_rec_reg_327_reg[8] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_3_reg_2156_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_3_reg_2156_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_8_reg_2118_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_2_reg_2145_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_2_reg_2145_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_reg_2124_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_reg_2124_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\p_rec_reg_2082_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\p_rec_reg_2082_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_2_rec_reg_350_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_2_rec_reg_350_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_2_sum_reg_1989_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_2_sum_reg_1989_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_2_sum_reg_1989_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\tmp_33_reg_2245_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_8_reg_2206_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_8_reg_2206_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_9_reg_2192_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_9_reg_2192_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_9_reg_2192_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\kHit_4_cast_reg_1994_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_10_reg_2251_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_reg_2092_reg[0] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_reg_2092_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[1] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_reg_2092_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[2] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[3] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[4] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[5] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[6] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[7] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[8] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[9] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[10] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[11] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\mptr_1_sum_cast_reg_2099_reg[12] ) is unused and will be removed from module bgsub_process.
WARNING: [Synth 8-3332] Sequential element (\bgmodel_addr_reg_2124_reg[2] ) is unused and will be removed from module bgsub_process.
INFO: [Synth 8-3886] merging instance '\bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to '\bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U1/bgsub_ap_faddfsub_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv__1.
INFO: [Synth 8-3886] merging instance '\bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to '\bgsub_faddfsub_32ns_32ns_32_5_full_dsp_U2/bgsub_ap_faddfsub_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3886] merging instance '\bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ' (FDE) to '\bgsub_fdiv_32ns_32ns_32_16_U5/bgsub_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0] '
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ' (FDE) to '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] '
INFO: [Synth 8-3886] merging instance '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] ' (FDE) to '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] '
INFO: [Synth 8-3886] merging instance '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2] ' (FDE) to '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] '
INFO: [Synth 8-3886] merging instance '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ' (FDE) to '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] '
INFO: [Synth 8-3886] merging instance '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] ' (FDE) to '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] '
INFO: [Synth 8-3886] merging instance '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5] ' (FDE) to '\bgsub_fsqrt_32ns_32ns_32_12_U8/bgsub_ap_fsqrt_10_no_dsp_32_u/U0 /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:10:17 ; elapsed = 00:21:24 . Memory (MB): peak = 2144.211 ; gain = 1304.016 ; free physical = 132 ; free virtual = 3752
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:10:17 ; elapsed = 00:21:24 . Memory (MB): peak = 2144.211 ; gain = 1304.016 ; free physical = 132 ; free virtual = 3752

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0 |           1|     30541|
|2     |design_1_axi_mem_intercon_0__GB1 |           1|     14112|
|3     |bgsub_process                    |           4|     15101|
|4     |bgsub_Block_proc__GC0            |           1|      6120|
|5     |bgsub__GC0                       |           1|      5616|
|6     |feature                          |           3|      9740|
|7     |design_1__GC0                    |           1|     10618|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:37 ; elapsed = 00:22:50 . Memory (MB): peak = 2156.285 ; gain = 1316.090 ; free physical = 104 ; free virtual = 3658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:53 ; elapsed = 00:23:37 . Memory (MB): peak = 2218.301 ; gain = 1378.105 ; free physical = 116 ; free virtual = 3617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |design_1_axi_mem_intercon_0__GB0 |           1|     30541|
|2     |design_1_axi_mem_intercon_0__GB1 |           1|     14112|
|3     |bgsub_process                    |           4|     14955|
|4     |bgsub_Block_proc__GC0            |           1|      6120|
|5     |bgsub__GC0                       |           1|      5616|
|6     |feature                          |           3|      9740|
|7     |design_1__GC0                    |           1|     10618|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part2_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part3_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/bgsub_Block_proc_U0/part4_bgmodel_U/bgsub_Block_proc_part_bgmodel_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/feature_Loop_memset_featureHist_proc1_U0/rgb_i_U/feature_Loop_memset_featureHist_proc1_rgb_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/feature_Loop_memset_featureHist_proc1_U0/rgb_i_U/feature_Loop_memset_featureHist_proc1_rgb_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/feature_Loop_memset_featureHist_proc1_U0/rgb_i_U/feature_Loop_memset_featureHist_proc1_rgb_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/feature_Loop_memset_featureHist_proc1_U0/rgb_i_U/feature_Loop_memset_featureHist_proc1_rgb_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[0].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/featureHist_U/gen_buffer[1].feature_featureHist_memcore_U/feature_featureHist_memcore_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/feature_Loop_memset_featureHist_proc1_U0/rgb_i_U/feature_Loop_memset_featureHist_proc1_rgb_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/feature_Loop_memset_featureHist_proc1_U0/rgb_i_U/feature_Loop_memset_featureHist_proc1_rgb_i_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:49 ; elapsed = 00:24:49 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 120 ; free virtual = 3547
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:11:49 ; elapsed = 00:24:49 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 120 ; free virtual = 3547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:11:49 ; elapsed = 00:24:49 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 120 ; free virtual = 3547
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13639]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13639]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11121]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11121]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12582]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13640]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12563]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12563]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12829]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12548]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12536]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12522]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8619]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12607]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12581]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/chathura/Desktop/maxi_final_180113/maxi_vivado_180113/maxi_vivado_180113.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13402]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:57 ; elapsed = 00:25:01 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 112 ; free virtual = 3543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:59 ; elapsed = 00:25:03 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 121 ; free virtual = 3552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:17 ; elapsed = 00:25:34 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 126 ; free virtual = 3506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:18 ; elapsed = 00:25:35 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 126 ; free virtual = 3506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:21 ; elapsed = 00:25:39 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 124 ; free virtual = 3505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:22 ; elapsed = 00:25:39 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 124 ; free virtual = 3505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |CARRY4     |  1026|
|4     |DSP48E1    |     8|
|5     |DSP48E1_1  |     8|
|6     |DSP48E1_2  |     8|
|7     |DSP48E1_3  |     8|
|8     |DSP48E1_4  |     8|
|9     |DSP48E1_6  |     3|
|10    |LUT1       |  2480|
|11    |LUT2       |  5163|
|12    |LUT3       |  9124|
|13    |LUT4       |  5456|
|14    |LUT5       |  4524|
|15    |LUT6       |  9609|
|16    |MUXCY      |  5392|
|17    |MUXF7      |    93|
|18    |PS7        |     1|
|19    |RAM128X1S  |     4|
|20    |RAM16X1D   |    12|
|21    |RAM256X1S  |     8|
|22    |RAM32M     |   387|
|23    |RAM32X1D   |     1|
|24    |RAMB18E1   |     4|
|25    |RAMB18E1_1 |     6|
|26    |RAMB18E1_2 |     3|
|27    |RAMB36E1   |    32|
|28    |SRL16      |     2|
|29    |SRL16E     |  1939|
|30    |SRLC32E    |   509|
|31    |XORCY      |  4764|
|32    |FDCE       |  3606|
|33    |FDE        |    88|
|34    |FDPE       |  1470|
|35    |FDR        |    16|
|36    |FDRE       | 34729|
|37    |FDSE       |   285|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:22 ; elapsed = 00:25:40 . Memory (MB): peak = 2257.840 ; gain = 1417.645 ; free physical = 124 ; free virtual = 3505
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:42 ; elapsed = 00:22:35 . Memory (MB): peak = 2261.754 ; gain = 680.953 ; free physical = 107 ; free virtual = 3504
Synthesis Optimization Complete : Time (s): cpu = 00:12:22 ; elapsed = 00:25:45 . Memory (MB): peak = 2261.754 ; gain = 1421.559 ; free physical = 125 ; free virtual = 3528
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11788 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2072 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1540 instances
  FDE => FDRE: 88 instances
  FDR => FDRE: 16 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 12 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 387 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 2 instances
  SRLC32E => SRL16E: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
5101 Infos, 406 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:17:10 ; elapsed = 00:27:34 . Memory (MB): peak = 2281.852 ; gain = 1280.340 ; free physical = 1561 ; free virtual = 5386
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2313.867 ; gain = 32.016 ; free physical = 1518 ; free virtual = 5373
report_utilization: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.867 ; gain = 0.000 ; free physical = 1500 ; free virtual = 5368
report_utilization: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.867 ; gain = 0.000 ; free physical = 1500 ; free virtual = 5369
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 20:14:38 2018...
