Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 24 18:09:42 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Speaker_Ach_primary_timing_summary_routed.rpt -pb Speaker_Ach_primary_timing_summary_routed.pb -rpx Speaker_Ach_primary_timing_summary_routed.rpx -warn_on_violation
| Design       : Speaker_Ach_primary
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.455        0.000                      0                   39        0.264        0.000                      0                   39       41.160        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.455        0.000                      0                   39        0.264        0.000                      0                   39       41.160        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.455ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.781ns (45.940%)  route 2.096ns (54.060%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     5.348    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.822     6.626    clk_cnt1_reg[12]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.750 f  buf1_i_3/O
                         net (fo=22, routed)          1.274     8.024    buf1_i_3_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.124     8.148 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     8.148    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.549    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.663    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.891    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.225 r  clk_cnt1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.225    clk_cnt1_reg[16]_i_1_n_6
    SLICE_X1Y114         FDCE                                         r  clk_cnt1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  clk_cnt1_reg[17]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 79.455    

Slack (MET) :             79.501ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.930ns (50.428%)  route 1.897ns (49.572%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt2_reg[3]/Q
                         net (fo=2, routed)           1.003     6.810    clk_cnt2_reg[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.934 f  FREQ40kHz_OBUF_inst_i_4/O
                         net (fo=20, routed)          0.895     7.828    FREQ40kHz_OBUF_inst_i_4_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  clk_cnt2[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    clk_cnt2[0]_i_5_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.502 r  clk_cnt2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    clk_cnt2_reg[0]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  clk_cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    clk_cnt2_reg[4]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.730 r  clk_cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    clk_cnt2_reg[8]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.844 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.178 r  clk_cnt2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.178    clk_cnt2_reg[16]_i_1_n_6
    SLICE_X3Y114         FDCE                                         r  clk_cnt2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  clk_cnt2_reg[17]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 79.501    

Slack (MET) :             79.566ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.670ns (44.346%)  route 2.096ns (55.654%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     5.348    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.822     6.626    clk_cnt1_reg[12]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.750 f  buf1_i_3/O
                         net (fo=22, routed)          1.274     8.024    buf1_i_3_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.124     8.148 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     8.148    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.549    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.663    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.891 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.891    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X1Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.114 r  clk_cnt1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.114    clk_cnt1_reg[16]_i_1_n_7
    SLICE_X1Y114         FDCE                                         r  clk_cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  clk_cnt1_reg[16]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                 79.566    

Slack (MET) :             79.594ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.667ns (44.302%)  route 2.096ns (55.698%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     5.348    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.822     6.626    clk_cnt1_reg[12]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.750 f  buf1_i_3/O
                         net (fo=22, routed)          1.274     8.024    buf1_i_3_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.124     8.148 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     8.148    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.549    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.663    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.111 r  clk_cnt1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.111    clk_cnt1_reg[12]_i_1_n_6
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[13]/C
                         clock pessimism              0.305    88.678    
                         clock uncertainty           -0.035    88.643    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    88.705    clk_cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         88.705    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 79.594    

Slack (MET) :             79.612ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.819ns (48.947%)  route 1.897ns (51.053%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt2_reg[3]/Q
                         net (fo=2, routed)           1.003     6.810    clk_cnt2_reg[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.934 f  FREQ40kHz_OBUF_inst_i_4/O
                         net (fo=20, routed)          0.895     7.828    FREQ40kHz_OBUF_inst_i_4_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  clk_cnt2[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    clk_cnt2[0]_i_5_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.502 r  clk_cnt2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    clk_cnt2_reg[0]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  clk_cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    clk_cnt2_reg[4]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.730 r  clk_cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    clk_cnt2_reg[8]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.844 r  clk_cnt2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.844    clk_cnt2_reg[12]_i_1_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.067 r  clk_cnt2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.067    clk_cnt2_reg[16]_i_1_n_7
    SLICE_X3Y114         FDCE                                         r  clk_cnt2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  clk_cnt2_reg[16]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt2_reg[16]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 79.612    

Slack (MET) :             79.615ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.646ns (43.989%)  route 2.096ns (56.011%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     5.348    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.822     6.626    clk_cnt1_reg[12]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.750 f  buf1_i_3/O
                         net (fo=22, routed)          1.274     8.024    buf1_i_3_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.124     8.148 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     8.148    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.549    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.663    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.090 r  clk_cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.090    clk_cnt1_reg[12]_i_1_n_4
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[15]/C
                         clock pessimism              0.305    88.678    
                         clock uncertainty           -0.035    88.643    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    88.705    clk_cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         88.705    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                 79.615    

Slack (MET) :             79.615ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.816ns (48.906%)  route 1.897ns (51.094%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt2_reg[3]/Q
                         net (fo=2, routed)           1.003     6.810    clk_cnt2_reg[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.934 f  FREQ40kHz_OBUF_inst_i_4/O
                         net (fo=20, routed)          0.895     7.828    FREQ40kHz_OBUF_inst_i_4_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  clk_cnt2[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    clk_cnt2[0]_i_5_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.502 r  clk_cnt2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    clk_cnt2_reg[0]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  clk_cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    clk_cnt2_reg[4]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.730 r  clk_cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    clk_cnt2_reg[8]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.064 r  clk_cnt2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.064    clk_cnt2_reg[12]_i_1_n_6
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[13]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                 79.615    

Slack (MET) :             79.636ns  (required time - arrival time)
  Source:                 clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.795ns (48.615%)  route 1.897ns (51.384%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt2_reg[3]/Q
                         net (fo=2, routed)           1.003     6.810    clk_cnt2_reg[3]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.124     6.934 f  FREQ40kHz_OBUF_inst_i_4/O
                         net (fo=20, routed)          0.895     7.828    FREQ40kHz_OBUF_inst_i_4_n_0
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.124     7.952 r  clk_cnt2[0]_i_5/O
                         net (fo=1, routed)           0.000     7.952    clk_cnt2[0]_i_5_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.502 r  clk_cnt2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    clk_cnt2_reg[0]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  clk_cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.616    clk_cnt2_reg[4]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.730 r  clk_cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.730    clk_cnt2_reg[8]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.043 r  clk_cnt2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.043    clk_cnt2_reg[12]_i_1_n_4
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[15]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 79.636    

Slack (MET) :             79.684ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.553ns (42.562%)  route 2.096ns (57.438%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     5.348    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.822     6.626    clk_cnt1_reg[12]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.750 f  buf1_i_3/O
                         net (fo=22, routed)          1.274     8.024    buf1_i_3_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.124     8.148 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     8.148    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.549    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.663    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.997 r  clk_cnt1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.997    clk_cnt1_reg[8]_i_1_n_6
    SLICE_X1Y112         FDCE                                         r  clk_cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.679    88.374    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  clk_cnt1_reg[9]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.062    88.681    clk_cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                         88.681    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                 79.684    

Slack (MET) :             79.689ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.572ns (42.859%)  route 2.096ns (57.141%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     5.348    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.804 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.822     6.626    clk_cnt1_reg[12]
    SLICE_X0Y112         LUT4 (Prop_lut4_I1_O)        0.124     6.750 f  buf1_i_3/O
                         net (fo=22, routed)          1.274     8.024    buf1_i_3_n_0
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.124     8.148 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     8.148    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.549    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.663 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.663    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.777 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.016 r  clk_cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.016    clk_cnt1_reg[12]_i_1_n_5
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[14]/C
                         clock pessimism              0.305    88.678    
                         clock uncertainty           -0.035    88.643    
    SLICE_X1Y113         FDCE (Setup_fdce_C_D)        0.062    88.705    clk_cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         88.705    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 79.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt2_reg[7]/Q
                         net (fo=2, routed)           0.120     1.838    clk_cnt2_reg[7]
    SLICE_X3Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.883 r  clk_cnt2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.883    clk_cnt2[4]_i_2_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.946 r  clk_cnt2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    clk_cnt2_reg[4]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  clk_cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt2_reg[7]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  clk_cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt1_reg[6]/Q
                         net (fo=2, routed)           0.120     1.839    clk_cnt1_reg[6]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  clk_cnt1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.884    clk_cnt1[4]_i_3_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.950 r  clk_cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.950    clk_cnt1_reg[4]_i_1_n_5
    SLICE_X1Y111         FDCE                                         r  clk_cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  clk_cnt1_reg[6]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  clk_cnt1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt1_reg[6]/Q
                         net (fo=2, routed)           0.120     1.839    clk_cnt1_reg[6]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.884 r  clk_cnt1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.884    clk_cnt1[4]_i_3_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.983 r  clk_cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    clk_cnt1_reg[4]_i_1_n_4
    SLICE_X1Y111         FDCE                                         r  clk_cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  clk_cnt1_reg[7]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buf2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.060%)  route 0.227ns (54.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  buf1_reg/Q
                         net (fo=2, routed)           0.227     1.944    buf1
    SLICE_X0Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.989 r  buf2_i_1/O
                         net (fo=1, routed)           0.000     1.989    buf2_i_1_n_0
    SLICE_X0Y113         FDCE                                         r  buf2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.945     2.095    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  buf2_reg/C
                         clock pessimism             -0.504     1.590    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.092     1.682    buf2_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  clk_cnt2_reg[11]/Q
                         net (fo=2, routed)           0.169     1.886    clk_cnt2_reg[11]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  clk_cnt2[8]_i_2/O
                         net (fo=1, routed)           0.000     1.931    clk_cnt2[8]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.994 r  clk_cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    clk_cnt2_reg[8]_i_1_n_4
    SLICE_X3Y112         FDCE                                         r  clk_cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt2_reg[11]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X3Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    clk_cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  clk_cnt2_reg[15]/Q
                         net (fo=2, routed)           0.169     1.885    clk_cnt2_reg[15]
    SLICE_X3Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.930 r  clk_cnt2[12]_i_2/O
                         net (fo=1, routed)           0.000     1.930    clk_cnt2[12]_i_2_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.993 r  clk_cnt2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.993    clk_cnt2_reg[12]_i_1_n_4
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.945     2.095    CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  clk_cnt2_reg[15]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.105     1.680    clk_cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  clk_cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  clk_cnt1_reg[11]/Q
                         net (fo=2, routed)           0.170     1.887    clk_cnt1_reg[11]
    SLICE_X1Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  clk_cnt1[8]_i_2/O
                         net (fo=1, routed)           0.000     1.932    clk_cnt1[8]_i_2_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.995 r  clk_cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    clk_cnt1_reg[8]_i_1_n_4
    SLICE_X1Y112         FDCE                                         r  clk_cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  clk_cnt1_reg[11]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    clk_cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.671     1.575    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  clk_cnt1_reg[15]/Q
                         net (fo=2, routed)           0.170     1.886    clk_cnt1_reg[15]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  clk_cnt1[12]_i_2/O
                         net (fo=1, routed)           0.000     1.931    clk_cnt1[12]_i_2_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.994 r  clk_cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    clk_cnt1_reg[12]_i_1_n_4
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.945     2.095    CLK_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  clk_cnt1_reg[15]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.105     1.680    clk_cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  clk_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt1_reg[3]/Q
                         net (fo=2, routed)           0.170     1.888    clk_cnt1_reg[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     1.933    clk_cnt1[0]_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.996 r  clk_cnt1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    clk_cnt1_reg[0]_i_1_n_4
    SLICE_X1Y110         FDCE                                         r  clk_cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  clk_cnt1_reg[3]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt2_reg[3]/Q
                         net (fo=2, routed)           0.170     1.888    clk_cnt2_reg[3]
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  clk_cnt2[0]_i_3/O
                         net (fo=1, routed)           0.000     1.933    clk_cnt2[0]_i_3_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.996 r  clk_cnt2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    clk_cnt2_reg[0]_i_1_n_4
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt2_reg[3]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y112   buf1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y113   buf2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y110   clk_cnt1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y112   clk_cnt1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y112   clk_cnt1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y113   clk_cnt1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y113   clk_cnt1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y113   clk_cnt1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y113   clk_cnt1_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y110   clk_cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y110   clk_cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y110   clk_cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y110   clk_cnt1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y112   buf1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y113   buf2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y112   buf1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y113   buf2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y112   clk_cnt1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y112   clk_cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y113   clk_cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y113   clk_cnt1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y113   clk_cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y113   clk_cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y114   clk_cnt1_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y114   clk_cnt1_reg[17]/C



