Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul_subexpression_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:08:58 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.21
  Critical Path Slack:          -1.11
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -11.68
  No. of Violating Paths:       15.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                278
  Buf/Inv Cell Count:              50
  Buf Cell Count:                   9
  Inv Cell Count:                  41
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       278
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      381.709999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             30.590000
  Total Buffer Area:             7.18
  Total Inverter Area:          23.41
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               381.709999
  Design Area:             381.709999


  Design Rules
  -----------------------------------
  Total Number of Nets:           331
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.45
  Logic Optimization:                  0.38
  Mapping Optimization:                0.82
  -----------------------------------------
  Overall Compile Time:                2.04
  Overall Compile Wall Clock Time:     2.29

  --------------------------------------------------------------------

  Design  WNS: 1.11  TNS: 11.68  Number of Violating Paths: 15


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
