DSCH 2.7a
VERSION 12/5/2022 9:14:08 PM
BB(-124,-110,54,30)
SYM  #nmos
BB(-35,0,-15,20)
TITLE -20 5  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-34,5,19,15,r)
VIS 2
PIN(-15,20,0.000,0.000)s
PIN(-35,10,0.000,0.000)g
PIN(-15,0,0.030,0.070)d
LIG(-25,10,-35,10)
LIG(-25,16,-25,4)
LIG(-23,16,-23,4)
LIG(-15,4,-23,4)
LIG(-15,0,-15,4)
LIG(-15,16,-23,16)
LIG(-15,20,-15,16)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(-85,-90,-65,-70)
TITLE -70 -85  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(-84,-85,19,15,r)
VIS 2
PIN(-65,-90,0.000,0.000)s
PIN(-85,-80,0.000,0.000)g
PIN(-65,-70,0.030,0.210)d
LIG(-85,-80,-79,-80)
LIG(-77,-80,-77,-80)
LIG(-75,-74,-75,-86)
LIG(-73,-74,-73,-86)
LIG(-65,-86,-73,-86)
LIG(-65,-90,-65,-86)
LIG(-65,-74,-73,-74)
LIG(-65,-70,-65,-74)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(0,-90,20,-70)
TITLE 15 -85  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(1,-85,19,15,r)
VIS 2
PIN(20,-90,0.000,0.000)s
PIN(0,-80,0.000,0.000)g
PIN(20,-70,0.030,0.210)d
LIG(0,-80,6,-80)
LIG(8,-80,8,-80)
LIG(10,-74,10,-86)
LIG(12,-74,12,-86)
LIG(20,-86,12,-86)
LIG(20,-90,20,-86)
LIG(20,-74,12,-74)
LIG(20,-70,20,-74)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-35,-45,-15,-25)
TITLE -20 -40  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-34,-40,19,15,r)
VIS 2
PIN(-15,-25,0.000,0.000)s
PIN(-35,-35,0.000,0.000)g
PIN(-15,-45,0.030,0.210)d
LIG(-25,-35,-35,-35)
LIG(-25,-29,-25,-41)
LIG(-23,-29,-23,-41)
LIG(-15,-41,-23,-41)
LIG(-15,-45,-15,-41)
LIG(-15,-29,-23,-29)
LIG(-15,-25,-15,-29)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(-30,-110,-20,-100)
TITLE -27 -104  #vdd
MODEL 1
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(-25,-100,0.000,0.000)vdd
LIG(-25,-100,-25,-105)
LIG(-25,-105,-30,-105)
LIG(-30,-105,-25,-110)
LIG(-25,-110,-20,-105)
LIG(-20,-105,-25,-105)
FSYM
SYM  #button3
BB(-124,-39,-115,-31)
TITLE -120 -35  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-123,-38,6,6,r)
VIS 1
PIN(-115,-35,0.000,0.000)B
LIG(-116,-35,-115,-35)
LIG(-124,-31,-124,-39)
LIG(-116,-31,-124,-31)
LIG(-116,-39,-116,-31)
LIG(-124,-39,-116,-39)
LIG(-123,-32,-123,-38)
LIG(-117,-32,-123,-32)
LIG(-117,-38,-117,-32)
LIG(-123,-38,-117,-38)
FSYM
SYM  #vss
BB(-20,22,-10,30)
TITLE -16 27  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(-20,20,0,0,b)
VIS 0
PIN(-15,20,0.000,0.000)vss
LIG(-15,20,-15,25)
LIG(-20,25,-10,25)
LIG(-20,28,-18,25)
LIG(-18,28,-16,25)
LIG(-16,28,-14,25)
LIG(-14,28,-12,25)
FSYM
SYM  #button1
BB(-124,-94,-115,-86)
TITLE -120 -90  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-123,-93,6,6,r)
VIS 1
PIN(-115,-90,0.000,0.000)A
LIG(-116,-90,-115,-90)
LIG(-124,-86,-124,-94)
LIG(-116,-86,-124,-86)
LIG(-116,-94,-116,-86)
LIG(-124,-94,-116,-94)
LIG(-123,-87,-123,-93)
LIG(-117,-87,-123,-87)
LIG(-117,-93,-117,-87)
LIG(-123,-93,-117,-93)
FSYM
SYM  #light1
BB(48,-75,54,-61)
TITLE 50 -61  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(49,-74,4,4,r)
VIS 1
PIN(50,-60,0.000,0.000)output
LIG(53,-69,53,-74)
LIG(53,-74,52,-75)
LIG(49,-74,49,-69)
LIG(52,-64,52,-67)
LIG(51,-64,54,-64)
LIG(51,-62,53,-64)
LIG(52,-62,54,-64)
LIG(48,-67,54,-67)
LIG(50,-67,50,-60)
LIG(48,-69,48,-67)
LIG(54,-69,48,-69)
LIG(54,-67,54,-69)
LIG(50,-75,49,-74)
LIG(52,-75,50,-75)
FSYM
CNC(-15 -65)
CNC(-15 -55)
LIG(-65,-90,-65,-100)
LIG(-65,-100,20,-100)
LIG(20,-100,20,-90)
LIG(-65,-70,-65,-65)
LIG(-65,-65,-15,-65)
LIG(20,-70,20,-65)
LIG(-15,-45,-15,-55)
LIG(-100,-80,-85,-80)
LIG(-35,-35,-35,-85)
LIG(0,-80,0,-85)
LIG(-115,-90,-100,-90)
LIG(-90,-80,-90,10)
LIG(-90,10,-35,10)
LIG(-15,-55,50,-55)
LIG(-100,-90,-100,-80)
LIG(50,-60,50,-55)
LIG(-15,-25,-15,0)
LIG(-15,-55,-15,-65)
LIG(-15,-65,20,-65)
LIG(-35,-85,0,-85)
LIG(-115,-35,-35,-35)
FFIG F:\Study\VLSI\CSE460-Lab\Practice\Dsch2\Export dsch2\Export dsch2\Practice\NAND2.sch
