Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited.	Christoph Grimm 0001,Michael Rathmair	10.1145/3061639.3072949
Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond.	Jian Kuang 0001,Evangeline F. Y. Young	10.1145/3061639.3062250
Task Mapping on SMART NoC: Contention Matters, Not the Distance.	Lei Yang 0018,Weichen Liu,Peng Chen 0027,Nan Guan,Mengquan Li	10.1145/3061639.3062323
Accelerator Design for Deep Learning Training: Extended Abstract: Invited.	Ankur Agrawal,Chia-Yu Chen,Jungwook Choi,Kailash Gopalakrishnan,Jinwook Oh,Sunil Shukla,Viji Srinivasan,Swagath Venkataramani,Wei Zhang	10.1145/3061639.3072944
Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning.	Mohamad Baker Alawieh,Fa Wang,Xin Li 0001	10.1145/3061639.3062235
DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis.	Sergi Alcaide,Carles Hernández 0001,Antoni Roca 0001,Jaume Abella 0001	10.1145/3061639.3062231
An Architecture for Learning Stream Distributions with Application to RNG Testing.	Alric Althoff,Ryan Kastner	10.1145/3061639.3062199
Towards Aging-Induced Approximations.	Hussam Amrouch,Behnam Khaleghi,Andreas Gerstlauer,Jörg Henkel	10.1145/3061639.3062331
Crossroads: Time-Sensitive Autonomous Intersection Management Technique.	Edward Andert,Mohammad Khayatian,Aviral Shrivastava	10.1145/3061639.3062221
RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks.	Aayush Ankit,Abhronil Sengupta,Priyadarshini Panda,Kaushik Roy 0001	10.1145/3061639.3062311
Statistical Error Analysis for Low Power Approximate Adders.	Muhammad Kamran Ayub,Osman Hasan,Muhammad Shafique 0001	10.1145/3061639.3062319
ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited.	Martin Barnasconi,Sumit Adhikari	10.1145/3061639.3072951
Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking.	Andrew Becker,Wei Hu 0008,Yu Tai,Philip Brisk,Ryan Kastner,Paolo Ienne	10.1145/3061639.3062203
LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations.	Song Bian 0001,Michihiro Shintani,Masayuki Hiromoto,Takashi Sato	10.1145/3061639.3062280
Coupled circuit/EM simulation for radio frequency circuits.	Kai Bittner,Hans Georg Brachtendorf,Wim Schoenmaker,Pascal Reynier	10.1145/3061639.3062219
Power-aware Performance Tuning of GPU Applications Through Microbenchmarking.	Nicola Bombieri,Federico Busato,Franco Fummi	10.1145/3061639.3062304
EDiFy: An Execution time Distribution Finder.	Boudewijn Braams,Sebastian Altmeyer,Andy D. Pimentel	10.1145/3061639.3062233
iClaire: A Fast and General Layout Pattern Classification Algorithm.	Wei-Chun Chang,Iris Hui-Ru Jiang,Yen-Ting Yu,Wei-Fang Liu	10.1145/3061639.3062263
Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability.	Manish Chauhan,Rodolfo Pellizzoni,Krzysztof Czarnecki 0001	10.1145/3061639.3062287
Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design.	Gengjie Chen,Jian Kuang 0001,Zhiliang Zeng,Hang Zhang 0010,Evangeline F. Y. Young,Bei Yu 0001	10.1145/3061639.3062285
Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs.	Xiaoming Chen 0003,Jianxu Chen 0001,Danny Z. Chen,Xiaobo Sharon Hu	10.1145/3061639.3062297
Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM.	Tseng-Yi Chen,Yuan-Hao Chang 0001,Shuo-Han Chen,Chih-Ching Kuo,Ming-Chang Yang,Hsin-Wen Wei,Wei-Kuan Shih	10.1145/3061639.3062236
VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory.	Tseng-Yi Chen,Yuan-Hao Chang 0001,Yuan-Hung Kuan,Yu-Ming Chang	10.1145/3061639.3062339
Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic.	Shuo-Han Chen,Yen-Ting Chen,Hsin-Wen Wei,Wei-Kuan Shih	10.1145/3061639.3062209
Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification.	Kuan-Jung Chen,Yu-Kai Chuang,Bo-Yi Yu,Shao-Yun Fang	10.1145/3061639.3062283
Optimal Circuits for Parallel Bit Reversal.	Ren Chen,Viktor K. Prasanna	10.1145/3061639.3062295
Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs.	Jianli Chen,Ziran Zhu,Wenxing Zhu,Yao-Wen Chang	10.1145/3061639.3062330
TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks.	Ming Cheng,Lixue Xia,Zhenhua Zhu,Yi Cai 0003,Yuan Xie 0001,Yu Wang 0002,Huazhong Yang	10.1145/3061639.3062326
Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation.	Wei-Lun Chiu,Iris Hui-Ru Jiang,Chien-Pang Lu,Yu-Tung Chang	10.1145/3061639.3062303
Instruction-Level Data Isolation for the Kernel on ARM.	Yeongpil Cho,Donghyun Kwon,Yunheung Paek	10.1145/3061639.3062267
Bandwidth Optimization Through On-Chip Memory Restructuring for HLS.	Jason Cong,Peng Wei 0004,Cody Hao Yu,Peipei Zhou 0001	10.1145/3061639.3062208
A-TEAM: Automatic template-based assertion miner.	Alessandro Danese,Nicolò Dalla Riva,Graziano Pravadelli	10.1145/3061639.3062206
In Quest of the Next Information Processing Substrate: Extended Abstract: Invited.	Suman Datta,Alan C. Seabaugh,Michael T. Niemier,Arijit Raychowdhury,Darrell Schlom,Debdeep Jena,Huili Grace Xing,H.-S. Philip Wong,Eric Pop,Sayeef S. Salahuddin,Sumeet Kumar Gupta,Supratik Guha	10.1145/3061639.3072953
Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems.	Bhavya K. Daya,Li-Shiuan Peh,Anantha P. Chandrakasan	10.1145/3061639.3062278
Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes.	Peter Debacker,Kwangsoo Han,Andrew B. Kahng,Hyein Lee 0001,Praveen Raghavan,Lutong Wang	10.1145/3061639.3062338
LO-FAT: Low-Overhead Control Flow ATtestation in Hardware.	Ghada Dessouky,Shaza Zeitouni,Thomas Nyman,Andrew Paverd,Lucas Davi,Patrick Koeberl,N. Asokan,Ahmad-Reza Sadeghi	10.1145/3061639.3062276
InCheck: An In-application Recovery Scheme for Soft Errors.	Moslem Didehban,Sai Ram Dheeraj Lokam,Aviral Shrivastava	10.1145/3061639.3062265
Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement.	Yajuan Du,Qiao Li 0001,Liang Shi,Deqing Zou,Hai Jin 0001,Chun Jason Xue	10.1145/3061639.3062309
Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited.	Vladimir Dubikhin,Chris J. Myers,Danil Sokolov,Ioannis Syranidis,Alexandre Yakovlev	10.1145/3061639.3072945
Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC.	Karthi Duraisamy,Hao Lu 0001,Partha Pratim Pande,Ananth Kalyanaraman	10.1145/3061639.3062194
Estimation of Safe Sensor Measurements of Autonomous System Under Attack.	Raj Gautam Dutta,Xiaolong Guo,Teng Zhang 0002,Kevin A. Kwiat,Charles A. Kamhoua,Laurent Njilla,Yier Jin	10.1145/3061639.3062241
Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System.	M. Amimul Ehsan,Hongyu An,Zhen Zhou,Yang Yi 0002	10.1145/3061639.3062196
A Clock Tree Optimization Framework with Predictable Timing Quality.	Rickard Ewetz	10.1145/3061639.3062184
Secure Information Flow Verification with Mutable Dependent Types.	Andrew Ferraiuolo,Weizhe Hua,Andrew C. Myers,G. Edward Suh	10.1145/3061639.3062316
Template Aware Coverage: Taking Coverage Analysis to the Next Level.	Raviv Gal,Einat Kermany,Bilal Saleh,Avi Ziv,Michael L. Behm,Bryan G. Hickerson	10.1145/3061639.3062324
On Characterizing Near-Threshold SRAM Failures in FinFET Technology.	Shrikanth Ganapathy,John Kalamatianos,Keith Kasprak,Steven Raasch	10.1145/3061639.3062292
Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing.	Anteneh Gebregiorgis,Saman Kiamehr,Mehdi Baradaran Tahoori	10.1145/3061639.3062240
A New Paradigm for Synthesis of Linear Decompressors.	Emil Gizdarski,Peter Wohl,John A. Waicukauski	10.1145/3061639.3062190
Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture.	Fan Gong,Lei Ju,Deshan Zhang,Mengying Zhao,Zhiping Jia	10.1145/3061639.3062216
A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation.	Andreas Grimmer,Werner Haselmayr,Andreas Springer,Robert Wille	10.1145/3061639.3062186
Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect.	Jiangyuan Gu,Shouyi Yin,Shaojun Wei	10.1145/3061639.3062322
FFD: A Framework for Fake Flash Detection.	Zimu Guo,Xiaolin Xu,Mark M. Tehranipoor,Domenic Forte	10.1145/3061639.3062249
ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited.	Nikhil Gupta 0002,Fei Chen,Nektarios Georgios Tsoutsos,Michail Maniatakos	10.1145/3061639.3079847
Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading.	Manish Gupta 0010,Daniel Lowell,John Kalamatianos,Steven Raasch,Vilas Sridharan,Dean M. Tullsen,Rajesh K. Gupta 0001	10.1145/3061639.3062212
A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications.	Sebastian Haas,Tobias Seifert,Benedikt Nöthen,Stefan Scholze,Sebastian Höppner,Andreas Dixius,Esther Pérez Adeva,Thomas R. Augustin,Friedrich Pauls,Sadia Moriam,Mattis Hasler,Erik Fischer,Yong Chen 0014,Emil Matús,Georg Ellguth,Stephan Hartmann 0002,Stefan Schiefer,Love Cederström,Dennis Walter,Stephan Henker,Stefan Hänzsche,Johannes Uhlig,Holger Eisenreich,Stefan Weithoffer,Norbert Wehn,René Schüffny,Christian Mayr 0001,Gerhard P. Fettweis	10.1145/3061639.3062188
QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders.	Muhammad Abdullah Hanif,Rehan Hafiz,Osman Hasan,Muhammad Shafique 0001	10.1145/3061639.3062306
No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries.	Wenjian He,Sanjeev Das,Wei Zhang 0012,Yang Liu 0003	10.1145/3061639.3062291
Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems.	Maryam Hemmati,Morteza Biglari-Abhari,Smaïl Niar,Stevan Berber	10.1145/3061639.3062308
3 Channel Dependency-Based Power Model for Mobile AMOLED Displays.	Seongwoo Hong,Suk-Won Kim,Young-Jin Kim 0002	10.1145/3061639.3062181
Hierarchical Dataflow Modeling of Iterative Applications.	Hyesun Hong,Hyunok Oh,Soonhoi Ha	10.1145/3061639.3062260
Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.	Fateme S. Hosseini,Pouya Fotouhi,Chengmo Yang,Guang R. Gao	10.1145/3061639.3062273
Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery.	Kuo-Kai Hsieh,Li-C. Wang,Wen Chen 0016,Jayanta Bhadra	10.1145/3061639.3062271
Fogging Effect Aware Placement in Electron Beam Lithography.	Yu-Chen Huang,Yao-Wen Chang	10.1145/3061639.3062252
Graph-Based Logic Bit Slicing for Datapath-Aware Placement.	Chau-Chin Huang,Bo-Qiao Lin,Hsin-Ying Lee,Yao-Wen Chang,Kuo-Sheng Wu,Jun-Zhi Yang	10.1145/3061639.3062254
Test Methodology for Dual-rail Asynchronous Circuits.	Kuan-Yen Huang,Ting-Yu Shen,Chien-Mo James Li	10.1145/3061639.3062325
Ultra-Efficient Processing In-Memory for Data Intensive Applications.	Mohsen Imani,Saransh Gupta,Tajana Rosing	10.1145/3061639.3062337
CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing.	Mohsen Imani,Daniel Peroni,Tajana Rosing	10.1145/3061639.3062210
Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management.	Tianyu Jia,Russ Joseph,Jie Gu 0001	10.1145/3061639.3062255
HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect.	Manupa Karunaratne,Aditi Kulkarni Mohite,Tulika Mitra,Li-Shiuan Peh	10.1145/3061639.3062262
RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks.	Mehmet Kayaalp 0001,Khaled N. Khasawneh,Hodjat Asghari Esfeden,Jesse Elwell,Nael B. Abu-Ghazaleh,Dmitry V. Ponomarev,Aamer Jaleel	10.1145/3061639.3062313
XFC: A Framework for eXploitable Fault Characterization in Block Ciphers.	Punit Khanna,Chester Rebeiro,Aritra Hazra	10.1145/3061639.3062340
Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques.	Cédric Killian,Daniel Chillet,Sébastien Le Beux,Van-Dung Pham,Olivier Sentieys,Ian O&apos;Connor	10.1145/3061639.3062237
Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization.	Seungwon Kim,SangGi Do,Seokhyeong Kang	10.1145/3061639.3062247
Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming.	Myungsuk Kim,Jaehoon Lee,Sungjin Lee 0001,Jisung Park 0001,Jihong Kim 0001	10.1145/3061639.3062264
A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks.	Hyeonuk Kim,Jaehyeong Sim,Yeongjae Choi,Lee-Sup Kim	10.1145/3061639.3062189
ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures.	Dmitrii Kirov,Pierluigi Nuzzo 0002,Roberto Passerone,Alberto L. Sangiovanni-Vincentelli	10.1145/3061639.3062204
On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity.	Johann Knechtel,Ozgur Sinanoglu	10.1145/3061639.3062293
Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation.	Jong Hwan Ko,Burhan Ahmad Mudassar,Taesik Na,Saibal Mukhopadhyay	10.1145/3061639.3062228
Toggle MUX: How X-Optimism Can Lead to Malicious Hardware.	Christian Krieg,Clifford Wolf,Axel Jantsch,Tanja Zseby	10.1145/3061639.3062328
A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits.	Niranjan Kulkarni,Aykut Dengi,Sarma B. K. Vrudhula	10.1145/3061639.3062183
LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs.	Tin-Yin Lai,Tsung-Wei Huang,Martin D. F. Wong	10.1145/3061639.3062274
Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation.	Chun-Ning Lai,Jie-Hong R. Jiang	10.1145/3061639.3062299
Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach.	Chun-Hao Lai,Jishen Zhao,Chia-Lin Yang	10.1145/3061639.3062272
Low-overhead Aging-aware Resource Management on Embedded GPUs.	Haeseung Lee,Muhammad Shafique 0001,Mohammad Abdullah Al Faruque	10.1145/3061639.3062277
Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique.	Tianjian Li,Xiangyu Bi,Naifeng Jing,Xiaoyao Liang,Li Jiang 0002	10.1145/3061639.3062318
Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures.	Xianfeng Li,Guikang Chen,Wen Wen	10.1145/3061639.3062239
Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack.	Meng Li 0004,Liangzhen Lai,Vikas Chandra,David Z. Pan	10.1145/3061639.3062220
Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling.	Mengchu Li,Tsun-Ming Tseng,Bing Li 0005,Tsung-Yi Ho,Ulf Schlichtmann	10.1145/3061639.3062213
Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches.	Dawei Li,Kaicheng Zhang,Akhil Guliani,Seda Ogrenci Memik	10.1145/3061639.3062197
Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors.	Jing Li,Mengying Zhao,Lei Ju,Chun Jason Xue,Zhiping Jia	10.1145/3061639.3062282
Dadu: Accelerating Inverse Kinematics for High-DOF Robots.	Shiqi Lian,Yinhe Han 0001,Ying Wang 0001,Yungang Bao,Hang Xiao,Xiaowei Li 0001,Ninghui Sun	10.1145/3061639.3062223
Detailed Placement for Two-Dimensional Directed Self-Assembly Technology.	Zhi-Wen Lin,Yao-Wen Chang	10.1145/3061639.3062229
INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development: Extended Abstract.	Louis Lintereur	10.1145/3061639.3072947
Hardware ODE Solvers using Stochastic Circuits.	Siting Liu,Jie Han 0001	10.1145/3061639.3062258
Rescuing Memristor-based Neuromorphic Design with High Defects.	Chenchen Liu,Miao Hu,John Paul Strachan,Hai (Helen) Li	10.1145/3061639.3062310
Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups.	Derong Liu 0002,Vinicius S. Livramento,Salim Chowdhury,Duo Ding,Huy Vo,Akshay Sharma,David Z. Pan	10.1145/3061639.3062321
Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage.	Chunfeng Liu,Bing Li 0005,Hailong Yao,Paul Pop,Tsung-Yi Ho,Ulf Schlichtmann	10.1145/3061639.3062334
Network Synthesis for Database Processing Units.	Andrea Lottarini,Stephen A. Edwards,Kenneth A. Ross,Martha A. Kim	10.1145/3061639.3062289
Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.	Yanan Lu,Leibo Liu,Yangdong Deng,Jian Weng 0004,Zhaoshi Li,Chenchen Deng,Shaojun Wei	10.1145/3061639.3062284
Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems.	Arian Maghazeh,Unmesh D. Bordoloi,Usman Dastgeer,Alexandru Andrei,Petru Eles,Zebo Peng	10.1145/3061639.3062269
TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs.	Amin Malekpour,Roshan G. Ragel,Aleksandar Ignjatovic,Sri Parameswaran	10.1145/3061639.3062336
An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction.	Alfio Di Mauro,Francesco Conti 0001,Luca Benini	10.1145/3061639.3062201
Multi-variable Dynamic Power Management for the GPU Subsystem.	Pietro Mercati,Raid Ayoub,Michael Kishinevsky,Eric Samson,Marc Beuchat,Francesco Paterna,Tajana Simunic Rosing	10.1145/3061639.3062288
Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays.	Vivek Mishra,Palkesh Jain,Sravan K. Marella,Sachin S. Sapatnekar	10.1145/3061639.3062266
Optimized Design of a Human Intranet Network.	Ali Moin,Pierluigi Nuzzo 0002,Alberto L. Sangiovanni-Vincentelli,Jan M. Rabaey	10.1145/3061639.3062296
Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers.	Carlos Moreno 0002,Sebastian Fischmeister	10.1145/3061639.3062245
Formal Techniques for Effective Co-verification of Hardware/Software Co-designs.	Rajdeep Mukherjee,Mitra Purandare,Raphael Polig,Daniel Kroening	10.1145/3061639.3062253
Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited.	Philipp Mundhenk,Ghizlane Tibba,Licong Zhang,Felix Reimann,Debayan Roy,Samarjit Chakraborty	10.1145/3061639.3072950
HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs.	Kenneth O&apos;Neal,Philip Brisk,Emily Shriver,Michael Kishinevsky	10.1145/3061639.3062257
A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications.	Peng Ouyang,Shouyi Yin,Shaojun Wei	10.1145/3061639.3062187
Statistical Pattern Based Modeling of GPU Memory Access Streams.	Reena Panda,Xinnian Zheng,Jiajun Wang,Andreas Gerstlauer,Lizy K. John	10.1145/3061639.3062320
Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection.	Muhammad Adeel Pasha,Momin Uppal,Muhammad Hassan Ahmed,Muhammad Aimal Rehman,Muhammad Awais Bin Altaf	10.1145/3061639.3062332
Analyzing Hardware Based Malware Detectors.	Nisarg Patel,Avesta Sasan,Houman Homayoun	10.1145/3061639.3062202
A Systems Approach to Computing in Beyond CMOS Fabrics: Invited.	Ameya Patil,Naresh R. Shanbhag,Lav R. Varshney,Eric Pop,H.-S. Philip Wong,Subhasish Mitra,Jan M. Rabaey,Jeffrey A. Weldon,Larry T. Pileggi,Sasikanth Manipatruni,Dmitri E. Nikonov,Ian A. Young	10.1145/3061639.3072943
LiveSynth: Towards an Interactive Synthesis Flow.	Rafael Trapani Possignolo,Jose Renau	10.1145/3061639.3062275
Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System.	Arnab Raha,Vijay Raghunathan	10.1145/3061639.3062333
ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories.	Joydeep Rakshit,Kartik Mohanram	10.1145/3061639.3062205
Specification, Verification and Design of Evolving Automotive Software: Invited.	S. Ramesh 0002,Birgit Vogel-Heuser,Wanli Chang 0001,Debayan Roy,Licong Zhang,Samarjit Chakraborty	10.1145/3061639.3072946
Extensibility in Automotive Security: Current Practice and Challenges: Invited.	Sandip Ray,Wen Chen 0016,Jayanta Bhadra,Mohammad Abdullah Al Faruque	10.1145/3061639.3072952
Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited.	Negar Reiskarimian,Linxiao Zhang,Harish Krishnaswamy	10.1145/3061639.3072954
PriSearch: Efficient Search on Private Data.	M. Sadegh Riazi,Ebrahim M. Songhori,Farinaz Koushanfar	10.1145/3061639.3062305
Pauli Frames for Quantum Computer Architectures.	Leon Riesebos,Xiang Fu 0003,Savvas Varsamopoulos,Carmen G. Almudéver,Koen Bertels	10.1145/3061639.3062300
Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning.	Bita Darvish Rouhani,Azalia Mirhoseini,Farinaz Koushanfar	10.1145/3061639.3062225
Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems.	Abhishek Roy 0007,Hakan Aydin,Dakai Zhu 0001	10.1145/3061639.3062238
Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware.	Pascal Sasdrich,Tim Güneysu	10.1145/3061639.3062222
Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation.	Tim Schmidt,Guantao Liu,Rainer Dömer	10.1145/3061639.3062243
Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited.	Fabio Sebastiano,Harald Homulle,Bishnu Patra,Rosario M. Incandela,Jeroen P. G. van Dijk,Lin Song,Masoud Babaie,Andrei Vladimirescu,Edoardo Charbon	10.1145/3061639.3072948
Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation.	Ioannis Seitanidis,Giorgos Dimitrakopoulos,Pavlos M. Mattheakis,Laurent Masse-Navette,David G. Chinnery	10.1145/3061639.3062327
SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits.	Deepashree Sengupta,Farhana Sharmin Snigdha,Jiang Hu,Sachin S. Sapatnekar	10.1145/3061639.3062314
Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization.	Jaewoo Seo,Jinwook Jung,Sangmin Kim,Youngsoo Shin	10.1145/3061639.3062302
TraPL: Track Planning of Local Congestion for Global Routing.	Daohang Shi,Azadeh Davoodi	10.1145/3061639.3062335
Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits.	Cheng-Yu Shih,Chun-Hong Shih,Jie-Hong R. Jiang	10.1145/3061639.3062211
A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited.	Aviral Shrivastava,Mohammadreza Mehrabian,Mohammad Khayatian,Patricia Derler,Hugo A. Andrade,Kevin B. Stanton,Ya-Shian Li-Baboud,Edward R. Griffor,Marc Weiss,John C. Eidson	10.1145/3061639.3072955
A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks.	Hyeon Uk Sim,Jongeun Lee	10.1145/3061639.3062290
LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs.	Love Singhal,Mahesh A. Iyer,Saurabh N. Adya	10.1145/3061639.3062279
Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks.	Fedor Smirnov,Michael Glaß,Felix Reimann,Jürgen Teich	10.1145/3061639.3062298
Hierarchical Reversible Logic Synthesis Using LUTs.	Mathias Soeken,Martin Roetteler,Nathan Wiebe,Giovanni De Micheli	10.1145/3061639.3062261
Making DRAM Stronger Against Row Hammering.	Mungyu Son,Hyunsun Park,Junwhan Ahn,Sungjoo Yoo	10.1145/3061639.3062281
Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length.	Juexiao Su,Lei He 0001	10.1145/3061639.3062246
Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.	Hokchhay Tann,Soheil Hashemi,R. Iris Bahar,Sherief Reda	10.1145/3061639.3062259
Correlated Rare Failure Analysis via Asymptotic Probability Evaluation.	Jun Tao 0001,Handi Yu,Dian Zhou,Yangfeng Su,Xuan Zeng 0001,Xin Li 0001	10.1145/3061639.3062217
Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks.	Wei-Yu Tsai,Jinhang Choi,Tulika Parija,Priyanka Gomatam,Chita R. Das,John Sampson,Vijaykrishnan Narayanan	10.1145/3061639.3062218
Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs.	Anshuman Verma,Huiyang Zhou,Skip Booth,Robbie King,James Coole,Andy Keep,John Marshall,Wu-chun Feng	10.1145/3061639.3062230
A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model.	Shuo Wang 0009,Yun Liang 0001	10.1145/3061639.3062185
Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR.	Ying Wang 0001,Huawei Li 0001,Xiaowei Li 0001	10.1145/3061639.3062307
FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs.	Shuo Wang 0009,Yun Liang 0001,Wei Zhang 0012	10.1145/3061639.3062251
A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment.	Qiang Wang,Leibo Liu,Wenping Zhu,Huiyu Mo,Chenchen Deng,Shaojun Wei	10.1145/3061639.3062182
MOCA: an Inter/Intra-Chip Optical Network for Memory.	Zhehui Wang,Zhengbin Pang,Peng Yang 0003,Jiang Xu 0001,Xuanqi Chen,Rafael K. V. Maeda,Zhifei Wang,Luan H. K. Duong,Haoran Li 0002,Zhe Wang 0003	10.1145/3061639.3062286
A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited.	Jianping Wang 0006,Sachin S. Sapatnekar,Chris H. Kim,Paul A. Crowell,Steven J. Koester,Supriyo Datta,Kaushik Roy 0001,Anand Raghunathan,Xiaobo Sharon Hu,Michael T. Niemier,Azad Naeemi,Chia-Ling Chien,Caroline A. Ross,Roland Kawakami	10.1145/3061639.3072942
Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks.	Yandan Wang,Wei Wen,Beiye Liu,Donald M. Chiarulli,Hai (Helen) Li	10.1145/3061639.3062256
Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits.	Mengshuo Wang,Fan Yang 0001,Changhao Yan,Xuan Zeng 0001,Xiangdong Hu	10.1145/3061639.3062234
Retiming of Two-Phase Latch-Based Resilient Circuits.	Hsiao-Lun Wang,Minghe Zhang,Peter A. Beerel	10.1145/3061639.3062312
Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits.	Ya Wang,Wenrui Zhang,Peng Li 0001,Jian Gong	10.1145/3061639.3062215
Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture.	Yi Wang 0003,Mingxu Zhang,Jing Yang 0018	10.1145/3061639.3062242
Deep Reinforcement Learning for Building HVAC Control.	Tianshu Wei,Yanzhi Wang,Qi Zhu 0002	10.1145/3061639.3062224
Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs.	Xuechao Wei,Cody Hao Yu,Peng Zhang 0007,Youxiang Chen,Yuxin Wang,Han Hu,Yun Liang 0001,Jason Cong	10.1145/3061639.3062207
Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited.	Meng Wu,Haibo Zeng 0001,Chao Wang 0001,Huafeng Yu	10.1145/3061639.3072957
Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems.	Lixue Xia,Mengyun Liu,Xuefei Ning,Krishnendu Chakrabarty,Yu Wang 0002	10.1145/3061639.3062248
Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs.	Qingcheng Xiao,Yun Liang 0001,Liqiang Lu,Shengen Yan,Yu-Wing Tai	10.1145/3061639.3062244
Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction.	Yang Xie,Ankur Srivastava 0001	10.1145/3061639.3062226
Concurrent Pin Access Optimization for Unidirectional Routing.	Xiaoqing Xu,Yibo Lin,Vinicius S. Livramento,David Z. Pan	10.1145/3061639.3062214
A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology.	Biying Xu,Shaolan Li,Nan Sun,David Z. Pan	10.1145/3061639.3062192
On Quality Trade-off Control for Approximate Computing Using Iterative Training.	Chengwen Xu,Xiangyu Wu,Wenqi Yin,Qiang Xu 0001,Naifeng Jing,Xiaoyao Liang,Li Jiang 0002	10.1145/3061639.3062294
An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers.	Xiaowei Xu 0004,Dewen Zeng,Wenyao Xu,Yiyu Shi 0001,Yu Hu 0002	10.1145/3061639.3062200
Age-aware Logic and Memory Co-Placement for RRAM-FPGAs.	Yuan Xue,Chengmo Yang,Jingtong Hu	10.1145/3061639.3062198
Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors.	Zhiyuan Yang 0001,Caleb Serafy,Tiantao Lu,Ankur Srivastava 0001	10.1145/3061639.3062301
Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning.	Haoyu Yang,Jing Su,Yi Zou,Bei Yu 0001,Evangeline F. Y. Young	10.1145/3061639.3062270
Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM.	Shouyi Yin,Zhicong Xie,Shaojun Wei	10.1145/3061639.3062232
A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability.	Yang Zhang 0051,Dan Feng 0001,Jingning Liu,Wei Tong 0001,Bing Wu 0001,Caihua Fang	10.1145/3061639.3062191
Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns.	Xian Zhang 0001,Guangyu Sun 0003	10.1145/3061639.3062329
A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification.	Zhiqiang Zhao,Zhuo Feng	10.1145/3061639.3062193
Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture.	Qinghang Zhao,Yongpan Liu,Wenyu Sun,Jiaqing Zhao,Hailong Yao,Xiaojun Guo,Huazhong Yang	10.1145/3061639.3062227
Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements.	Chen Zhou,Keshab K. Parhi,Chris H. Kim	10.1145/3061639.3062315
SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems.	Xiao Zhu,Duo Liu,Kan Zhong,Jinting Ren,Tao Li 0006	10.1145/3061639.3062317
Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited.	Qi Zhu 0002,Hengyi Liang,Licong Zhang,Debayan Roy,Wenchao Li 0001,Samarjit Chakraborty	10.1145/3061639.3072956
Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators.	An Zou,Jingwen Leng,Yazhou Zu,Tao Tong,Vijay Janapa Reddi,David M. Brooks,Gu-Yeon Wei,Xuan Zhang 0001	10.1145/3061639.3062268
Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration.	Wei Zuo,Louis-Noël Pouchet,Andrey Ayupov,Taemin Kim,Chung-Wei Lin,Shinichi Shiraishi,Deming Chen	10.1145/3061639.3062195
Proceedings of the 54th Annual Design Automation Conference, DAC 2017, Austin, TX, USA, June 18-22, 2017		10.1145/3061639
