// Seed: 3648486222
module module_0 (
    output logic id_0,
    input  tri0  id_1
);
  assign id_0 = -1;
  initial id_0 <= id_1;
  wire id_3;
  assign id_0 = -1'b0 - id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7
);
  nand primCall (id_6, id_4, id_7, id_3, id_1);
  assign id_6 = id_5;
  always id_2 <= id_4;
  assign id_2 = -1 * 1'h0 == id_1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
