
*** Running vivado
    with args -log System_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_tpg_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System_tpg_0_0.tcl -notrace
Command: synth_design -top System_tpg_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18141 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.738 ; gain = 81.836 ; free physical = 121 ; free virtual = 1378
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_tpg_0_0' [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_tpg_0_0/synth/System_tpg_0_0.vhd:68]
	Parameter kMaxResolution bound to: 4096 - type: integer 
	Parameter kHorActive bound to: 1920 - type: integer 
	Parameter kVerActive bound to: 1080 - type: integer 
INFO: [Synth 8-3491] module 'tpg' declared at '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ipshared/1d3f/src/tpg.vhd:51' bound to instance 'U0' of component 'tpg' [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_tpg_0_0/synth/System_tpg_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'tpg' [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ipshared/1d3f/src/tpg.vhd:66]
	Parameter kMaxResolution bound to: 4096 - type: integer 
	Parameter kHorActive bound to: 1920 - type: integer 
	Parameter kVerActive bound to: 1080 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tpg' (1#1) [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ipshared/1d3f/src/tpg.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_tpg_0_0' (2#1) [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_tpg_0_0/synth/System_tpg_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.363 ; gain = 126.461 ; free physical = 150 ; free virtual = 1245
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.363 ; gain = 126.461 ; free physical = 128 ; free virtual = 1196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.363 ; gain = 126.461 ; free physical = 128 ; free virtual = 1196
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1

*** Running vivado
    with args -log System_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_tpg_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System_tpg_0_0.tcl -notrace
Command: synth_design -top System_tpg_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.730 ; gain = 81.836 ; free physical = 1625 ; free virtual = 5700
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_tpg_0_0' [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_tpg_0_0/synth/System_tpg_0_0.vhd:68]
	Parameter kMaxResolution bound to: 4096 - type: integer 
	Parameter kHorActive bound to: 1920 - type: integer 
	Parameter kVerActive bound to: 1080 - type: integer 
INFO: [Synth 8-3491] module 'tpg' declared at '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ipshared/1d3f/src/tpg.vhd:51' bound to instance 'U0' of component 'tpg' [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_tpg_0_0/synth/System_tpg_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'tpg' [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ipshared/1d3f/src/tpg.vhd:66]
	Parameter kMaxResolution bound to: 4096 - type: integer 
	Parameter kHorActive bound to: 1920 - type: integer 
	Parameter kVerActive bound to: 1080 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tpg' (1#1) [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ipshared/1d3f/src/tpg.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_tpg_0_0' (2#1) [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_tpg_0_0/synth/System_tpg_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.355 ; gain = 125.461 ; free physical = 1435 ; free virtual = 5514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.355 ; gain = 125.461 ; free physical = 1459 ; free virtual = 5539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.355 ; gain = 125.461 ; free physical = 1459 ; free virtual = 5539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1694.395 ; gain = 2.000 ; free physical = 277 ; free virtual = 4214
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 348 ; free virtual = 4288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 350 ; free virtual = 4290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 350 ; free virtual = 4290
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "xCntVer" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 330 ; free virtual = 4270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tpg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/xCntVer" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 313 ; free virtual = 4257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 341 ; free virtual = 4074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:12 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 625 ; free virtual = 4358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 635 ; free virtual = 4367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 598 ; free virtual = 4331
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 598 ; free virtual = 4331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 598 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 597 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 597 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 597 ; free virtual = 4329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     6|
|3     |LUT2   |    28|
|4     |LUT3   |    19|
|5     |LUT4   |     3|
|6     |LUT5   |     7|
|7     |LUT6   |    11|
|8     |FDRE   |    79|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   172|
|2     |  U0     |tpg    |   172|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 597 ; free virtual = 4329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1694.395 ; gain = 125.461 ; free physical = 644 ; free virtual = 4376
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:13 . Memory (MB): peak = 1694.395 ; gain = 488.500 ; free physical = 643 ; free virtual = 4376
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1696.395 ; gain = 502.117 ; free physical = 618 ; free virtual = 4351
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/sergiu/Documents/DDC/DDC.runs/System_tpg_0_0_synth_1/System_tpg_0_0.dcp' has been generated.
