[tasks]
and_bmc and bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
and_bmc: depth 72

[engines]
smtbmc

[script]
and: read_verilog -sv -formal alu_and.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu.svh
and: @srcdir@/alu_and.sv
