--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o todo.twr
-v 30 -l 30 todo_routed.ncd todo.pcf

Design file:              todo_routed.ncd
Physical constraint file: todo.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1654 paths analyzed, 287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.721ns.
--------------------------------------------------------------------------------
Slack:                  25.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO1     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.D2     net (fanout=1)        0.910   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[1]
    SLICE_X53Y101.CMUX   Topdc                 0.348   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (2.692ns logic, 1.994ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  25.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO6     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.C2     net (fanout=1)        0.888   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[6]
    SLICE_X53Y101.CMUX   Tilo                  0.352   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_3
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (2.696ns logic, 1.972ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  25.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO2     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.D4     net (fanout=1)        0.710   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[2]
    SLICE_X53Y101.CMUX   Topdc                 0.348   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (2.692ns logic, 1.794ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  25.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO7     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.C5     net (fanout=1)        0.615   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[7]
    SLICE_X53Y101.CMUX   Tilo                  0.352   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_3
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (2.696ns logic, 1.699ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  25.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.367ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO4     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.C4     net (fanout=1)        0.587   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[4]
    SLICE_X53Y101.CMUX   Tilo                  0.352   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_3
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (2.696ns logic, 1.671ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  25.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO0     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.D6     net (fanout=1)        0.548   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[0]
    SLICE_X53Y101.CMUX   Topdc                 0.348   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (2.692ns logic, 1.632ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  25.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO3     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.D5     net (fanout=1)        0.512   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[3]
    SLICE_X53Y101.CMUX   Topdc                 0.348   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (2.692ns logic, 1.596ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  25.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO5     Trcko_DOA             2.073   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X53Y101.C6     net (fanout=1)        0.428   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[5]
    SLICE_X53Y101.CMUX   Tilo                  0.352   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_3
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_2_f7
    SLICE_X52Y103.B3     net (fanout=1)        0.466   cs_ila_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X52Y103.BMUX   Tilo                  0.198   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (2.696ns logic, 1.512ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack:                  26.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_SYNC/U_SYNC to cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y104.A4     net (fanout=1)        0.407   u_icon/U0/U_ICON/iSYNC
    SLICE_X62Y104.AMUX   Tilo                  0.186   u_icon/U0/U_ICON/U_STAT/iDATA_VALID
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X50Y102.D2     net (fanout=9)        1.121   u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X50Y102.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iRESET[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y102.C2     net (fanout=5)        0.486   CONTROL_cs_ila_0[14]
    SLICE_X50Y102.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iRESET[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_rst
    SLICE_X48Y102.SR     net (fanout=1)        0.355   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
    SLICE_X48Y102.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr[2]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.114ns logic, 2.369ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  26.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_SYNC/U_SYNC to cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y104.A4     net (fanout=1)        0.407   u_icon/U0/U_ICON/iSYNC
    SLICE_X62Y104.AMUX   Tilo                  0.186   u_icon/U0/U_ICON/U_STAT/iDATA_VALID
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X50Y102.D2     net (fanout=9)        1.121   u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X50Y102.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iRESET[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y102.C2     net (fanout=5)        0.486   CONTROL_cs_ila_0[14]
    SLICE_X50Y102.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iRESET[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_rst
    SLICE_X48Y102.SR     net (fanout=1)        0.355   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
    SLICE_X48Y102.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr[2]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.114ns logic, 2.369ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  26.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_SYNC/U_SYNC to cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y104.A4     net (fanout=1)        0.407   u_icon/U0/U_ICON/iSYNC
    SLICE_X62Y104.AMUX   Tilo                  0.186   u_icon/U0/U_ICON/U_STAT/iDATA_VALID
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X50Y102.D2     net (fanout=9)        1.121   u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X50Y102.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iRESET[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X50Y102.C2     net (fanout=5)        0.486   CONTROL_cs_ila_0[14]
    SLICE_X50Y102.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iRESET[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_rst
    SLICE_X48Y102.SR     net (fanout=1)        0.355   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst
    SLICE_X48Y102.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr[2]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.114ns logic, 2.369ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  26.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y106.SR     net (fanout=3)        0.468   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.133ns logic, 2.335ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  26.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.468ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y106.SR     net (fanout=3)        0.468   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.133ns logic, 2.335ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  26.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y104.A1     net (fanout=7)        0.623   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X57Y104.A      Tilo                  0.068   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C4     net (fanout=3)        0.412   u_icon/U0/U_ICON/iCOMMAND_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y106.SR     net (fanout=3)        0.468   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.177ns logic, 2.276ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  26.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y104.A1     net (fanout=7)        0.623   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X57Y104.A      Tilo                  0.068   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C4     net (fanout=3)        0.412   u_icon/U0/U_ICON/iCOMMAND_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y106.SR     net (fanout=3)        0.468   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.177ns logic, 2.276ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  26.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X50Y103.B1     net (fanout=8)        1.188   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X50Y103.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X48Y106.D3     net (fanout=17)       0.739   CONTROL_cs_ila_0[9]
    SLICE_X48Y106.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X48Y105.DI     net (fanout=1)        0.244   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[2]
    SLICE_X48Y105.CLK    Tds                   0.249   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (0.790ns logic, 2.647ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  26.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X50Y103.B1     net (fanout=8)        1.188   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X50Y103.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X48Y106.D3     net (fanout=17)       0.739   CONTROL_cs_ila_0[9]
    SLICE_X48Y106.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X48Y105.DI     net (fanout=1)        0.244   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[2]
    SLICE_X48Y105.CLK    Tds                   0.249   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.790ns logic, 2.621ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  26.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.133ns logic, 2.238ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  26.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.133ns logic, 2.238ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  26.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.133ns logic, 2.238ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  26.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.133ns logic, 2.238ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  26.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y104.SR     net (fanout=3)        0.364   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y104.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.133ns logic, 2.231ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  26.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y104.SR     net (fanout=3)        0.364   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y104.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.133ns logic, 2.231ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  26.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y104.SR     net (fanout=3)        0.364   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y104.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.133ns logic, 2.231ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  26.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y103.A1     net (fanout=9)        0.920   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X52Y103.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X52Y103.B5     net (fanout=4)        0.468   CONTROL_cs_ila_0[6]
    SLICE_X52Y103.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X59Y105.A4     net (fanout=1)        0.618   CONTROL_cs_ila_0[3]
    SLICE_X59Y105.CLK    Tas                   0.073   u_icon/U0/U_ICON/iTDO
                                                       u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (0.751ns logic, 2.613ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  26.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C1     net (fanout=9)        0.487   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y104.SR     net (fanout=3)        0.364   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y104.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.133ns logic, 2.231ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  26.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y104.A1     net (fanout=7)        0.623   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X57Y104.A      Tilo                  0.068   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C4     net (fanout=3)        0.412   u_icon/U0/U_ICON/iCOMMAND_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.177ns logic, 2.179ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  26.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y104.A1     net (fanout=7)        0.623   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X57Y104.A      Tilo                  0.068   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C4     net (fanout=3)        0.412   u_icon/U0/U_ICON/iCOMMAND_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.177ns logic, 2.179ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  26.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y104.A1     net (fanout=7)        0.623   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X57Y104.A      Tilo                  0.068   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C4     net (fanout=3)        0.412   u_icon/U0/U_ICON/iCOMMAND_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.177ns logic, 2.179ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  26.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y104.A1     net (fanout=7)        0.623   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X57Y104.A      Tilo                  0.068   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X58Y104.C4     net (fanout=3)        0.412   u_icon/U0/U_ICON/iCOMMAND_SEL[0]
    SLICE_X58Y104.C      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X54Y104.B2     net (fanout=3)        0.773   CONTROL_cs_ila_0[4]
    SLICE_X54Y104.BMUX   Tilo                  0.205   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X52Y105.SR     net (fanout=3)        0.371   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X52Y105.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.177ns logic, 2.179ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X3Y40.RDCLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X54Y100.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X48Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X50Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X46Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X46Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X46Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X46Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X46Y105.CLK
  Clock network: CONTROL_cs_ila_0[0]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.191ns.
--------------------------------------------------------------------------------
Slack:                  12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.513   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.918ns logic, 1.238ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.513   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.918ns logic, 1.238ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.513   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.918ns logic, 1.238ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.513   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.918ns logic, 1.238ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  12.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.508   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.913ns logic, 1.238ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  12.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.508   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.913ns logic, 1.238ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  12.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X61Y103.SR     net (fanout=2)        0.766   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X61Y103.CLK    Tsrck                 0.508   u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.913ns logic, 1.238ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  12.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.025ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y104.D3     net (fanout=3)        0.472   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X63Y104.SR     net (fanout=2)        0.635   u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X63Y104.CLK    Tsrck                 0.513   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.918ns logic, 1.107ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  12.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X56Y104.CE     net (fanout=3)        0.855   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X56Y104.CLK    Tceck                 0.284   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.689ns logic, 1.329ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  12.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X56Y104.CE     net (fanout=3)        0.855   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X56Y104.CLK    Tceck                 0.284   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.689ns logic, 1.329ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  12.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X56Y104.CE     net (fanout=3)        0.855   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X56Y104.CLK    Tceck                 0.284   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.689ns logic, 1.329ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  12.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X56Y104.CE     net (fanout=3)        0.855   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X56Y104.CLK    Tceck                 0.284   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.689ns logic, 1.329ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  13.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X57Y104.CE     net (fanout=3)        0.739   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X57Y104.CLK    Tceck                 0.318   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.723ns logic, 1.213ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  13.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X57Y104.CE     net (fanout=3)        0.739   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X57Y104.CLK    Tceck                 0.318   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.723ns logic, 1.213ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X58Y104.CE     net (fanout=3)        0.725   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X58Y104.CLK    Tceck                 0.318   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.723ns logic, 1.199ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X58Y104.CE     net (fanout=3)        0.725   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X58Y104.CLK    Tceck                 0.318   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.723ns logic, 1.199ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X58Y104.CE     net (fanout=3)        0.725   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X58Y104.CLK    Tceck                 0.318   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.723ns logic, 1.199ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y104.A3     net (fanout=3)        0.474   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y104.A      Tilo                  0.068   CONTROL_cs_ila_0[1]
                                                       u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X58Y104.CE     net (fanout=3)        0.725   u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X58Y104.CLK    Tceck                 0.318   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.723ns logic, 1.199ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.726ns.
--------------------------------------------------------------------------------
Slack:                  14.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    u_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_iDATA_CMD to u_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X70Y104.D4     net (fanout=3)        0.284   u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X70Y104.CLK    Tas                   0.070   u_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       u_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.407ns logic, 0.284ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 301 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.149ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      3.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Treg                  1.869   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y106.SR     net (fanout=3)        0.790   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (2.324ns logic, 0.790ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay:                  3.141ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Treg                  1.861   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X48Y106.SR     net (fanout=3)        0.790   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (2.316ns logic, 0.790ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay:                  3.013ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      2.978ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Treg                  1.869   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X46Y106.SR     net (fanout=3)        0.654   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X46Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (2.324ns logic, 0.654ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Delay:                  3.005ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      2.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Treg                  1.861   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X46Y106.SR     net (fanout=3)        0.654   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X46Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (2.316ns logic, 0.654ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Delay:                  2.877ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      2.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Treg                  1.869   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X50Y106.SR     net (fanout=3)        0.518   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X50Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.324ns logic, 0.518ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------
Delay:                  2.874ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.846   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y107.SR     net (fanout=3)        0.480   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y107.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (2.359ns logic, 0.480ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Delay:                  2.874ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.846   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y107.SR     net (fanout=3)        0.480   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y107.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (2.359ns logic, 0.480ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Delay:                  2.872ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      2.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.844   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y107.SR     net (fanout=3)        0.480   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y107.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (2.357ns logic, 0.480ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Delay:                  2.872ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      2.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.844   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y107.SR     net (fanout=3)        0.480   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y107.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (2.357ns logic, 0.480ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Delay:                  2.869ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      2.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y104.CMUX   Treg                  1.861   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X50Y106.SR     net (fanout=3)        0.518   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X50Y106.CLK    Tsrck                 0.455   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (2.316ns logic, 0.518ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Delay:                  2.862ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      2.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X54Y104.A3     net (fanout=9)        0.666   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.836ns logic, 1.991ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.862ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      2.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X54Y104.A3     net (fanout=9)        0.666   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.836ns logic, 1.991ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.857ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      2.822ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y104.A6     net (fanout=4)        0.115   CONTROL_cs_ila_0[13]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X57Y105.SR     net (fanout=3)        0.514   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X57Y105.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.836ns logic, 1.986ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.857ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      2.822ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y104.A6     net (fanout=4)        0.115   CONTROL_cs_ila_0[13]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X57Y105.SR     net (fanout=3)        0.514   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X57Y105.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.836ns logic, 1.986ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.856ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X54Y104.A1     net (fanout=8)        0.791   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.836ns logic, 1.985ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.856ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X54Y104.A1     net (fanout=8)        0.791   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.836ns logic, 1.985ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.831ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y104.A6     net (fanout=4)        0.115   CONTROL_cs_ila_0[13]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X57Y105.SR     net (fanout=3)        0.514   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X57Y105.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.836ns logic, 1.960ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  2.831ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      2.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y104.A6     net (fanout=4)        0.115   CONTROL_cs_ila_0[13]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X57Y105.SR     net (fanout=3)        0.514   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X57Y105.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.836ns logic, 1.960ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  2.830ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      2.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X54Y104.A1     net (fanout=8)        0.791   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.836ns logic, 1.959ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  2.830ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      2.795ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X54Y104.A1     net (fanout=8)        0.791   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (0.836ns logic, 1.959ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay:                  2.802ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      2.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y104.A6     net (fanout=4)        0.115   CONTROL_cs_ila_0[13]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X55Y101.SR     net (fanout=3)        0.459   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X55Y101.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.836ns logic, 1.931ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay:                  2.776ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      2.741ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X55Y104.A6     net (fanout=4)        0.115   CONTROL_cs_ila_0[13]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X55Y101.SR     net (fanout=3)        0.459   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X55Y101.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.836ns logic, 1.905ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay:                  2.760ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      2.725ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_SYNC/U_SYNC to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y104.A4     net (fanout=1)        0.407   u_icon/U0/U_ICON/iSYNC
    SLICE_X62Y104.AMUX   Tilo                  0.186   u_icon/U0/U_ICON/U_STAT/iDATA_VALID
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X54Y104.A4     net (fanout=9)        0.646   u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.954ns logic, 1.771ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay:                  2.760ns (data path - clock path skew + uncertainty)
  Source:               u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      2.725ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_SYNC/U_SYNC to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y104.A4     net (fanout=1)        0.407   u_icon/U0/U_ICON/iSYNC
    SLICE_X62Y104.AMUX   Tilo                  0.186   u_icon/U0/U_ICON/U_STAT/iDATA_VALID
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X54Y104.A4     net (fanout=9)        0.646   u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X54Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X54Y104.B3     net (fanout=3)        0.345   CONTROL_cs_ila_0[5]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X55Y106.SR     net (fanout=3)        0.373   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X55Y106.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.954ns logic, 1.771ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay:                  2.756ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      2.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.846   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y106.SR     net (fanout=3)        0.362   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y106.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (2.359ns logic, 0.362ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Delay:                  2.756ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.846   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y106.SR     net (fanout=3)        0.362   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y106.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (2.359ns logic, 0.362ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Delay:                  2.756ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      2.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.846   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y106.SR     net (fanout=3)        0.362   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y106.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (2.359ns logic, 0.362ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Delay:                  2.756ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      2.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.846   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y106.SR     net (fanout=3)        0.362   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y106.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (2.359ns logic, 0.362ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Delay:                  2.754ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.844   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y106.SR     net (fanout=3)        0.362   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y106.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (2.357ns logic, 0.362ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Delay:                  2.754ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y104.AMUX   Treg                  1.844   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data[3]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7
    SLICE_X47Y106.SR     net (fanout=3)        0.362   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X47Y106.CLK    Tsrck                 0.513   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (2.357ns logic, 0.362ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 156 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.637ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.602ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.CQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X50Y104.B4     net (fanout=1)        0.666   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[6]
    SLICE_X50Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B1     net (fanout=1)        0.844   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.543ns logic, 2.059ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  2.450ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.415ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.DQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X50Y104.B2     net (fanout=1)        0.479   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
    SLICE_X50Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B1     net (fanout=1)        0.844   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.415ns (0.543ns logic, 1.872ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  2.310ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.275ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X50Y104.B3     net (fanout=1)        0.339   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[4]
    SLICE_X50Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B1     net (fanout=1)        0.844   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.543ns logic, 1.732ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay:                  2.290ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.255ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.DMUX   Tshcko                0.422   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X50Y104.C3     net (fanout=1)        0.710   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]
    SLICE_X50Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B6     net (fanout=1)        0.368   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (0.628ns logic, 1.627ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay:                  2.211ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.176ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.BQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X50Y104.B6     net (fanout=1)        0.240   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[5]
    SLICE_X50Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B1     net (fanout=1)        0.844   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.543ns logic, 1.633ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay:                  2.184ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.149ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.AMUX   Tshcko                0.422   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X50Y104.C2     net (fanout=1)        0.604   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[0]
    SLICE_X50Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B6     net (fanout=1)        0.368   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.628ns logic, 1.521ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay:                  2.153ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.118ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X53Y104.C3     net (fanout=2)        0.610   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X53Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.D3     net (fanout=1)        0.333   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X53Y104.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.A6     net (fanout=1)        0.229   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.611ns logic, 1.507ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  2.127ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.092ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y107.AQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X53Y104.C5     net (fanout=1)        0.540   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X53Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.D3     net (fanout=1)        0.333   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X53Y104.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.A6     net (fanout=1)        0.229   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.655ns logic, 1.437ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay:                  2.085ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.050ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.AQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X55Y104.C1     net (fanout=1)        0.722   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X55Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X53Y104.A4     net (fanout=1)        0.406   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.587ns logic, 1.463ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  2.066ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.031ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.CMUX   Tshcko                0.420   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X50Y104.C1     net (fanout=1)        0.488   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[2]
    SLICE_X50Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B6     net (fanout=1)        0.368   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.626ns logic, 1.405ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay:                  1.989ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.954ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y103.BQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X52Y102.A2     net (fanout=2)        0.770   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X52Y102.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X53Y104.A5     net (fanout=1)        0.306   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.543ns logic, 1.411ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay:                  1.974ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.939ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y104.BMUX   Tshcko                0.420   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X50Y104.C4     net (fanout=1)        0.396   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[1]
    SLICE_X50Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B6     net (fanout=1)        0.368   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.626ns logic, 1.313ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay:                  1.930ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.895ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y103.BQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X53Y104.C4     net (fanout=1)        0.387   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]
    SLICE_X53Y104.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.D3     net (fanout=1)        0.333   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X53Y104.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.A6     net (fanout=1)        0.229   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.611ns logic, 1.284ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay:                  1.887ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y101.BQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X55Y104.A2     net (fanout=1)        0.752   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2]
    SLICE_X55Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X55Y104.SR     net (fanout=3)        0.356   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X55Y104.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.744ns logic, 1.108ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Delay:                  1.880ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.845ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X46Y104.A4     net (fanout=1)        0.413   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[8]
    SLICE_X46Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X46Y104.B3     net (fanout=1)        0.340   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.543ns logic, 1.302ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay:                  1.872ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y103.BQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X52Y102.A1     net (fanout=2)        0.609   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X52Y102.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X53Y104.A5     net (fanout=1)        0.306   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.587ns logic, 1.250ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay:                  1.828ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.793ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y103.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X53Y104.D1     net (fanout=1)        0.686   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[0]
    SLICE_X53Y104.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.A6     net (fanout=1)        0.229   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.543ns logic, 1.250ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Delay:                  1.720ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Data Path Delay:      1.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD to cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y103.CQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD
    SLICE_X56Y103.C4     net (fanout=1)        0.614   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4]
    SLICE_X56Y103.C      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X56Y103.SR     net (fanout=3)        0.374   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X56Y103.CLK    Trck                  0.248   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.697ns logic, 0.988ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Delay:                  1.720ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.685ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.BQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[9]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X46Y104.A6     net (fanout=1)        0.253   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[9]
    SLICE_X46Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X46Y104.B3     net (fanout=1)        0.340   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X46Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X53Y104.B4     net (fanout=1)        0.549   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.543ns logic, 1.142ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay:                  1.491ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC (FF)
  Data Path Delay:      1.491ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y100.CQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1[4]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X54Y100.C2     net (fanout=2)        1.154   cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1[4]
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.337ns logic, 1.154ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  1.484ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D (FF)
  Data Path Delay:      1.484ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X44Y106.D2     net (fanout=21)       1.147   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.337ns logic, 1.147ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  1.428ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C (FF)
  Data Path Delay:      1.428ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.AQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X44Y106.C4     net (fanout=20)       1.047   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.381ns logic, 1.047ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay:                  1.425ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.425ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.AQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X44Y106.B4     net (fanout=20)       1.044   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.381ns logic, 1.044ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay:                  1.367ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD
    SLICE_X54Y104.B5     net (fanout=1)        0.433   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[1]
    SLICE_X54Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X54Y104.SR     net (fanout=3)        0.246   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X54Y104.CLK    Trck                  0.248   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.653ns logic, 0.679ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Delay:                  1.348ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.348ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X44Y105.B2     net (fanout=21)       1.011   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.337ns logic, 1.011ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay:                  1.344ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C (FF)
  Data Path Delay:      1.344ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X44Y105.C2     net (fanout=21)       1.007   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.337ns logic, 1.007ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay:                  1.339ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.AQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X44Y104.A4     net (fanout=20)       0.958   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.381ns logic, 0.958ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay:                  1.337ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.337ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.BQ     Tcko                  0.337   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X50Y104.A3     net (fanout=21)       1.000   cs_ila_0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.337ns logic, 1.000ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  1.337ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y103.DMUX   Tshcko                0.465   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X55Y107.SR     net (fanout=10)       0.542   cs_ila_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X55Y107.CLK    Trck                  0.295   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.760ns logic, 0.542ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Delay:                  1.330ns (data path)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.330ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to cs_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.AQ     Tcko                  0.381   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X44Y106.A4     net (fanout=20)       0.949   cs_ila_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.381ns logic, 0.949ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.138ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.103ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[13] falling
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y105.AQ     Tcklo                 0.380   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y105.A2     net (fanout=1)        0.632   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y105.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X53Y104.D6     net (fanout=2)        0.253   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X53Y104.D      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.A6     net (fanout=1)        0.229   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y104.B3     net (fanout=1)        0.335   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y104.CLK    Tas                   0.070   cs_ila_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.654ns logic, 1.449ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay:                  1.409ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[13] falling
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y105.AQ     Tcklo                 0.380   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y105.A2     net (fanout=1)        0.632   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y105.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X55Y107.AX     net (fanout=2)        0.260   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X55Y107.CLK    Tdick                 0.034   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.482ns logic, 0.892ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Delay:                  1.120ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL_cs_ila_0[13] falling
  Destination Clock:    CONTROL_cs_ila_0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y105.AQ     Tcklo                 0.380   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X55Y105.A2     net (fanout=1)        0.632   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X55Y105.CLK    Tas                   0.073   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.453ns logic, 0.632ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.654ns (data path - clock path skew + uncertainty)
  Source:               cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.559ns (Levels of Logic = 0)
  Clock Path Skew:      -2.060ns (1.317 - 3.377)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL_cs_ila_0[13] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y103.DMUX   Tshcko                0.465   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X56Y105.SR     net (fanout=10)       0.840   cs_ila_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X56Y105.CLK    Trck                  0.254   cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.719ns logic, 0.840ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay:                  2.348ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.348ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X58Y104.D3     net (fanout=4)        0.476   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (0.473ns logic, 1.875ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay:                  2.322ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.322ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X58Y104.D5     net (fanout=3)        0.450   u_icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X58Y104.D      Tilo                  0.068   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y104.B1     net (fanout=8)        0.881   u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.473ns logic, 1.849ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  2.229ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.AQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X56Y104.B1     net (fanout=7)        0.506   u_icon/U0/U_ICON/U_CMD/iTARGET[8]
    SLICE_X56Y104.BMUX   Tilo                  0.205   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X55Y104.B4     net (fanout=1)        0.551   u_icon/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.654ns logic, 1.575ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Delay:                  2.215ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.215ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.BQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X56Y104.B3     net (fanout=7)        0.499   u_icon/U0/U_ICON/U_CMD/iTARGET[9]
    SLICE_X56Y104.BMUX   Tilo                  0.198   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X55Y104.B4     net (fanout=1)        0.551   u_icon/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (0.647ns logic, 1.568ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay:                  2.156ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.156ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.DQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X56Y104.B4     net (fanout=7)        0.437   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X56Y104.BMUX   Tilo                  0.201   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X55Y104.B4     net (fanout=1)        0.551   u_icon/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.650ns logic, 1.506ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay:                  2.098ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.DQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X59Y104.A1     net (fanout=4)        0.607   u_icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y104.B5     net (fanout=9)        0.500   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.473ns logic, 1.625ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  1.985ns (data path)
  Source:               u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.985ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_SYNC/U_SYNC to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iSYNC
                                                       u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X62Y104.A4     net (fanout=1)        0.407   u_icon/U0/U_ICON/iSYNC
    SLICE_X62Y104.AMUX   Tilo                  0.186   u_icon/U0/U_ICON/U_STAT/iDATA_VALID
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X55Y104.B6     net (fanout=9)        0.469   u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.591ns logic, 1.394ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Delay:                  1.960ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.960ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.AQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X59Y104.A3     net (fanout=4)        0.469   u_icon/U0/U_ICON/iCORE_ID[0]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y104.B5     net (fanout=9)        0.500   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.473ns logic, 1.487ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay:                  1.931ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.931ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y104.CQ     Tcko                  0.381   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X56Y104.B5     net (fanout=7)        0.208   u_icon/U0/U_ICON/U_CMD/iTARGET[10]
    SLICE_X56Y104.BMUX   Tilo                  0.205   u_icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       u_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X55Y104.B4     net (fanout=1)        0.551   u_icon/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.654ns logic, 1.277ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Delay:                  1.794ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.794ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.CQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X59Y104.A5     net (fanout=4)        0.303   u_icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y104.B5     net (fanout=9)        0.500   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.473ns logic, 1.321ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  1.616ns (data path)
  Source:               u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.616ns (Levels of Logic = 2)
  Source Clock:         CONTROL_cs_ila_0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to cs_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y104.BQ     Tcko                  0.337   u_icon/U0/U_ICON/iCORE_ID[3]
                                                       u_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X59Y104.A6     net (fanout=4)        0.125   u_icon/U0/U_ICON/iCORE_ID[1]
    SLICE_X59Y104.A      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       u_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y104.B5     net (fanout=9)        0.500   u_icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X55Y104.B      Tilo                  0.068   cs_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X56Y105.CLK    net (fanout=4)        0.518   CONTROL_cs_ila_0[13]
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.473ns logic, 1.143ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2145 paths, 0 nets, and 612 connections

Design statistics:
   Minimum period:   4.721ns{1}   (Maximum frequency: 211.820MHz)
   Maximum path delay from/to any node:   2.191ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 05 17:08:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



