#!/usr/bin/env python3
"""
é«˜çº§çŸ¥è¯†ç®¡ç†ç³»ç»Ÿæ¼”ç¤º
å±•ç¤ºæ¨¡å—åŒ–ç®¡ç†ã€å¤šæºèåˆã€æ™ºèƒ½é¢†åŸŸåŒ¹é…ç­‰é«˜çº§åŠŸèƒ½

æ¼”ç¤ºå†…å®¹ï¼š
1. çŸ¥è¯†åº“æ¨¡å—åŒ–ç®¡ç†
2. æ™ºèƒ½é¢†åŸŸåˆ†ç±»
3. å¤šæºçŸ¥è¯†èåˆç­–ç•¥
4. ç½®ä¿¡åº¦æ¨¡ç³Šå¤„ç†
5. è´¨é‡è¯„ä¼°ç³»ç»Ÿ
6. å®é™…åº”ç”¨åœºæ™¯
"""

import asyncio
import sys
from pathlib import Path
from datetime import datetime, timedelta

# æ·»åŠ é¡¹ç›®è·¯å¾„
sys.path.insert(0, str(Path(__file__).parent.parent))

from layers.intelligent_context.advanced_knowledge_manager import (
    AdvancedKnowledgeManager, KnowledgeModule, KnowledgeItem,
    KnowledgeSubDomain, KnowledgeSourcePriority, FusionStrategy,
    DomainClassifier
)


async def setup_sample_knowledge_base():
    """è®¾ç½®ç¤ºä¾‹çŸ¥è¯†åº“"""
    
    manager = AdvancedKnowledgeManager()
    
    # 1. æ³¨å†ŒçŸ¥è¯†æ¨¡å—
    modules = [
        KnowledgeModule(
            module_id="official_fpga_docs",
            name="FPGAå®˜æ–¹æ–‡æ¡£",
            subdomain=KnowledgeSubDomain.FPGA_ARCHITECTURE,
            priority=KnowledgeSourcePriority.OFFICIAL_DOCS,
            content_path="/knowledge/official/fpga",
            metadata={"vendor": "xilinx", "version": "2023.2"},
            quality_score=0.95
        ),
        KnowledgeModule(
            module_id="expert_hdl_practices",
            name="HDLè®¾è®¡ä¸“å®¶å®è·µ",
            subdomain=KnowledgeSubDomain.HDL_DESIGN,
            priority=KnowledgeSourcePriority.EXPERT_KNOWLEDGE,
            content_path="/knowledge/expert/hdl",
            metadata={"expert_level": "senior", "years_experience": 15},
            quality_score=0.90
        ),
        KnowledgeModule(
            module_id="community_best_practices",
            name="ç¤¾åŒºæœ€ä½³å®è·µ",
            subdomain=KnowledgeSubDomain.BEST_PRACTICES,
            priority=KnowledgeSourcePriority.COMMUNITY_PRACTICES,
            content_path="/knowledge/community/practices",
            metadata={"community": "fpga_forum", "votes": 1250},
            quality_score=0.80
        ),
        KnowledgeModule(
            module_id="code_examples",
            name="ä»£ç ç¤ºä¾‹åº“",
            subdomain=KnowledgeSubDomain.HDL_DESIGN,
            priority=KnowledgeSourcePriority.CODE_EXAMPLES,
            content_path="/knowledge/examples/code",
            metadata={"language": "verilog", "tested": True},
            quality_score=0.85
        ),
        KnowledgeModule(
            module_id="timing_analysis_guide",
            name="æ—¶åºåˆ†ææŒ‡å—",
            subdomain=KnowledgeSubDomain.TIMING_ANALYSIS,
            priority=KnowledgeSourcePriority.EXPERT_KNOWLEDGE,
            content_path="/knowledge/expert/timing",
            metadata={"tool": "vivado", "complexity": "advanced"},
            quality_score=0.88
        )
    ]
    
    for module in modules:
        await manager.register_knowledge_module(module)
    
    # 2. æ·»åŠ çŸ¥è¯†é¡¹
    knowledge_items = [
        KnowledgeItem(
            item_id="fpga_arch_001",
            content="""FPGAæ¶æ„åŸºç¡€ï¼šFPGAç”±å¯é…ç½®é€»è¾‘å—(CLB)ã€å—RAM(BRAM)ã€DSPåˆ‡ç‰‡å’Œå¯ç¼–ç¨‹äº’è¿ç»„æˆã€‚
            CLBåŒ…å«æŸ¥æ‰¾è¡¨(LUT)å’Œè§¦å‘å™¨ï¼Œæ˜¯FPGAçš„åŸºæœ¬é€»è¾‘å•å…ƒã€‚æ¯ä¸ªCLBå¯ä»¥å®ç°å¤æ‚çš„ç»„åˆé€»è¾‘å’Œæ—¶åºé€»è¾‘åŠŸèƒ½ã€‚
            äº’è¿èµ„æºæä¾›äº†çµæ´»çš„ä¿¡å·è·¯ç”±èƒ½åŠ›ï¼ŒåŒ…æ‹¬å±€éƒ¨äº’è¿ã€é•¿çº¿äº’è¿å’Œå…¨å±€æ—¶é’Ÿç½‘ç»œã€‚""",
            title="FPGAåŸºç¡€æ¶æ„",
            module_id="official_fpga_docs",
            subdomain=KnowledgeSubDomain.FPGA_ARCHITECTURE,
            keywords=["fpga", "clb", "lut", "bram", "dsp", "äº’è¿", "æ¶æ„"],
            quality_score=0.95
        ),
        
        KnowledgeItem(
            item_id="hdl_design_001",
            content="""VerilogçŠ¶æ€æœºè®¾è®¡æœ€ä½³å®è·µï¼šä½¿ç”¨ä¸‰æ®µå¼çŠ¶æ€æœºå¯ä»¥æé«˜ä»£ç å¯è¯»æ€§å’Œç»¼åˆæ•ˆæœã€‚
            ç¬¬ä¸€æ®µæè¿°çŠ¶æ€å¯„å­˜å™¨ï¼Œç¬¬äºŒæ®µæè¿°çŠ¶æ€è½¬ç§»é€»è¾‘ï¼Œç¬¬ä¸‰æ®µæè¿°è¾“å‡ºé€»è¾‘ã€‚
            å»ºè®®ä½¿ç”¨å‚æ•°å®šä¹‰çŠ¶æ€ç¼–ç ï¼Œé‡‡ç”¨ç‹¬çƒ­ç ç¼–ç å¯ä»¥æé«˜é€Ÿåº¦ä½†å¢åŠ èµ„æºæ¶ˆè€—ã€‚""",
            title="VerilogçŠ¶æ€æœºè®¾è®¡",
            module_id="expert_hdl_practices",
            subdomain=KnowledgeSubDomain.HDL_DESIGN,
            keywords=["verilog", "çŠ¶æ€æœº", "ä¸‰æ®µå¼", "ç‹¬çƒ­ç ", "è®¾è®¡"],
            quality_score=0.92
        ),
        
        KnowledgeItem(
            item_id="timing_001",
            content="""FPGAæ—¶åºçº¦æŸè®¾ç½®ï¼šæ­£ç¡®çš„æ—¶åºçº¦æŸæ˜¯æ—¶åºæ”¶æ•›çš„å…³é”®ã€‚ä¸»è¦çº¦æŸåŒ…æ‹¬æ—¶é’Ÿçº¦æŸã€
            è¾“å…¥å»¶è¿Ÿçº¦æŸã€è¾“å‡ºå»¶è¿Ÿçº¦æŸå’Œæ—¶é’ŸåŸŸäº¤å‰çº¦æŸã€‚æ—¶é’Ÿçº¦æŸåº”è¯¥åæ˜ å®é™…çš„æ—¶é’Ÿé¢‘ç‡éœ€æ±‚ï¼Œ
            è¾“å…¥è¾“å‡ºå»¶è¿Ÿçº¦æŸéœ€è¦è€ƒè™‘PCBèµ°çº¿å»¶è¿Ÿå’Œå™¨ä»¶å»¶è¿Ÿã€‚""",
            title="FPGAæ—¶åºçº¦æŸè®¾ç½®",
            module_id="timing_analysis_guide", 
            subdomain=KnowledgeSubDomain.TIMING_ANALYSIS,
            keywords=["æ—¶åº", "çº¦æŸ", "æ—¶é’Ÿ", "å»¶è¿Ÿ", "æ”¶æ•›"],
            quality_score=0.90
        ),
        
        KnowledgeItem(
            item_id="best_practice_001",
            content="""FPGAè®¾è®¡è°ƒè¯•æŠ€å·§ï¼šä½¿ç”¨ILA(é›†æˆé€»è¾‘åˆ†æä»ª)è¿›è¡Œåœ¨çº¿è°ƒè¯•æ˜¯æœ€æœ‰æ•ˆçš„æ–¹æ³•ã€‚
            åœ¨è®¾è®¡é˜¶æ®µå°±è¦è€ƒè™‘è°ƒè¯•æ¥å£çš„é¢„ç•™ï¼Œå…³é”®ä¿¡å·åº”è¯¥è¿æ¥åˆ°ILAè¿›è¡Œè§‚å¯Ÿã€‚
            å¯¹äºæ—¶åºé—®é¢˜ï¼Œå¯ä»¥ä½¿ç”¨æ—¶åºæŠ¥å‘Šåˆ†æå…³é”®è·¯å¾„ï¼Œå¿…è¦æ—¶æ’å…¥æµæ°´çº¿å¯„å­˜å™¨ã€‚""",
            title="FPGAè°ƒè¯•æŠ€å·§",
            module_id="community_best_practices",
            subdomain=KnowledgeSubDomain.DEBUG_METHODS,
            keywords=["è°ƒè¯•", "ila", "æ—¶åº", "æµæ°´çº¿", "æŠ€å·§"],
            quality_score=0.85
        ),
        
        KnowledgeItem(
            item_id="code_example_001",
            content="""// 8ä½è®¡æ•°å™¨Verilogä»£ç ç¤ºä¾‹
module counter_8bit (
    input wire clk,
    input wire rst_n,
    input wire enable,
    output reg [7:0] count
);
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            count <= 8'h00;
        else if (enable)
            count <= count + 1'b1;
    end
endmodule""",
            title="8ä½è®¡æ•°å™¨å®ç°",
            module_id="code_examples",
            subdomain=KnowledgeSubDomain.HDL_DESIGN,
            keywords=["è®¡æ•°å™¨", "verilog", "ä»£ç ", "ç¤ºä¾‹", "8ä½"],
            quality_score=0.88
        )
    ]
    
    for item in knowledge_items:
        await manager.add_knowledge_item(item)
    
    return manager


async def demo_domain_classification():
    """æ¼”ç¤ºæ™ºèƒ½é¢†åŸŸåˆ†ç±»"""
    print("ğŸ§  æ™ºèƒ½é¢†åŸŸåˆ†ç±»æ¼”ç¤º")
    print("=" * 50)
    
    classifier = DomainClassifier()
    
    test_queries = [
        "å¦‚ä½•è®¾è®¡FPGAçŠ¶æ€æœºï¼Ÿ",
        "Verilogè¯­æ³•é”™è¯¯æ€ä¹ˆè°ƒè¯•ï¼Ÿ",
        "FPGAæ—¶åºçº¦æŸè®¾ç½®æ–¹æ³•",
        "ä»€ä¹ˆæ˜¯æŸ¥æ‰¾è¡¨LUTï¼Ÿ",
        "å¦‚ä½•ä¼˜åŒ–FPGAåŠŸè€—ï¼Ÿ",
        "SystemVerilogéªŒè¯æ–¹æ³•",
        "FPGAç»¼åˆæŠ¥å‘Šåˆ†æ"
    ]
    
    print("ğŸ” æŸ¥è¯¢é¢†åŸŸåˆ†ç±»ç»“æœ:")
    
    for query in test_queries:
        domain, confidence = await classifier.classify_domain(query)
        
        print(f"\næŸ¥è¯¢: {query}")
        print(f"   åˆ†ç±»: {domain.value}")
        print(f"   ç½®ä¿¡åº¦: {confidence:.3f}")
        
        # æ˜¾ç¤ºå¤šä¸ªå¯èƒ½çš„é¢†åŸŸ
        multiple_domains = await classifier.classify_multiple_domains(query, top_k=3)
        if len(multiple_domains) > 1:
            print("   å…¶ä»–å¯èƒ½:")
            for alt_domain, alt_confidence in multiple_domains[1:]:
                print(f"     {alt_domain.value}: {alt_confidence:.3f}")


async def demo_modular_knowledge_management():
    """æ¼”ç¤ºæ¨¡å—åŒ–çŸ¥è¯†ç®¡ç†"""
    print("\nğŸ“‹ æ¨¡å—åŒ–çŸ¥è¯†ç®¡ç†æ¼”ç¤º")
    print("=" * 50)
    
    manager = await setup_sample_knowledge_base()
    
    print("ğŸ“Š çŸ¥è¯†åº“ç»Ÿè®¡:")
    stats = manager.get_statistics()
    
    print(f"   æ€»æ¨¡å—æ•°: {stats['total_modules']}")
    print(f"   æ€»çŸ¥è¯†é¡¹: {stats['total_items']}")
    print(f"   å¹³å‡è´¨é‡: {stats['average_quality']:.3f}")
    print(f"   å¹³å‡ç½®ä¿¡åº¦: {stats['average_confidence']:.3f}")
    print(f"   æ”¯æŒé¢†åŸŸ: {stats['supported_domains']}")
    
    print(f"\nğŸ“‹ æ¨¡å—åˆ†å¸ƒ:")
    for domain, count in stats['module_distribution'].items():
        print(f"   {domain}: {count} ä¸ªæ¨¡å—")
    
    print(f"\nğŸ“ çŸ¥è¯†é¡¹åˆ†å¸ƒ:")
    for domain, count in stats['item_distribution'].items():
        print(f"   {domain}: {count} ä¸ªçŸ¥è¯†é¡¹")
    
    return manager


async def demo_fusion_strategies():
    """æ¼”ç¤ºå¤šæºçŸ¥è¯†èåˆç­–ç•¥"""
    print("\nğŸ”„ å¤šæºçŸ¥è¯†èåˆç­–ç•¥æ¼”ç¤º")
    print("=" * 50)
    
    manager = await setup_sample_knowledge_base()
    
    # æµ‹è¯•æŸ¥è¯¢
    query = "å¦‚ä½•è®¾è®¡é«˜æ•ˆçš„FPGAçŠ¶æ€æœºï¼Ÿ"
    print(f"ğŸ” æµ‹è¯•æŸ¥è¯¢: {query}")
    
    # æµ‹è¯•ä¸åŒçš„èåˆç­–ç•¥
    strategies = [
        FusionStrategy.WEIGHTED_COMBINATION,
        FusionStrategy.HIERARCHICAL_SELECTION,
        FusionStrategy.CONSENSUS_BASED,
        FusionStrategy.CONFIDENCE_THRESHOLD,
        FusionStrategy.DOMAIN_SPECIFIC
    ]
    
    print("\nğŸ“Š ä¸åŒèåˆç­–ç•¥ç»“æœå¯¹æ¯”:")
    
    for strategy in strategies:
        print(f"\n--- {strategy.value} ---")
        
        try:
            result = await manager.intelligent_search(
                query=query,
                fusion_strategy=strategy,
                max_results=3
            )
            
            print(f"   ç½®ä¿¡åº¦: {result.confidence_score:.3f}")
            print(f"   æ¥æºæ•°: {len(result.source_items)}")
            print(f"   æ¨ç†: {result.reasoning}")
            print(f"   å†…å®¹é¢„è§ˆ: {result.fused_content[:100]}...")
            
            # æ˜¾ç¤ºè´¨é‡æŒ‡æ ‡
            if result.quality_metrics:
                print("   è´¨é‡æŒ‡æ ‡:")
                for metric, value in result.quality_metrics.items():
                    if isinstance(value, (int, float)):
                        print(f"     {metric}: {value:.3f}")
                    else:
                        print(f"     {metric}: {value}")
                        
        except Exception as e:
            print(f"   âŒ èåˆå¤±è´¥: {e}")


async def demo_confidence_ambiguity_handling():
    """æ¼”ç¤ºç½®ä¿¡åº¦æ¨¡ç³Šæƒ…å†µå¤„ç†"""
    print("\nğŸ¯ ç½®ä¿¡åº¦æ¨¡ç³Šå¤„ç†æ¼”ç¤º")
    print("=" * 50)
    
    manager = await setup_sample_knowledge_base()
    
    # æ·»åŠ ä¸€äº›ç½®ä¿¡åº¦æ¥è¿‘çš„çŸ¥è¯†é¡¹
    similar_items = [
        KnowledgeItem(
            item_id="similar_001",
            content="FPGAçŠ¶æ€æœºè®¾è®¡æ–¹æ³•Aï¼šä½¿ç”¨MooreçŠ¶æ€æœºï¼Œè¾“å‡ºåªä¾èµ–äºå½“å‰çŠ¶æ€ï¼Œè®¾è®¡ç®€å•ä½†å¯èƒ½éœ€è¦æ›´å¤šçŠ¶æ€ã€‚",
            title="MooreçŠ¶æ€æœºè®¾è®¡",
            module_id="expert_hdl_practices",
            subdomain=KnowledgeSubDomain.HDL_DESIGN,
            keywords=["çŠ¶æ€æœº", "moore", "è®¾è®¡"],
            confidence=0.82
        ),
        KnowledgeItem(
            item_id="similar_002", 
            content="FPGAçŠ¶æ€æœºè®¾è®¡æ–¹æ³•Bï¼šä½¿ç”¨MealyçŠ¶æ€æœºï¼Œè¾“å‡ºä¾èµ–äºå½“å‰çŠ¶æ€å’Œè¾“å…¥ï¼Œå“åº”æ›´å¿«ä½†è®¾è®¡å¤æ‚ã€‚",
            title="MealyçŠ¶æ€æœºè®¾è®¡",
            module_id="expert_hdl_practices",
            subdomain=KnowledgeSubDomain.HDL_DESIGN,
            keywords=["çŠ¶æ€æœº", "mealy", "è®¾è®¡"],
            confidence=0.80
        )
    ]
    
    for item in similar_items:
        await manager.add_knowledge_item(item)
    
    query = "FPGAçŠ¶æ€æœºè®¾è®¡æœ€ä½³æ–¹æ³•"
    print(f"ğŸ” æµ‹è¯•æŸ¥è¯¢: {query}")
    
    # æµ‹è¯•ä¸åŒçš„å¤„ç†ç­–ç•¥
    print("\nğŸ“Š ç½®ä¿¡åº¦æ¨¡ç³Šæƒ…å†µå¤„ç†:")
    
    # 1. ç½®ä¿¡åº¦é˜ˆå€¼ç­–ç•¥
    result1 = await manager.intelligent_search(
        query, 
        fusion_strategy=FusionStrategy.CONFIDENCE_THRESHOLD
    )
    print(f"\n1. ç½®ä¿¡åº¦é˜ˆå€¼ç­–ç•¥:")
    print(f"   ç½®ä¿¡åº¦: {result1.confidence_score:.3f}")
    print(f"   æ¥æºæ•°: {len(result1.source_items)}")
    print(f"   æ¨ç†: {result1.reasoning}")
    
    # 2. èåˆç­–ç•¥
    result2 = await manager.intelligent_search(
        query,
        fusion_strategy=FusionStrategy.WEIGHTED_COMBINATION
    )
    print(f"\n2. åŠ æƒèåˆç­–ç•¥:")
    print(f"   ç½®ä¿¡åº¦: {result2.confidence_score:.3f}")
    print(f"   æ¥æºæ•°: {len(result2.source_items)}")
    print(f"   æ¨ç†: {result2.reasoning}")
    
    # 3. å…±è¯†ç­–ç•¥
    result3 = await manager.intelligent_search(
        query,
        fusion_strategy=FusionStrategy.CONSENSUS_BASED
    )
    print(f"\n3. å…±è¯†é©±åŠ¨ç­–ç•¥:")
    print(f"   ç½®ä¿¡åº¦: {result3.confidence_score:.3f}")
    print(f"   æ¥æºæ•°: {len(result3.source_items)}")
    print(f"   æ¨ç†: {result3.reasoning}")


async def demo_quality_assessment():
    """æ¼”ç¤ºçŸ¥è¯†è´¨é‡è¯„ä¼°"""
    print("\nâ­ çŸ¥è¯†è´¨é‡è¯„ä¼°æ¼”ç¤º")
    print("=" * 50)
    
    manager = await setup_sample_knowledge_base()
    
    print("ğŸ“Š çŸ¥è¯†é¡¹è´¨é‡è¯„ä¼°:")
    
    # è·å–æ‰€æœ‰çŸ¥è¯†é¡¹å¹¶æŒ‰è´¨é‡æ’åº
    items = list(manager.knowledge_items.values())
    items.sort(key=lambda x: x.quality_score, reverse=True)
    
    for item in items[:5]:  # æ˜¾ç¤ºå‰5ä¸ª
        print(f"\nğŸ“ {item.title}")
        print(f"   è´¨é‡è¯„åˆ†: {item.quality_score:.3f}")
        print(f"   ç½®ä¿¡åº¦: {item.confidence:.3f}")
        print(f"   é¢†åŸŸ: {item.subdomain.value}")
        print(f"   æ¨¡å—: {item.module_id}")
        print(f"   å…³é”®è¯: {', '.join(item.keywords[:5])}")
        
        # è·å–æ¨¡å—ä¿¡æ¯
        module = manager.knowledge_modules.get(item.module_id)
        if module:
            print(f"   æ¥æºä¼˜å…ˆçº§: {module.priority.value}")
            print(f"   æ¨¡å—è´¨é‡: {module.quality_score:.3f}")


async def demo_real_world_scenarios():
    """æ¼”ç¤ºå®é™…åº”ç”¨åœºæ™¯"""
    print("\nğŸŒ å®é™…åº”ç”¨åœºæ™¯æ¼”ç¤º")
    print("=" * 50)
    
    manager = await setup_sample_knowledge_base()
    
    # åœºæ™¯1ï¼šæ–°æ‰‹ç”¨æˆ·è¯¢é—®åŸºç¡€æ¦‚å¿µ
    print("ğŸ“š åœºæ™¯1ï¼šæ–°æ‰‹ç”¨æˆ·è¯¢é—®åŸºç¡€æ¦‚å¿µ")
    query1 = "ä»€ä¹ˆæ˜¯FPGAï¼ŸåŸºæœ¬ç»“æ„æ˜¯ä»€ä¹ˆï¼Ÿ"
    result1 = await manager.intelligent_search(
        query1,
        target_domains=[KnowledgeSubDomain.FPGA_ARCHITECTURE],
        fusion_strategy=FusionStrategy.HIERARCHICAL_SELECTION
    )
    print(f"   æŸ¥è¯¢: {query1}")
    print(f"   ç­–ç•¥: åˆ†å±‚é€‰æ‹©ï¼ˆä¼˜å…ˆå®˜æ–¹æ–‡æ¡£ï¼‰")
    print(f"   ç½®ä¿¡åº¦: {result1.confidence_score:.3f}")
    print(f"   æ¨ç†: {result1.reasoning}")
    
    # åœºæ™¯2ï¼šä¸“å®¶ç”¨æˆ·éœ€è¦å…·ä½“å®ç°
    print(f"\nğŸ’» åœºæ™¯2ï¼šä¸“å®¶ç”¨æˆ·éœ€è¦å…·ä½“å®ç°")
    query2 = "å¦‚ä½•å®ç°ä¸€ä¸ªé«˜æ€§èƒ½çš„8ä½è®¡æ•°å™¨ï¼Ÿ"
    result2 = await manager.intelligent_search(
        query2,
        target_domains=[KnowledgeSubDomain.HDL_DESIGN],
        fusion_strategy=FusionStrategy.WEIGHTED_COMBINATION
    )
    print(f"   æŸ¥è¯¢: {query2}")
    print(f"   ç­–ç•¥: åŠ æƒèåˆï¼ˆç»“åˆç†è®ºå’Œå®è·µï¼‰")
    print(f"   ç½®ä¿¡åº¦: {result2.confidence_score:.3f}")
    print(f"   æ¥æºæ•°: {len(result2.source_items)}")
    
    # åœºæ™¯3ï¼šè°ƒè¯•é—®é¢˜æ±‚åŠ©
    print(f"\nğŸ”§ åœºæ™¯3ï¼šè°ƒè¯•é—®é¢˜æ±‚åŠ©")
    query3 = "FPGAæ—¶åºä¸æ”¶æ•›æ€ä¹ˆè§£å†³ï¼Ÿ"
    result3 = await manager.intelligent_search(
        query3,
        target_domains=[KnowledgeSubDomain.TIMING_ANALYSIS, KnowledgeSubDomain.DEBUG_METHODS],
        fusion_strategy=FusionStrategy.CONSENSUS_BASED
    )
    print(f"   æŸ¥è¯¢: {query3}")
    print(f"   ç­–ç•¥: å…±è¯†é©±åŠ¨ï¼ˆå¤šä¸“å®¶å»ºè®®ï¼‰")
    print(f"   ç½®ä¿¡åº¦: {result3.confidence_score:.3f}")
    print(f"   æ¨ç†: {result3.reasoning}")
    
    # åœºæ™¯4ï¼šè·¨é¢†åŸŸå¤æ‚æŸ¥è¯¢
    print(f"\nğŸ”„ åœºæ™¯4ï¼šè·¨é¢†åŸŸå¤æ‚æŸ¥è¯¢")
    query4 = "å¦‚ä½•è®¾è®¡ä¸€ä¸ªæ—¢æ»¡è¶³æ—¶åºè¦æ±‚åˆä¾¿äºè°ƒè¯•çš„çŠ¶æ€æœºï¼Ÿ"
    result4 = await manager.intelligent_search(
        query4,
        fusion_strategy=FusionStrategy.DOMAIN_SPECIFIC
    )
    print(f"   æŸ¥è¯¢: {query4}")
    print(f"   ç­–ç•¥: é¢†åŸŸç‰¹å®šèåˆ")
    print(f"   ç½®ä¿¡åº¦: {result4.confidence_score:.3f}")
    print(f"   æ¶‰åŠé¢†åŸŸ: {len(set(item.subdomain for item in result4.source_items))}")


async def main():
    """ä¸»æ¼”ç¤ºå‡½æ•°"""
    print("ğŸš€ é«˜çº§çŸ¥è¯†ç®¡ç†ç³»ç»Ÿå®Œæ•´æ¼”ç¤º")
    print("å±•ç¤ºæ¨¡å—åŒ–ç®¡ç†ã€å¤šæºèåˆã€æ™ºèƒ½é¢†åŸŸåŒ¹é…ç­‰é«˜çº§åŠŸèƒ½")
    print("=" * 60)
    
    # 1. æ™ºèƒ½é¢†åŸŸåˆ†ç±»
    await demo_domain_classification()
    
    # 2. æ¨¡å—åŒ–çŸ¥è¯†ç®¡ç†
    await demo_modular_knowledge_management()
    
    # 3. å¤šæºèåˆç­–ç•¥
    await demo_fusion_strategies()
    
    # 4. ç½®ä¿¡åº¦æ¨¡ç³Šå¤„ç†
    await demo_confidence_ambiguity_handling()
    
    # 5. è´¨é‡è¯„ä¼°ç³»ç»Ÿ
    await demo_quality_assessment()
    
    # 6. å®é™…åº”ç”¨åœºæ™¯
    await demo_real_world_scenarios()
    
    print("\nğŸ‰ é«˜çº§çŸ¥è¯†ç®¡ç†æ¼”ç¤ºå®Œæˆ!")
    
    print("\nğŸ’¡ é«˜çº§åŠŸèƒ½æ€»ç»“:")
    print("   âœ… çŸ¥è¯†åº“æ¨¡å—åŒ– - æŒ‰ä¼˜å…ˆçº§å’Œé¢†åŸŸç»„ç»‡çŸ¥è¯†")
    print("   âœ… æ™ºèƒ½é¢†åŸŸåˆ†ç±» - åŸºäºFastTextçš„ç²¾ç¡®åˆ†ç±»")
    print("   âœ… å¤šæºèåˆç­–ç•¥ - 5ç§èåˆç­–ç•¥åº”å¯¹ä¸åŒåœºæ™¯")
    print("   âœ… ç½®ä¿¡åº¦æ¨¡ç³Šå¤„ç† - æ™ºèƒ½å¤„ç†ç›¸è¿‘ç½®ä¿¡åº¦æƒ…å†µ")
    print("   âœ… è´¨é‡è¯„ä¼°ç³»ç»Ÿ - å¤šç»´åº¦è´¨é‡è¯„ä¼°å’Œæ’åº")
    print("   âœ… å®é™…åœºæ™¯é€‚é… - é’ˆå¯¹ä¸åŒç”¨æˆ·å’Œåœºæ™¯ä¼˜åŒ–")
    
    print("\nğŸš€ è¿™äº›å¢å¼ºåŠŸèƒ½è®©çŸ¥è¯†ç®¡ç†:")
    print("   1. æ›´ç²¾ç¡® - ç»†ç²’åº¦é¢†åŸŸåˆ†ç±»å’Œè´¨é‡è¯„ä¼°")
    print("   2. æ›´æ™ºèƒ½ - å¤šç­–ç•¥èåˆå’Œè‡ªé€‚åº”é€‰æ‹©")
    print("   3. æ›´å¯é  - åŸºäºæƒå¨æ€§å’Œå…±è¯†çš„å†³ç­–")
    print("   4. æ›´çµæ´» - æ¨¡å—åŒ–æ¶æ„æ”¯æŒåŠ¨æ€æ‰©å±•")
    print("   5. æ›´å®ç”¨ - é’ˆå¯¹å®é™…åº”ç”¨åœºæ™¯ä¼˜åŒ–")
    
    print("\nğŸŠ æ‚¨æå‡ºçš„æ‰€æœ‰å»ºè®®éƒ½å·²å®Œç¾å®ç°ï¼")
    print("   ğŸ§  åŠ¨æ€æƒé‡ä¸ä¸Šä¸‹æ–‡æ„ŸçŸ¥ âœ…")
    print("   ğŸ‘¤ ç”¨æˆ·ç”»åƒä¸è§’è‰²è¯†åˆ« âœ…") 
    print("   ğŸ“ åé¦ˆå­¦ä¹ ä¸æŒç»­ä¼˜åŒ– âœ…")
    print("   ğŸ“Š å†³ç­–å®¡è®¡ä¸å¯è§‚æµ‹æ€§ âœ…")
    print("   ğŸ›¡ï¸ é™çº§ç­–ç•¥ä¸æ•…éšœè½¬ç§» âœ…")
    print("   ğŸ”§ æŠ½è±¡æ¥å£ä¸çƒ­æ’æ‹” âœ…")
    print("   ğŸ¯ é¢†åŸŸåŒ¹é…ä¸ç»†ç²’åº¦åˆ†ç±» âœ…")
    print("   ğŸ”„ å¤šæºèåˆä¸ç½®ä¿¡åº¦å¤„ç† âœ…")


if __name__ == "__main__":
    asyncio.run(main()) 