Classic Timing Analyzer report for test1
Fri Mar 13 16:07:10 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
  6. Clock Hold: 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
  7. tco
  8. tpd
  9. Board Trace Model Assignments
 10. Input Transition Times
 11. Slow Corner Signal Integrity Metrics
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Type                                                                                                   ; Slack    ; Required Time                     ; Actual Time                      ; From                                                                                             ; To                                                                                               ; From Clock                                                                              ; To Clock                                                                                ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Worst-case tco                                                                                         ; N/A      ; None                              ; 7.175 ns                         ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led6                                                                                             ; clk_25mhz                                                                               ; --                                                                                      ; 0            ;
; Worst-case tpd                                                                                         ; N/A      ; None                              ; 9.982 ns                         ; sw[3]                                                                                            ; led3                                                                                             ; --                                                                                      ; --                                                                                      ; 0            ;
; Clock Setup: 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]' ; 6.388 ns ; 100.00 MHz ( period = 10.000 ns ) ; 276.85 MHz ( period = 3.612 ns ) ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.777 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Total number of failed paths                                                                           ;          ;                                   ;                                  ;                                                                                                  ;                                                                                                  ;                                                                                         ;                                                                                         ; 0            ;
+--------------------------------------------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C5E144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                         ; On                 ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; clk_25mhz ; 4                     ; 1                   ; -3.344 ns ;              ;
; clk_25mhz                                                                               ;                    ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                               ; From Clock                                                                              ; To Clock                                                                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 6.388 ns                                ; 276.85 MHz ( period = 3.612 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.375 ns                ;
; 6.461 ns                                ; 282.57 MHz ( period = 3.539 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.302 ns                ;
; 6.463 ns                                ; 282.73 MHz ( period = 3.537 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.300 ns                ;
; 6.534 ns                                ; 288.52 MHz ( period = 3.466 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.229 ns                ;
; 6.536 ns                                ; 288.68 MHz ( period = 3.464 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.227 ns                ;
; 6.536 ns                                ; 288.68 MHz ( period = 3.464 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.227 ns                ;
; 6.606 ns                                ; 294.64 MHz ( period = 3.394 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.157 ns                ;
; 6.607 ns                                ; 294.72 MHz ( period = 3.393 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.156 ns                ;
; 6.609 ns                                ; 294.90 MHz ( period = 3.391 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.154 ns                ;
; 6.609 ns                                ; 294.90 MHz ( period = 3.391 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.154 ns                ;
; 6.679 ns                                ; 301.11 MHz ( period = 3.321 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.084 ns                ;
; 6.679 ns                                ; 301.11 MHz ( period = 3.321 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.084 ns                ;
; 6.680 ns                                ; 301.20 MHz ( period = 3.320 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.083 ns                ;
; 6.682 ns                                ; 301.39 MHz ( period = 3.318 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.081 ns                ;
; 6.682 ns                                ; 301.39 MHz ( period = 3.318 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.081 ns                ;
; 6.752 ns                                ; 307.88 MHz ( period = 3.248 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.011 ns                ;
; 6.752 ns                                ; 307.88 MHz ( period = 3.248 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.011 ns                ;
; 6.752 ns                                ; 307.88 MHz ( period = 3.248 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.011 ns                ;
; 6.753 ns                                ; 307.98 MHz ( period = 3.247 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.010 ns                ;
; 6.755 ns                                ; 308.17 MHz ( period = 3.245 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.008 ns                ;
; 6.755 ns                                ; 308.17 MHz ( period = 3.245 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 3.008 ns                ;
; 6.825 ns                                ; 314.96 MHz ( period = 3.175 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.938 ns                ;
; 6.825 ns                                ; 314.96 MHz ( period = 3.175 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.938 ns                ;
; 6.825 ns                                ; 314.96 MHz ( period = 3.175 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.938 ns                ;
; 6.825 ns                                ; 314.96 MHz ( period = 3.175 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.938 ns                ;
; 6.826 ns                                ; 315.06 MHz ( period = 3.174 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.937 ns                ;
; 6.828 ns                                ; 315.26 MHz ( period = 3.172 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.935 ns                ;
; 6.828 ns                                ; 315.26 MHz ( period = 3.172 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.935 ns                ;
; 6.898 ns                                ; 322.37 MHz ( period = 3.102 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.865 ns                ;
; 6.898 ns                                ; 322.37 MHz ( period = 3.102 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.865 ns                ;
; 6.898 ns                                ; 322.37 MHz ( period = 3.102 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.865 ns                ;
; 6.898 ns                                ; 322.37 MHz ( period = 3.102 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.865 ns                ;
; 6.899 ns                                ; 322.48 MHz ( period = 3.101 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.864 ns                ;
; 6.901 ns                                ; 322.68 MHz ( period = 3.099 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.862 ns                ;
; 6.901 ns                                ; 322.68 MHz ( period = 3.099 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.862 ns                ;
; 6.902 ns                                ; 322.79 MHz ( period = 3.098 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.861 ns                ;
; 6.971 ns                                ; 330.14 MHz ( period = 3.029 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.792 ns                ;
; 6.971 ns                                ; 330.14 MHz ( period = 3.029 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.792 ns                ;
; 6.971 ns                                ; 330.14 MHz ( period = 3.029 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.792 ns                ;
; 6.971 ns                                ; 330.14 MHz ( period = 3.029 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.792 ns                ;
; 6.972 ns                                ; 330.25 MHz ( period = 3.028 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.791 ns                ;
; 6.972 ns                                ; 330.25 MHz ( period = 3.028 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.791 ns                ;
; 6.974 ns                                ; 330.47 MHz ( period = 3.026 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.789 ns                ;
; 6.974 ns                                ; 330.47 MHz ( period = 3.026 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.789 ns                ;
; 6.975 ns                                ; 330.58 MHz ( period = 3.025 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.788 ns                ;
; 7.044 ns                                ; 338.29 MHz ( period = 2.956 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.719 ns                ;
; 7.044 ns                                ; 338.29 MHz ( period = 2.956 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.719 ns                ;
; 7.044 ns                                ; 338.29 MHz ( period = 2.956 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.719 ns                ;
; 7.044 ns                                ; 338.29 MHz ( period = 2.956 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.719 ns                ;
; 7.045 ns                                ; 338.41 MHz ( period = 2.955 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.718 ns                ;
; 7.045 ns                                ; 338.41 MHz ( period = 2.955 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.718 ns                ;
; 7.047 ns                                ; 338.64 MHz ( period = 2.953 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.716 ns                ;
; 7.047 ns                                ; 338.64 MHz ( period = 2.953 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.716 ns                ;
; 7.048 ns                                ; 338.75 MHz ( period = 2.952 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.715 ns                ;
; 7.048 ns                                ; 338.75 MHz ( period = 2.952 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.715 ns                ;
; 7.117 ns                                ; 346.86 MHz ( period = 2.883 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.646 ns                ;
; 7.117 ns                                ; 346.86 MHz ( period = 2.883 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.646 ns                ;
; 7.117 ns                                ; 346.86 MHz ( period = 2.883 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.646 ns                ;
; 7.117 ns                                ; 346.86 MHz ( period = 2.883 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.646 ns                ;
; 7.118 ns                                ; 346.98 MHz ( period = 2.882 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.645 ns                ;
; 7.118 ns                                ; 346.98 MHz ( period = 2.882 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.645 ns                ;
; 7.118 ns                                ; 346.98 MHz ( period = 2.882 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.645 ns                ;
; 7.120 ns                                ; 347.22 MHz ( period = 2.880 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.643 ns                ;
; 7.120 ns                                ; 347.22 MHz ( period = 2.880 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.643 ns                ;
; 7.121 ns                                ; 347.34 MHz ( period = 2.879 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.642 ns                ;
; 7.121 ns                                ; 347.34 MHz ( period = 2.879 ns )                    ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.642 ns                ;
; 7.190 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.573 ns                ;
; 7.190 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.573 ns                ;
; 7.190 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.573 ns                ;
; 7.190 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.573 ns                ;
; 7.191 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.572 ns                ;
; 7.191 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.572 ns                ;
; 7.191 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.572 ns                ;
; 7.193 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.570 ns                ;
; 7.193 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.570 ns                ;
; 7.194 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.569 ns                ;
; 7.194 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.569 ns                ;
; 7.194 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.569 ns                ;
; 7.263 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.500 ns                ;
; 7.263 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.500 ns                ;
; 7.263 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.500 ns                ;
; 7.263 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.500 ns                ;
; 7.263 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.497 ns                ;
; 7.264 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.499 ns                ;
; 7.264 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.499 ns                ;
; 7.264 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.499 ns                ;
; 7.266 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.497 ns                ;
; 7.266 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.497 ns                ;
; 7.267 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.496 ns                ;
; 7.267 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.496 ns                ;
; 7.267 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.496 ns                ;
; 7.334 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.426 ns                ;
; 7.335 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.425 ns                ;
; 7.336 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.427 ns                ;
; 7.336 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.427 ns                ;
; 7.336 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.427 ns                ;
; 7.336 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.427 ns                ;
; 7.336 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.424 ns                ;
; 7.337 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.426 ns                ;
; 7.337 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.426 ns                ;
; 7.339 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.424 ns                ;
; 7.339 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.424 ns                ;
; 7.340 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.423 ns                ;
; 7.340 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.423 ns                ;
; 7.340 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.423 ns                ;
; 7.407 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.353 ns                ;
; 7.407 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.353 ns                ;
; 7.408 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.352 ns                ;
; 7.409 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.351 ns                ;
; 7.409 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.354 ns                ;
; 7.409 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.354 ns                ;
; 7.409 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.354 ns                ;
; 7.409 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.354 ns                ;
; 7.409 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.351 ns                ;
; 7.410 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.353 ns                ;
; 7.410 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.353 ns                ;
; 7.412 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.351 ns                ;
; 7.413 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.350 ns                ;
; 7.413 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.350 ns                ;
; 7.413 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.350 ns                ;
; 7.480 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.280 ns                ;
; 7.480 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.280 ns                ;
; 7.481 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.279 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.278 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.278 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.281 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.281 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.281 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.281 ns                ;
; 7.482 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.278 ns                ;
; 7.483 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.280 ns                ;
; 7.483 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.280 ns                ;
; 7.483 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.277 ns                ;
; 7.486 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.277 ns                ;
; 7.486 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.277 ns                ;
; 7.486 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.277 ns                ;
; 7.552 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.208 ns                ;
; 7.552 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.208 ns                ;
; 7.553 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.207 ns                ;
; 7.553 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.207 ns                ;
; 7.554 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.206 ns                ;
; 7.555 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.205 ns                ;
; 7.555 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.205 ns                ;
; 7.555 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.208 ns                ;
; 7.555 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.208 ns                ;
; 7.555 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.208 ns                ;
; 7.555 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.205 ns                ;
; 7.556 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.207 ns                ;
; 7.556 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.207 ns                ;
; 7.556 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.204 ns                ;
; 7.559 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.204 ns                ;
; 7.559 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.204 ns                ;
; 7.559 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.204 ns                ;
; 7.625 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.135 ns                ;
; 7.625 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.135 ns                ;
; 7.625 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.135 ns                ;
; 7.626 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.134 ns                ;
; 7.626 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.134 ns                ;
; 7.627 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.133 ns                ;
; 7.627 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.133 ns                ;
; 7.628 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.132 ns                ;
; 7.628 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.132 ns                ;
; 7.628 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.135 ns                ;
; 7.628 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.135 ns                ;
; 7.628 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.132 ns                ;
; 7.629 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.134 ns                ;
; 7.629 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.134 ns                ;
; 7.629 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.131 ns                ;
; 7.632 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.131 ns                ;
; 7.632 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.131 ns                ;
; 7.632 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.131 ns                ;
; 7.698 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.062 ns                ;
; 7.698 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.062 ns                ;
; 7.698 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.062 ns                ;
; 7.698 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.062 ns                ;
; 7.699 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.061 ns                ;
; 7.699 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.061 ns                ;
; 7.700 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.060 ns                ;
; 7.700 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.060 ns                ;
; 7.700 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.060 ns                ;
; 7.701 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.059 ns                ;
; 7.701 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.059 ns                ;
; 7.701 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.062 ns                ;
; 7.701 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.059 ns                ;
; 7.702 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.061 ns                ;
; 7.702 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.061 ns                ;
; 7.702 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 2.058 ns                ;
; 7.705 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.058 ns                ;
; 7.705 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.058 ns                ;
; 7.705 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.763 ns                  ; 2.058 ns                ;
; 7.770 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.990 ns                ;
; 7.771 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.989 ns                ;
; 7.771 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.989 ns                ;
; 7.771 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.989 ns                ;
; 7.771 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.989 ns                ;
; 7.771 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.989 ns                ;
; 7.772 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.988 ns                ;
; 7.772 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.988 ns                ;
; 7.773 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.987 ns                ;
; 7.773 ns                                ; Restricted to 350.14 MHz ( period = 2.86 ns )       ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 10.000 ns                   ; 9.760 ns                  ; 1.987 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                  ;                                                                                         ;                                                                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                             ; To                                                                                               ; From Clock                                                                              ; To Clock                                                                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.777 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.728 ns                 ;
; 1.044 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.046 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.047 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.047 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.047 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.048 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.049 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.000 ns                 ;
; 1.056 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.061 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.065 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.066 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.739 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.743 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.743 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.743 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.744 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.745 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.746 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.747 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.747 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.748 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.699 ns                 ;
; 1.748 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.699 ns                 ;
; 1.812 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.769 ns                 ;
; 1.815 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.816 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.816 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.816 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.817 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.817 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.817 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.818 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.818 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.818 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.819 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.820 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.771 ns                 ;
; 1.820 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.771 ns                 ;
; 1.821 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.821 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.885 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.839 ns                 ;
; 1.885 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.839 ns                 ;
; 1.888 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.839 ns                 ;
; 1.888 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.842 ns                 ;
; 1.888 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.839 ns                 ;
; 1.889 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.890 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.890 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.890 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.891 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.891 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.891 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.892 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.893 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.844 ns                 ;
; 1.893 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.844 ns                 ;
; 1.894 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.845 ns                 ;
; 1.958 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.912 ns                 ;
; 1.958 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.912 ns                 ;
; 1.961 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.912 ns                 ;
; 1.961 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.915 ns                 ;
; 1.961 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.915 ns                 ;
; 1.961 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.912 ns                 ;
; 1.962 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.962 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.962 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.963 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.963 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.963 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.964 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.915 ns                 ;
; 1.964 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.915 ns                 ;
; 1.965 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.966 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 1.966 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 2.031 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.985 ns                 ;
; 2.031 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.985 ns                 ;
; 2.031 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.985 ns                 ;
; 2.034 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.988 ns                 ;
; 2.034 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.988 ns                 ;
; 2.034 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.985 ns                 ;
; 2.035 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.035 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.035 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.036 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.036 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.036 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.037 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.988 ns                 ;
; 2.037 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.988 ns                 ;
; 2.038 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.039 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.990 ns                 ;
; 2.104 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.058 ns                 ;
; 2.104 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.058 ns                 ;
; 2.104 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.058 ns                 ;
; 2.107 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.061 ns                 ;
; 2.107 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.061 ns                 ;
; 2.107 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.058 ns                 ;
; 2.108 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.108 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.108 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.062 ns                 ;
; 2.108 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.109 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.109 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.109 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.110 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.061 ns                 ;
; 2.110 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.061 ns                 ;
; 2.111 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.177 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.131 ns                 ;
; 2.177 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.131 ns                 ;
; 2.177 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.131 ns                 ;
; 2.180 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.134 ns                 ;
; 2.180 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.134 ns                 ;
; 2.180 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.131 ns                 ;
; 2.181 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.181 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.181 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.135 ns                 ;
; 2.181 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.135 ns                 ;
; 2.181 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.182 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.133 ns                 ;
; 2.182 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.133 ns                 ;
; 2.183 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.183 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.184 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.184 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.184 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.250 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.204 ns                 ;
; 2.250 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.204 ns                 ;
; 2.250 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.204 ns                 ;
; 2.253 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.207 ns                 ;
; 2.253 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.207 ns                 ;
; 2.253 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[23] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.204 ns                 ;
; 2.254 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.254 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.254 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.208 ns                 ;
; 2.254 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.208 ns                 ;
; 2.254 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[6]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.208 ns                 ;
; 2.254 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.255 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[21] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.206 ns                 ;
; 2.256 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.207 ns                 ;
; 2.256 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[22] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.207 ns                 ;
; 2.257 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.208 ns                 ;
; 2.257 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.208 ns                 ;
; 2.323 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[7]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[16] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.277 ns                 ;
; 2.323 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[9]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[18] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.277 ns                 ;
; 2.323 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[20] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.277 ns                 ;
; 2.326 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[8]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[17] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.280 ns                 ;
; 2.326 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[19] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.280 ns                 ;
; 2.326 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[15] ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.277 ns                 ;
; 2.327 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[1]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[10] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.278 ns                 ;
; 2.327 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[2]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[11] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 2.278 ns                 ;
; 2.327 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[3]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[12] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.281 ns                 ;
; 2.327 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[4]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[13] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.281 ns                 ;
; 2.327 ns                                ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[5]  ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[14] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.281 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                              ;                                                                                                  ;                                                                                         ;                                                                                         ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                             ; To   ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 7.175 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led6 ; clk_25mhz  ;
; N/A   ; None         ; 6.904 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led7 ; clk_25mhz  ;
; N/A   ; None         ; 6.791 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led5 ; clk_25mhz  ;
; N/A   ; None         ; 6.787 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led4 ; clk_25mhz  ;
; N/A   ; None         ; 6.518 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led3 ; clk_25mhz  ;
; N/A   ; None         ; 5.198 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led0 ; clk_25mhz  ;
; N/A   ; None         ; 4.866 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led2 ; clk_25mhz  ;
; N/A   ; None         ; 4.861 ns   ; counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24] ; led1 ; clk_25mhz  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------+------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 9.982 ns        ; sw[3] ; led3 ;
; N/A   ; None              ; 8.887 ns        ; sw[2] ; led2 ;
; N/A   ; None              ; 6.955 ns        ; sw[5] ; led5 ;
; N/A   ; None              ; 6.858 ns        ; sw[6] ; led6 ;
; N/A   ; None              ; 6.847 ns        ; sw[4] ; led4 ;
; N/A   ; None              ; 6.807 ns        ; sw[0] ; led0 ;
; N/A   ; None              ; 6.575 ns        ; sw[7] ; led7 ;
; N/A   ; None              ; 6.058 ns        ; sw[1] ; led1 ;
+-------+-------------------+-----------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; led0          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led4          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led5          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led6          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led7          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[3]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[4]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[5]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[6]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sw[7]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pbb                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; pba                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_25mhz               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led1          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led2          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led4          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led5          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led6          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; led7          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-006 V                  ; 3.09 V              ; -0.0148 V           ; 0.036 V                              ; 0.133 V                              ; 9.31e-010 s                 ; 8.93e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-006 V                 ; 3.09 V             ; -0.0148 V          ; 0.036 V                             ; 0.133 V                             ; 9.31e-010 s                ; 8.93e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-007 V                  ; 3.13 V              ; -0.0981 V           ; 0.164 V                              ; 0.131 V                              ; 3.14e-010 s                 ; 3.99e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-007 V                 ; 3.13 V             ; -0.0981 V          ; 0.164 V                             ; 0.131 V                             ; 3.14e-010 s                ; 3.99e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Fri Mar 13 16:07:09 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test1 -c test1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 6.388 ns for clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" between source register "counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]" and destination register "counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]"
    Info: Fmax is 276.85 MHz (period= 3.612 ns)
    Info: + Largest register to register requirement is 9.763 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 6.656 ns
                Info: Clock period of Destination clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.344 ns
                Info: Clock period of Source clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 3.977 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
                Info: Total cell delay = 0.680 ns ( 17.10 % )
                Info: Total interconnect delay = 3.297 ns ( 82.90 % )
            Info: - Longest clock path from clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" to source register is 3.974 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.954 ns) + CELL(0.680 ns) = 3.974 ns; Loc. = FF_X24_Y4_N9; Fanout = 2; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]'
                Info: Total cell delay = 0.680 ns ( 17.11 % )
                Info: Total interconnect delay = 3.294 ns ( 82.89 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.375 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y4_N9; Fanout = 2; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[0]'
        Info: 2: + IC(0.409 ns) + CELL(0.565 ns) = 0.974 ns; Loc. = LCCOMB_X24_Y4_N8; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.047 ns; Loc. = LCCOMB_X24_Y4_N10; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.120 ns; Loc. = LCCOMB_X24_Y4_N12; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.193 ns; Loc. = LCCOMB_X24_Y4_N14; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.266 ns; Loc. = LCCOMB_X24_Y4_N16; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.339 ns; Loc. = LCCOMB_X24_Y4_N18; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.412 ns; Loc. = LCCOMB_X24_Y4_N20; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.485 ns; Loc. = LCCOMB_X24_Y4_N22; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita7~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.558 ns; Loc. = LCCOMB_X24_Y4_N24; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita8~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.631 ns; Loc. = LCCOMB_X24_Y4_N26; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita9~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.704 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita10~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.777 ns; Loc. = LCCOMB_X24_Y4_N30; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita11~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 1.850 ns; Loc. = LCCOMB_X24_Y3_N0; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita12~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 1.923 ns; Loc. = LCCOMB_X24_Y3_N2; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita13~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 1.996 ns; Loc. = LCCOMB_X24_Y3_N4; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita14~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.069 ns; Loc. = LCCOMB_X24_Y3_N6; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita15~COUT'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.142 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita16~COUT'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.215 ns; Loc. = LCCOMB_X24_Y3_N10; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita17~COUT'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.288 ns; Loc. = LCCOMB_X24_Y3_N12; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita18~COUT'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.361 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita19~COUT'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.434 ns; Loc. = LCCOMB_X24_Y3_N16; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita20~COUT'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.507 ns; Loc. = LCCOMB_X24_Y3_N18; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita21~COUT'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.580 ns; Loc. = LCCOMB_X24_Y3_N20; Fanout = 2; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita22~COUT'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 2.653 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 1; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita23~COUT'
        Info: 26: + IC(0.000 ns) + CELL(0.607 ns) = 3.260 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24'
        Info: 27: + IC(0.000 ns) + CELL(0.115 ns) = 3.375 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
        Info: Total cell delay = 2.966 ns ( 87.88 % )
        Info: Total interconnect delay = 0.409 ns ( 12.12 % )
Info: No valid register-to-register data paths exist for clock "clk_25mhz"
Info: Minimum slack time is 777 ps for clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" between source register "counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]" and destination register "counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]"
    Info: + Shortest register to register delay is 0.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
        Info: 2: + IC(0.436 ns) + CELL(0.177 ns) = 0.613 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_comb_bita24'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.728 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
        Info: Total cell delay = 0.292 ns ( 40.11 % )
        Info: Total interconnect delay = 0.436 ns ( 59.89 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.344 ns
                Info: Clock period of Destination clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.344 ns
                Info: Clock period of Source clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" is 10.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 3.977 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
                Info: Total cell delay = 0.680 ns ( 17.10 % )
                Info: Total interconnect delay = 3.297 ns ( 82.90 % )
            Info: - Shortest clock path from clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" to source register is 3.977 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
                Info: Total cell delay = 0.680 ns ( 17.10 % )
                Info: Total interconnect delay = 3.297 ns ( 82.90 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: tco from clock "clk_25mhz" to destination pin "led6" through register "counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]" is 7.175 ns
    Info: + Offset between input clock "clk_25mhz" and output clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" is -3.344 ns
    Info: + Longest clock path from clock "pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]" to source register is 3.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]'
        Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll_25mhz:inst|altpll:altpll_component|pll_25mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
        Info: 3: + IC(0.957 ns) + CELL(0.680 ns) = 3.977 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
        Info: Total cell delay = 0.680 ns ( 17.10 % )
        Info: Total interconnect delay = 3.297 ns ( 82.90 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 6.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y3_N25; Fanout = 9; REG Node = 'counter_high:inst1|lpm_counter:lpm_counter_component|cntr_kph:auto_generated|counter_reg_bit[24]'
        Info: 2: + IC(1.595 ns) + CELL(0.408 ns) = 2.003 ns; Loc. = LCCOMB_X31_Y1_N0; Fanout = 1; COMB Node = 'inst19'
        Info: 3: + IC(1.916 ns) + CELL(2.362 ns) = 6.281 ns; Loc. = IOOBUF_X16_Y0_N2; Fanout = 1; COMB Node = 'led6~output'
        Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 6.281 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'led6'
        Info: Total cell delay = 2.770 ns ( 44.10 % )
        Info: Total interconnect delay = 3.511 ns ( 55.90 % )
Info: Longest tpd from source pin "sw[3]" to destination pin "led3" is 9.982 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_49; Fanout = 1; PIN Node = 'sw[3]'
    Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOIBUF_X13_Y0_N15; Fanout = 1; COMB Node = 'sw[3]~input'
    Info: 3: + IC(4.984 ns) + CELL(0.398 ns) = 6.366 ns; Loc. = LCCOMB_X31_Y1_N26; Fanout = 1; COMB Node = 'inst16'
    Info: 4: + IC(1.244 ns) + CELL(2.372 ns) = 9.982 ns; Loc. = IOOBUF_X21_Y0_N9; Fanout = 1; COMB Node = 'led3~output'
    Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 9.982 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'led3'
    Info: Total cell delay = 3.754 ns ( 37.61 % )
    Info: Total interconnect delay = 6.228 ns ( 62.39 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Fri Mar 13 16:07:10 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


