/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 312 336)
	(text "p3" (rect 5 0 17 10)(font "Arial" ))
	(text "inst" (rect 8 256 25 266)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 10)(font "Arial" ))
		(text "clk" (rect 21 27 35 37)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "alu1[15..0]" (rect 0 0 49 10)(font "Arial" ))
		(text "alu1[15..0]" (rect 21 43 70 53)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "alu2[15..0]" (rect 0 0 49 10)(font "Arial" ))
		(text "alu2[15..0]" (rect 21 59 70 69)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "writereg" (rect 0 0 38 10)(font "Arial" ))
		(text "writereg" (rect 21 75 59 85)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "memWrite[1..0]" (rect 0 0 71 10)(font "Arial" ))
		(text "memWrite[1..0]" (rect 21 91 92 101)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "regaddressIn[2..0]" (rect 0 0 86 10)(font "Arial" ))
		(text "regaddressIn[2..0]" (rect 21 107 107 117)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "opcode[3..0]" (rect 0 0 59 10)(font "Arial" ))
		(text "opcode[3..0]" (rect 21 123 80 133)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "addressIn[15..0]" (rect 0 0 76 10)(font "Arial" ))
		(text "addressIn[15..0]" (rect 21 139 97 149)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "storedataIn[15..0]" (rect 0 0 82 10)(font "Arial" ))
		(text "storedataIn[15..0]" (rect 21 155 103 165)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "isbranch" (rect 0 0 41 10)(font "Arial" ))
		(text "isbranch" (rect 21 171 62 181)(font "Arial" ))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "cond[2..0]" (rect 0 0 47 10)(font "Arial" ))
		(text "cond[2..0]" (rect 21 187 68 197)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "aluOutput[15..0]" (rect 0 0 75 10)(font "Arial" ))
		(text "aluOutput[15..0]" (rect 164 27 227 37)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(port
		(pt 248 48)
		(output)
		(text "writeRegp3" (rect 0 0 55 10)(font "Arial" ))
		(text "writeRegp3" (rect 181 43 227 53)(font "Arial" ))
		(line (pt 248 48)(pt 232 48))
	)
	(port
		(pt 248 64)
		(output)
		(text "regAddressp3[2..0]" (rect 0 0 89 10)(font "Arial" ))
		(text "regAddressp3[2..0]" (rect 152 59 227 69)(font "Arial" ))
		(line (pt 248 64)(pt 232 64)(line_width 3))
	)
	(port
		(pt 248 80)
		(output)
		(text "Address[15..0]" (rect 0 0 68 10)(font "Arial" ))
		(text "Address[15..0]" (rect 170 75 227 85)(font "Arial" ))
		(line (pt 248 80)(pt 232 80)(line_width 3))
	)
	(port
		(pt 248 96)
		(output)
		(text "storeData[15..0]" (rect 0 0 75 10)(font "Arial" ))
		(text "storeData[15..0]" (rect 164 91 227 101)(font "Arial" ))
		(line (pt 248 96)(pt 232 96)(line_width 3))
	)
	(port
		(pt 248 112)
		(output)
		(text "writeEnable" (rect 0 0 56 10)(font "Arial" ))
		(text "writeEnable" (rect 180 107 227 117)(font "Arial" ))
		(line (pt 248 112)(pt 232 112))
	)
	(port
		(pt 248 128)
		(output)
		(text "readEnable" (rect 0 0 55 10)(font "Arial" ))
		(text "readEnable" (rect 181 123 227 133)(font "Arial" ))
		(line (pt 248 128)(pt 232 128))
	)
	(port
		(pt 248 144)
		(output)
		(text "signal1[7..0]" (rect 0 0 57 10)(font "Arial" ))
		(text "signal1[7..0]" (rect 179 139 227 149)(font "Arial" ))
		(line (pt 248 144)(pt 232 144)(line_width 3))
	)
	(port
		(pt 248 160)
		(output)
		(text "signal2[7..0]" (rect 0 0 57 10)(font "Arial" ))
		(text "signal2[7..0]" (rect 179 155 227 165)(font "Arial" ))
		(line (pt 248 160)(pt 232 160)(line_width 3))
	)
	(port
		(pt 248 176)
		(output)
		(text "signal3[7..0]" (rect 0 0 57 10)(font "Arial" ))
		(text "signal3[7..0]" (rect 179 171 227 181)(font "Arial" ))
		(line (pt 248 176)(pt 232 176)(line_width 3))
	)
	(port
		(pt 248 192)
		(output)
		(text "signal4[7..0]" (rect 0 0 57 10)(font "Arial" ))
		(text "signal4[7..0]" (rect 179 187 227 197)(font "Arial" ))
		(line (pt 248 192)(pt 232 192)(line_width 3))
	)
	(port
		(pt 248 208)
		(output)
		(text "selector" (rect 0 0 38 10)(font "Arial" ))
		(text "selector" (rect 195 203 227 213)(font "Arial" ))
		(line (pt 248 208)(pt 232 208))
	)
	(port
		(pt 248 248)
		(output)
		(text "pcsrc" (rect 0 0 27 10)(font "Arial" ))
		(text "pcsrc" (rect 205 243 227 253)(font "Arial" ))
		(line (pt 248 248)(pt 232 248))
	)
	(port
		(pt 248 264)
		(output)
		(text "pctarget[15..0]" (rect 0 0 68 10)(font "Arial" ))
		(text "pctarget[15..0]" (rect 170 259 227 269)(font "Arial" ))
		(line (pt 248 264)(pt 232 264)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 256))
	)
)
