{"vcs1":{"timestamp_begin":1742288737.031291834, "rt":4.50, "ut":4.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1742288741.608108112, "rt":0.28, "ut":0.16, "st":0.12}}
{"link":{"timestamp_begin":1742288741.949703350, "rt":0.27, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742288736.716259005}
{"VCS_COMP_START_TIME": 1742288736.716259005}
{"VCS_COMP_END_TIME": 1742288742.290339635}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 360936}}
{"vcselab": {"peak_mem": 158272}}
