Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 22 05:21:02 2020
| Host         : DESKTOP-RBSJL6K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           18 |
| Yes          | No                    | No                     |              54 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal        |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+-----------------------------+------------------------+------------------+----------------+
|  clock_IBUF_BUFG | D3/count_reg[22]            |                        |                1 |              1 |
|  clock_IBUF_BUFG | D1/p_0_in                   |                        |                1 |              1 |
|  clock_IBUF_BUFG | D2/count_reg[22]            |                        |                1 |              1 |
|  clock_IBUF_BUFG |                             | D1/count[0]_i_1__1_n_0 |                6 |             23 |
|  clock_IBUF_BUFG |                             | D2/count[0]_i_1_n_0    |                6 |             23 |
|  clock_IBUF_BUFG |                             | D3/count[0]_i_1__0_n_0 |                6 |             23 |
|  clock_IBUF_BUFG |                             |                        |                8 |             27 |
|  clock_IBUF_BUFG | F/FSM_onehot_state_reg[6]_0 |                        |               13 |             51 |
+------------------+-----------------------------+------------------------+------------------+----------------+


