Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,125
design__inferred_latch__count,0
design__instance__count,7492
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0016696645179763436
power__switching__total,0.00033858598908409476
power__leakage__total,0.0000026657821763365064
power__total,0.0020109161268919706
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2650777727904091
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2650777727904091
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1099078081876508
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.535535964066076
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109908
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.893902
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27360195439225893
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27360195439225893
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5916411972245755
timing__setup__ws__corner:nom_slow_1p08V_125C,14.108622225399927
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.591641
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.108623
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26787936516113386
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26787936516113386
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2881602815703306
timing__setup__ws__corner:nom_typ_1p20V_25C,15.093008159362306
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288160
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.489496
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2650777727904091
clock__skew__worst_setup,0.2650777727904091
timing__hold__ws,0.1099078081876508
timing__setup__ws,14.108622225399927
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109908
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.108623
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,51
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,3584
design__instance__area__stdcell,62001.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.664179
design__instance__utilization__stdcell,0.664179
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,6
design__instance__area__class:buffer,59.8752
design__instance__count__class:inverter,128
design__instance__area__class:inverter,811.037
design__instance__count__class:sequential_cell,435
design__instance__area__class:sequential_cell,21549.6
design__instance__count__class:multi_input_combinational_cell,1878
design__instance__area__class:multi_input_combinational_cell,19341.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1068
design__instance__area__class:timing_repair_buffer,18641.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,94659.1
design__violations,0
design__instance__count__class:clock_buffer,67
design__instance__area__class:clock_buffer,1580.34
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,18.144
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,752
global_route__vias,25439
global_route__wirelength,157285
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3601
route__net__special,2
route__drc_errors__iter:0,835
route__wirelength__iter:0,104357
route__drc_errors__iter:1,243
route__wirelength__iter:1,103473
route__drc_errors__iter:2,130
route__wirelength__iter:2,103511
route__drc_errors__iter:3,0
route__wirelength__iter:3,103490
route__drc_errors,0
route__wirelength,103490
route__vias,22307
route__vias__singlecut,22307
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,595.6
design__instance__count__class:fill_cell,3908
design__instance__area__class:fill_cell,31349.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,11
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,11
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,11
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,11
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19958
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19981
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00042368
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000422589
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000181439
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000422589
design_powergrid__voltage__worst,0.000422589
design_powergrid__voltage__worst__net:VPWR,1.19958
design_powergrid__drop__worst,0.00042368
design_powergrid__drop__worst__net:VPWR,0.00042368
design_powergrid__voltage__worst__net:VGND,0.000422589
design_powergrid__drop__worst__net:VGND,0.000422589
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00019100000000000000766227359338955693601747043430805206298828125
ir__drop__worst,0.000424000000000000006224187831804783854749985039234161376953125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
