# DRAM Row & Column Addressing Model

[English](#english-version) | [í•œêµ­ì–´](#í•œêµ­ì–´-ë²„ì „)

---

<a name="english-version"></a>
## 1. Project Overview (English)
Building upon the basic DRAM controller, this project implements a **2D Matrix structure** to model how memory cells are physically organized and accessed. I focused on translating the 1D logical address into **Row and Column addresses**, mimicking the actual Wordline(WL) and Bitline(BL) selection process in DRAM layouts.

## 2. Key Features
* **Address Decoding:** Splitting an 8-bit input address into Row[7:4] and Column[3:0].
* **Matrix Modeling:** Implementation of a 16x16 (256-cell) memory array.
* **Structural Abstraction:** Modeling the physical intersection of Wordlines and Bitlines using SystemVerilog multi-dimensional arrays.

## 3. Design & Logical Mapping
* **Row Address (MSB 4-bit):** Acts as the **Wordline (WL)** selector.
* **Column Address (LSB 4-bit):** Acts as the **Bitline (BL) / Y-Gating** selector.
* **Memory Size:** 256 Bytes (16 Rows x 16 Columns x 8-bit data).

## 4. Key Learning: Layout to DV Insights
* **Decoding Logic Efficiency:** Realized how a single address bus can control a large matrix by splitting it into Row/Col, mirroring the efficiency of X-Decoder and Y-Decoder in physical layouts.
* **Dimensional Mapping:** Transitioned from a simple 1D list to a **2D Matrix logic**, which is essential for understanding more complex DRAM operations like 'Precharge' and 'Activation'.
* **Scalability:** Understood that increasing memory capacity is about widening the address bus and expanding the decoder logic, not just adding more registers.

## 5. Troubleshooting: Simulation Race Condition & Delta-cycle Issue
* **Issue:** During initial verification, a critical timing error was observed: `rdata` updated prematurely, reflecting the data of a "future" address before the intended latency cycle.
* **Analysis (Reference: `first_wave.png`):**
    * At the clock rising edge (indicated by the vertical cursor), the address input is clearly stable at **`5f`**.
    * However, `rdata` immediately jumps to **`6`**, which is the expected result for the *next* address **`60`** ($6 + 0 = 6$).
    * This confirms a **Simulation Race Condition** where the DUT samples a signal state that hasn't logically taken effect yet within the same delta-cycle, violating the intended 1-clock read latency.
    ![Race Condition Analysis](./first_wave.png)
* **Solution:** Implemented a `#1` (1ns) step-delay in the testbench after the `posedge clk`. This shifts the address transition slightly after the clock edge, ensuring the simulator samples the current address (`5f`) correctly and triggers the output (`14`) on the *following* edge.
* **Result (Reference: `second_wave.png`):** Successfully achieved a consistent 1-clock read latency and verified all 256 memory cells.
    ![Success Waveform](./second_wave.png)

---

<a name="í•œêµ­ì–´-ë²„ì „"></a>
## 1. í”„ë¡œì íŠ¸ ê°œìš” (í•œêµ­ì–´)
ê¸°ì´ˆ DRAM ì»¨íŠ¸ë¡¤ëŸ¬ ë‹¨ê³„ì—ì„œ í•œ ë‹¨ê³„ ë‚˜ì•„ê°€, ë©”ëª¨ë¦¬ ì…€ì´ ë¬¼ë¦¬ì ìœ¼ë¡œ ì–´ë–»ê²Œ ë°°ì¹˜ë˜ê³  ì ‘ê·¼ë˜ëŠ”ì§€ ëª¨ë¸ë§í•˜ê¸° ìœ„í•´ **2D Matrix êµ¬ì¡°**ë¥¼ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤. 1ì°¨ì›ì˜ ë…¼ë¦¬ì  ì£¼ì†Œë¥¼ **Rowì™€ Column ì£¼ì†Œ**ë¡œ ë¶„ë¦¬í•˜ì—¬, ì‹¤ì œ DRAM ë ˆì´ì•„ì›ƒì˜ Wordline(WL) ë° Bitline(BL) ì„ íƒ ë©”ì»¤ë‹ˆì¦˜ì„ ë¡œì§ìœ¼ë¡œ êµ¬ì²´í™”í–ˆìŠµë‹ˆë‹¤.

## 2. ì£¼ìš” ê¸°ëŠ¥
* **ì£¼ì†Œ ë””ì½”ë”©:** 8ë¹„íŠ¸ í†µí•© ì£¼ì†Œë¥¼ Row[7:4]ì™€ Column[3:0]ìœ¼ë¡œ ë¶„ë¦¬í•˜ì—¬ ì²˜ë¦¬.
* **ë§¤íŠ¸ë¦­ìŠ¤ ëª¨ë¸ë§:** 16x16 (ì´ 256ê°œ ì…€) ê·œëª¨ì˜ ë©”ëª¨ë¦¬ ì–´ë ˆì´ êµ¬í˜„.
* **êµ¬ì¡°ì  ì¶”ìƒí™”:** WLê³¼ BLì´ êµì°¨í•˜ëŠ” ì§€ì ì˜ ì…€ì„ ì„ íƒí•˜ëŠ” ë¬¼ë¦¬ì  ë™ì‘ì„ SystemVerilog ë°°ì—´ë¡œ ëª¨ë¸ë§.

## 3. ì„¤ê³„ ë° ë…¼ë¦¬ ë§¤í•‘
* **Row Address (ìƒìœ„ 4ë¹„íŠ¸):** ë ˆì´ì•„ì›ƒì˜ **Wordline(WL)** ì„ íƒ ì‹ í˜¸ì— ëŒ€ì‘.
* **Column Address (í•˜ìœ„ 4ë¹„íŠ¸):** ë ˆì´ì•„ì›ƒì˜ **Bitline(BL) ë° Y-Gating** ì„ íƒ ì‹ í˜¸ì— ëŒ€ì‘.
* **ë©”ëª¨ë¦¬ ê·œëª¨:** 256 Bytes (16í–‰ x 16ì—´ x 8ë¹„íŠ¸ ë°ì´í„°).

## 4. ì£¼ìš” í•™ìŠµ í¬ì¸íŠ¸ (Key Learning)
* **ë””ì½”ë”© ë¡œì§ì˜ íš¨ìœ¨ì„±:** ë‹¨ì¼ ì£¼ì†Œ ë²„ìŠ¤ë¥¼ Row/Colë¡œ ìª¼ê°œì–´ ëŒ€ê·œëª¨ ë§¤íŠ¸ë¦­ìŠ¤ë¥¼ ì œì–´í•˜ëŠ” ë°©ì‹ì„ í†µí•´, ë ˆì´ì•„ì›ƒì˜ X-Decoderì™€ Y-Decoderì˜ ì„¤ê³„ íš¨ìœ¨ì„±ì„ ë…¼ë¦¬ì ìœ¼ë¡œ ì´í•´í•¨.
* **ì°¨ì› ë§¤í•‘ ëŠ¥ë ¥:** ë‹¨ìˆœ 1ì°¨ì› ë¦¬ìŠ¤íŠ¸ êµ¬ì¡°ì—ì„œ **2D Matrix ë¡œì§**ìœ¼ë¡œ í™•ì¥í•˜ë©°, í–¥í›„ Prechargeë‚˜ Activation ê°™ì€ ë³µì¡í•œ DRAM ë™ì‘ì„ êµ¬í˜„í•˜ê¸° ìœ„í•œ ê¸°ì´ˆë¥¼ ë‹¤ì§.
* **í™•ì¥ì„± ì´í•´:** ë©”ëª¨ë¦¬ ìš©ëŸ‰ ì¦ì„¤ì€ ë‹¨ìˆœí•œ ì†Œì ì¶”ê°€ê°€ ì•„ë‹ˆë¼, ì£¼ì†Œ ë²„ìŠ¤ì˜ í™•ì¥ê³¼ ë””ì½”ë” ë¡œì§ì˜ ê³ ë„í™” ê³¼ì •ì„ì„ í•™ìŠµí•¨.

## 5. ë¬¸ì œ í•´ê²° ë° ë””ë²„ê¹… (Troubleshooting)
### ğŸ” ì‹œë®¬ë ˆì´ì…˜ Race Condition ë° ë¸íƒ€ ì‚¬ì´í´ ì´ìŠˆ í•´ê²°
* **ë¬¸ì œ ìƒí™©:** ì´ˆê¸° ê²€ì¦ ì‹œ `rdata`ê°€ í˜„ì¬ ì£¼ì†Œì˜ ê²°ê³¼ê°’ì´ ì•„ë‹Œ, **ë¯¸ë˜ì˜ ì£¼ì†Œê°’ì— ëŒ€í•œ ê²°ê³¼**ë¥¼ ë¯¸ë¦¬ ì¶œë ¥í•˜ëŠ” ì˜¤ë™ì‘ì´ ë°œìƒí•˜ì—¬ `FAIL` íŒì •.
* **ì›ì¸ ë¶„ì„ (`first_wave.png` ì°¸ì¡°):**
    * í´ëŸ­ ìƒìŠ¹ ì—£ì§€(ìˆ˜ì§ì„  ì»¤ì„œ) ì‹œì ì— ì£¼ì†Œ ì…ë ¥ì€ **`5f`**ë¡œ ì•ˆì •ì ì¸ ìƒíƒœì„.
    * í•˜ì§€ë§Œ `rdata`ëŠ” ì¦‰ì‹œ **`6`**ìœ¼ë¡œ ì—…ë°ì´íŠ¸ë¨. ì´ëŠ” ì•„ì§ ë„ë‹¬í•˜ì§€ ì•Šì€ ë‹¤ìŒ ì£¼ì†Œì¸ **`60`**ì— ëŒ€í•œ ë°ì´í„°($6 + 0 = 6$)ì„.
    * ì´ëŠ” ì‹œë®¬ë ˆì´í„°ê°€ ë™ì¼í•œ ë¸íƒ€ ì‚¬ì´í´ ë‚´ì˜ ì‹ í˜¸ ë³€í™”ë¥¼ ì˜¤ìƒ˜í”Œë§í•˜ì—¬ ë°œìƒí•˜ëŠ” ì „í˜•ì ì¸ **Race Condition**ìœ¼ë¡œ ë¶„ì„ë¨.
    ![ê²½ìŸ ìƒíƒœ ë¶„ì„ íŒŒí˜•](./first_wave.png)
* **í•´ê²° ë°©ë²•:** í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì½”ë“œì—ì„œ `posedge clk` ì§í›„ì— `#1` (1ns)ì˜ ë¯¸ì„¸ ì§€ì—°(Step-delay)ì„ ì¶”ê°€í•¨. ì´ë¥¼ í†µí•´ ì£¼ì†Œ ë³€í™˜ ì‹œì ì„ í´ëŸ­ë³´ë‹¤ ë¯¸ì„¸í•˜ê²Œ ëŠ¦ì¶°, ì‹œë®¬ë ˆì´í„°ê°€ í´ëŸ­ ì—£ì§€ ìˆœê°„ì— í˜„ì¬ ì£¼ì†Œ(`5f`)ë¥¼ ì•ˆì •ì ìœ¼ë¡œ ìƒ˜í”Œë§í•˜ê³  ë‹¤ìŒ í´ëŸ­ì—ì„œ ê²°ê³¼ê°’(`14`)ì„ ë‚´ë³´ë‚´ë„ë¡ êµì •í•¨.
* **ê²°ê³¼ (`second_wave.png` ì°¸ì¡°):** ì˜ë„í•œ **1-Clock Read Latency** íƒ€ì´ë°ì„ í™•ë³´í•˜ì˜€ìœ¼ë©°, 256ê°œ ì „ì²´ ì…€ì— ëŒ€í•´ ê²€ì¦ ì„±ê³µ(`PASS`).
    ![ê²€ì¦ ì„±ê³µ íŒŒí˜•](./second_wave.png)
