# Common Mode Voltage \(Vcm\) Settings

GPIO and HSIO inputs allow common mode settings for differential receivers. It assists in preventing common-mode mismatches between devices.

The following table lists the programmable differential termination control<br /> support and settings. For more information about common mode voltage levels for various I/O<br /> standards, see respective [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf), [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf), [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf), or [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).

<table id="ID-000024B2"><thead><tr id="ID-000024BD"><th id="ID-000024BE">

I/O Standards

</th><th id="ID-000024C0">

Supported I/O Types

</th><th id="ID-000024C2">

Differential Termination Type[1](#GUID-DFD0740D-5BFD-4A7C-A8D5-334B4CBB85CD)

</th></tr></thead><tbody><tr id="ID-000024C7"><td id="ID-000024C8">

SSTL18

</td><td id="ID-000024CA">

GPIO, HSIO

</td><td id="ID-000024CC">

Mid

</td></tr><tr id="ID-000024CE"><td id="ID-000024CF">

HSUL18

</td><td id="ID-000024D1">

GPIO, HSIO

</td><td id="ID-000024D3">

Mid

</td></tr><tr id="ID-000024D5"><td id="ID-000024D6">

SSTL15

</td><td id="ID-000024D8">

GPIO, HSIO

</td><td id="ID-000024DA">

Off, Low, Mid

</td></tr><tr id="ID-000024DC"><td id="ID-000024DD">

HSTL15

</td><td id="ID-000024DF">

GPIO, HSIO

</td><td id="ID-000024E1">

Off, Low, Mid

</td></tr><tr id="ID-000024E3"><td id="ID-000024E4">

SSTL135

</td><td id="ID-000024E6">

HSIO

</td><td id="ID-000024E8">

Off, Low, Mid

</td></tr><tr id="ID-000024EA"><td id="ID-000024EB">

HSTL135

</td><td id="ID-000024ED">

HSIO

</td><td id="ID-000024EF">

Off, Low[1](#GUID-DFD0740D-5BFD-4A7C-A8D5-334B4CBB85CD), Mid

</td></tr><tr id="ID-000024F2"><td id="ID-000024F3">

HSUL12I

</td><td id="ID-000024F5">

HSIO

</td><td id="ID-000024F7">

Off, Low, Mid

</td></tr><tr id="ID-000024F9"><td id="ID-000024FA">

HSTL12

</td><td id="ID-000024FC">

HSIO

</td><td id="ID-000024FE">

Low, Mid

</td></tr><tr id="ID-00002500"><td id="ID-00002501">

POD12

</td><td id="ID-00002503">

HSIO

</td><td id="ID-00002505">

Off, Low, Mid

</td></tr><tr id="ID-00002507"><td id="ID-00002508">

SSTL25

</td><td id="ID-0000250A">

GPIO

</td><td id="ID-0000250C">

—

</td></tr><tr id="ID-0000250E"><td id="ID-0000250F">

SLVS25

</td><td id="ID-00002511">

GPIO, HSIO

</td><td id="ID-00002513">

MID \(HSIO\)Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr><tr id="ID-00002516"><td id="ID-00002517">

HCSL25

</td><td id="ID-00002519">

GPIO, HSIO

</td><td id="ID-0000251B">

MID \(HSIO\)Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr><tr id="ID-0000251E"><td id="ID-0000251F">

SLVSE

</td><td id="ID-00002521">

GPIO, HSIO

</td><td id="ID-00002523">

Off, Mid \(HSIO\)Off, Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr><tr id="ID-00002526"><td id="ID-00002527">

PPDS25

</td><td id="ID-00002529">

GPIO, HSIO

</td><td id="ID-0000252B">

Mid \(HSIO\)Off, Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr><tr id="ID-0000252E"><td id="ID-0000252F">

MLVDSE

</td><td id="ID-00002531">

GPIO

</td><td id="ID-00002533">

Off, Low, Mid**Note:** The default is MID.

</td></tr><tr id="ID-00002535"><td id="ID-00002536">

BUSLVDS

</td><td id="ID-00002538">

GPIO

</td><td id="ID-0000253A">

Off, Low, Mid**Note:** The default is MID.

</td></tr><tr id="ID-0000253C"><td id="ID-0000253D">

LVPECL

</td><td id="ID-0000253F">

GPIO

</td><td id="ID-00002541">

Low, Mid**Note:** The default is MID.

</td></tr><tr id="ID-00002543"><td id="ID-00002544">

LVDS

</td><td id="ID-00002546">

GPIO, HSIO

</td><td id="ID-00002548">

Mid \(HSIO\)Off, Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr><tr id="ID-0000254B"><td id="ID-0000254C">

RSDS

</td><td id="ID-0000254E">

GPIO, HSIO

</td><td id="ID-00002550">

Mid \(HSIO\)Off, Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr><tr id="ID-00002553"><td id="ID-00002554">

MINILVDS

</td><td id="ID-00002556">

GPIO, HSIO

</td><td id="ID-00002558">

Mid \(HSIO\)Off, Low, Mid \(GPIO\)**Note:** The default is MID.

</td></tr></tbody>
</table>**Note:**

1.  For more information about low and mid differential termination types, see respective [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf), [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf), [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf), or [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).

**Important:** For GPIO banks, whenever a mixture of Low and Mid input common mode ranges \(VCM\_RANGE\) are used for true differential inputs within the same GPIO bank, the input pairs that also enable the internal 100Ω On-Die Termination \(ODT\) resistor have a resistor accuracy tolerance percentage that follows the maximum percentage tolerance of the two ranges, as per the differential termination accuracy specifications in the datasheet. If a smaller termination resistor tolerance is desired on a particular differential input pair, use an external termination resistor on the board and disable the internal differential ODT.

The programmable differential termination control values can be programmed by using the I/O attribute editor in Libero SoC or by using the following PDC command:

``` {#ID-00002567}
set_io –VCM_RANGE <value>
```

Value can be set as listed in [Table   1](#ID-000024B2).

**Parent topic:**[I/O Analog \(IOA\) Buffer Programmable Features](GUID-CC29CF66-77AD-471C-8A06-94A7337826B5.md)

