Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-06 09:55:26	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	682	12	2	false	0	0		0	
2019-04-06 09:55:30	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2146	199	2	false	0	0		0	
2019-04-06 09:55:35	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	526	9	4	false	0	0		0	
2019-04-06 09:55:39	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	1822	229	1	false	0	0		0	
2019-04-06 09:55:44	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	816	9	2	false	0	0		0	
2019-04-06 09:55:48	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2038	90	2	false	0	0		0	
2019-04-06 09:55:53	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	3520	145	1	false	0	0		0	
2019-04-06 09:55:57	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	634	12	2	false	0	0		0	
2019-04-06 09:56:01	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	3220	271	9	false	0	0		0	
2019-04-06 09:56:06	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	3148	230	9	false	0	0		0	
2019-04-06 09:56:11	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2406	45	1	false	0	0		0	
2019-04-06 09:56:15	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2480	48	1	false	0	0		0	
2019-04-06 09:56:20	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2684	132	2	false	0	0		0	
2019-04-06 09:56:24	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	1630	59	1	false	0	0		0	
2019-04-06 09:56:29	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	3442	136	1	false	0	0		0	
2019-04-06 09:56:33	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	1390	65	1	false	0	0		0	
2019-04-06 09:56:38	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2872	134	1	false	0	0		0	
2019-04-06 09:56:42	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	1728	65	1	false	0	0		0	
2019-04-06 09:56:47	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	6496	122	2	false	0	0		0	
2019-04-06 09:56:51	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	1350	14	1	false	0	0		0	
2019-04-06 09:56:56	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.7	2010	92	1	false	0	0		0	
2019-04-06 09:57:03	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	682	12	2	false	0	0		0	
2019-04-06 09:57:08	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2146	199	2	false	0	0		0	
2019-04-06 09:57:13	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	526	9	4	false	0	0		0	
2019-04-06 09:57:18	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	1822	229	1	false	0	0		0	
2019-04-06 09:57:22	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	816	9	2	false	0	0		0	
2019-04-06 09:57:27	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2038	90	2	false	0	0		0	
2019-04-06 09:57:32	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	3520	145	1	false	0	0		0	
2019-04-06 09:57:37	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	634	12	2	false	0	0		0	
2019-04-06 09:57:41	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	3220	271	9	false	0	0		0	
2019-04-06 09:57:46	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	3148	230	9	false	0	0		0	
2019-04-06 09:57:51	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2406	45	1	false	0	0		0	
2019-04-06 09:57:56	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2480	48	1	false	0	0		0	
2019-04-06 09:58:01	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2684	132	2	false	0	0		0	
2019-04-06 09:58:06	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	1630	59	1	false	0	0		0	
2019-04-06 09:58:11	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	3442	136	1	false	0	0		0	
2019-04-06 09:58:16	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	1390	65	1	false	0	0		0	
2019-04-06 09:58:20	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2872	134	1	false	0	0		0	
2019-04-06 09:58:25	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	1728	65	1	false	0	0		0	
2019-04-06 09:58:30	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	6496	122	2	false	0	0		0	
2019-04-06 09:58:35	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	1350	14	1	false	0	0		0	
2019-04-06 09:58:40	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.9	2010	92	1	false	0	0		0	
2019-04-06 09:58:48	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	686	12	2	false	0	0		0	
2019-04-06 09:58:53	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	2088	199	2	false	0	0		0	
2019-04-06 09:58:58	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	526	9	4	false	0	0		0	
2019-04-06 09:59:03	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1780	229	1	false	0	0		0	
2019-04-06 09:59:08	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	824	9	2	false	0	0		0	
2019-04-06 09:59:13	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1986	90	2	false	0	0		0	
2019-04-06 09:59:18	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	3450	145	1	false	0	0		0	
2019-04-06 09:59:23	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	638	12	2	false	0	0		0	
2019-04-06 09:59:28	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	3162	271	9	false	0	0		0	
2019-04-06 09:59:33	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	3090	230	9	false	0	0		0	
2019-04-06 09:59:38	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	2378	45	1	false	0	0		0	
2019-04-06 09:59:43	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	2450	48	1	false	0	0		0	
2019-04-06 09:59:48	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	2636	132	2	false	0	0		0	
2019-04-06 09:59:53	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1624	59	1	false	0	0		0	
2019-04-06 09:59:58	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	3382	136	1	false	0	0		0	
2019-04-06 10:00:03	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1382	65	1	false	0	0		0	
2019-04-06 10:00:09	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	2822	134	1	false	0	0		0	
2019-04-06 10:00:14	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1720	65	1	false	0	0		0	
2019-04-06 10:00:19	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	6446	122	2	false	0	0		0	
2019-04-06 10:00:24	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1362	14	1	false	0	0		0	
2019-04-06 10:00:28	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.6.13	1958	92	1	false	0	0		0	
2019-04-06 10:00:34	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	686	12	2	false	0	0		0	
2019-04-06 10:00:38	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	2082	193	2	false	0	0		0	
2019-04-06 10:00:41	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	526	9	4	false	0	0		0	
2019-04-06 10:00:44	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1774	223	1	false	0	0		0	
2019-04-06 10:00:47	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	824	9	2	false	0	0		0	
2019-04-06 10:00:51	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1980	84	2	false	0	0		0	
2019-04-06 10:00:54	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	3444	139	1	false	0	0		0	
2019-04-06 10:00:57	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	638	12	2	false	0	0		0	
2019-04-06 10:01:01	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	3156	265	9	false	0	0		0	
2019-04-06 10:01:04	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	3084	224	9	false	0	0		0	
2019-04-06 10:01:07	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	2374	41	1	false	0	0		0	
2019-04-06 10:01:11	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	2446	44	1	false	0	0		0	
2019-04-06 10:01:14	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	2630	126	2	false	0	0		0	
2019-04-06 10:01:18	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1624	59	1	false	0	0		0	
2019-04-06 10:01:22	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	3376	130	1	false	0	0		0	
2019-04-06 10:01:25	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1382	65	1	false	0	0		0	
2019-04-06 10:01:28	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	2816	128	1	false	0	0		0	
2019-04-06 10:01:32	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1720	65	1	false	0	0		0	
2019-04-06 10:01:36	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	6446	122	2	false	0	0		0	
2019-04-06 10:01:39	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1362	14	1	false	0	0		0	
2019-04-06 10:01:42	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.5	1952	86	1	false	0	0		0	
2019-04-06 10:01:48	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	686	12	2	false	0	0		0	
2019-04-06 10:01:51	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	2066	193	2	false	0	0		0	
2019-04-06 10:01:54	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	514	9	4	false	0	0		0	
2019-04-06 10:01:57	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1734	223	1	false	0	0		0	
2019-04-06 10:02:00	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	812	9	2	false	0	0		0	
2019-04-06 10:02:03	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1964	84	2	false	0	0		0	
2019-04-06 10:02:06	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	3438	139	1	false	0	0		0	
2019-04-06 10:02:09	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	638	12	2	false	0	0		0	
2019-04-06 10:02:12	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	3128	265	9	false	0	0		0	
2019-04-06 10:02:16	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	3056	224	9	false	0	0		0	
2019-04-06 10:02:19	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	2172	41	1	false	0	0		0	
2019-04-06 10:02:22	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	2244	44	1	false	0	0		0	
2019-04-06 10:02:25	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	2602	126	2	false	0	0		0	
2019-04-06 10:02:28	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1624	59	1	false	0	0		0	
2019-04-06 10:02:31	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	3362	130	1	false	0	0		0	
2019-04-06 10:02:35	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1368	65	1	false	0	0		0	
2019-04-06 10:02:38	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	2800	128	1	false	0	0		0	
2019-04-06 10:02:41	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1720	65	1	false	0	0		0	
2019-04-06 10:02:44	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	6370	122	2	false	0	0		0	
2019-04-06 10:02:47	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1336	14	1	false	0	0		0	
2019-04-06 10:02:50	34	34.88	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/516515721	push	false	false	master	80d6bc41aa85d1cabade21f45c36877dc74c941c	ba5efae6f0c0...80d6bc41aa85	Improve UART frequency documentation. (fix #308)	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx61:LTO=disable,TimerClockSource=default,chip=861,clock=1internal,eesave=aenable,bod=1v8	1.8.9	1938	86	1	false	0	0		0	
