//1:2 mux
module mux32x1 #(parameter WIDTH = 64, HEIGHT = 32)(enable, in, out);
	input logic enable;
	input logic [HEIGHT-1: 0]in[WIDTH-1: 0];
	output logic [WIDTH-1:0]out;
	logic inNot;
	
	
endmodule

// Simulates the decoder I/O
`timescale 1 ps / 1 ps
module decoder_1x2_testbench();
	
	logic enable, in, clk;
	logic [1:0] out;
	
	decoder1x2 dut (.*);
	
	initial begin
		clk <= 0;
		forever #50 clk <= ~clk;
	end

	initial begin 
		enable <= 0; @(posedge clk);
		enable <= 1; in <= 0; @(posedge clk); 
		enable <= 1; in <= 1; @(posedge clk); 
		enable <= 0; in <= 0; @(posedge clk); 
		enable <= 0; in <= 1; @(posedge clk); 
	
		$stop;
	end
endmodule