//===-- TMS9900ISelLowering.cpp - TMS9900 DAG Lowering Implementation -----===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file implements the TMS9900TargetLowering class.
//
//===----------------------------------------------------------------------===//

#include "TMS9900ISelLowering.h"
#include "TMS9900.h"
#include "TMS9900MachineFunctionInfo.h"
#include "TMS9900Subtarget.h"
#include "TMS9900TargetMachine.h"
#include "llvm/CodeGen/CallingConvLower.h"
#include "llvm/CodeGen/RuntimeLibcalls.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAG.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
#include "llvm/IR/Function.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"

using namespace llvm;

#define DEBUG_TYPE "tms9900-lower"

#include "TMS9900GenCallingConv.inc"

TMS9900TargetLowering::TMS9900TargetLowering(const TargetMachine &TM,
                                               const TMS9900Subtarget &STI)
    : TargetLowering(TM), Subtarget(STI) {

  // Set up the register classes.
  addRegisterClass(MVT::i16, &TMS9900::GR16RegClass);
  // Note: We don't register i32 as a legal type - LLVM will automatically
  // split i32 operations into pairs of i16 operations where possible,
  // or use libcalls for complex operations.

  // Compute derived properties from the register classes.
  computeRegisterProperties(STI.getRegisterInfo());

  // ===== 8-bit (i8) Operations =====
  // TMS9900 has byte instructions (MOVB, AB, SB, etc.) but they operate
  // on the upper byte of registers. We promote i8 to i16 for most operations.
  // Byte loads/stores use MOVB which handles the upper byte placement.

  // i8 loads and stores are handled by the instruction patterns (MOVB)
  // We don't need custom lowering since extloadi8/truncstorei8 patterns work

  // Promote i8 operations to i16
  setOperationAction(ISD::ADD, MVT::i8, Promote);
  setOperationAction(ISD::SUB, MVT::i8, Promote);
  setOperationAction(ISD::AND, MVT::i8, Promote);
  setOperationAction(ISD::OR, MVT::i8, Promote);
  setOperationAction(ISD::XOR, MVT::i8, Promote);
  setOperationAction(ISD::SHL, MVT::i8, Promote);
  setOperationAction(ISD::SRA, MVT::i8, Promote);
  setOperationAction(ISD::SRL, MVT::i8, Promote);
  setOperationAction(ISD::MUL, MVT::i8, Promote);
  setOperationAction(ISD::SDIV, MVT::i8, Promote);
  setOperationAction(ISD::UDIV, MVT::i8, Promote);
  setOperationAction(ISD::SREM, MVT::i8, Promote);
  setOperationAction(ISD::UREM, MVT::i8, Promote);

  // Extensions
  setOperationAction(ISD::SIGN_EXTEND, MVT::i16, Legal);
  setOperationAction(ISD::ZERO_EXTEND, MVT::i16, Legal);
  setOperationAction(ISD::ANY_EXTEND, MVT::i16, Legal);
  setOperationAction(ISD::TRUNCATE, MVT::i8, Legal);

  // Post-increment addressing modes for i16 and i8
  // TMS9900 supports *R+ for auto-increment (post-inc by 2 for words, 1 for bytes)
  setIndexedLoadAction(ISD::POST_INC, MVT::i16, Legal);
  setIndexedStoreAction(ISD::POST_INC, MVT::i16, Legal);
  setIndexedLoadAction(ISD::POST_INC, MVT::i8, Legal);
  setIndexedStoreAction(ISD::POST_INC, MVT::i8, Legal);

  // Set scheduling preference
  setSchedulingPreference(Sched::RegPressure);

  // Set stack pointer register
  setStackPointerRegisterToSaveRestore(TMS9900::R10);

  // TMS9900 is big-endian
  setBooleanContents(ZeroOrOneBooleanContent);
  setBooleanVectorContents(ZeroOrOneBooleanContent);

  // TMS9900 has no atomic instructions - it's a simple single-core CPU
  // with no caches or memory barriers. All memory operations are inherently
  // ordered and visible. The shouldExpandAtomic*InIR() methods in the header
  // tell LLVM to convert all atomics to regular memory operations.
  // We set max atomic size to 16 bits (our word size) so LLVM knows we
  // can handle word-sized operations (after conversion to non-atomic).
  setMaxAtomicSizeInBitsSupported(16);

  // Division and remainder
  // All use native DIV instruction via pseudo instructions
  // Signed versions handle sign correction in the custom inserter
  setOperationAction(ISD::SDIV, MVT::i16, Legal);  // Uses SDIV16 pseudo
  setOperationAction(ISD::UDIV, MVT::i16, Legal);  // Uses UDIV16 pseudo
  setOperationAction(ISD::SREM, MVT::i16, Legal);  // Uses SREM16 pseudo
  setOperationAction(ISD::UREM, MVT::i16, Legal);  // Uses UREM16 pseudo
  setOperationAction(ISD::SDIVREM, MVT::i16, Expand);
  setOperationAction(ISD::UDIVREM, MVT::i16, Expand);

  // Multiplication - we have MPY (16x16->32, result in Rd:Rd+1)
  // Uses MUL16 pseudo instruction that expands via custom inserter
  setOperationAction(ISD::MUL, MVT::i16, Legal);  // Uses MUL16 pseudo
  setOperationAction(ISD::MULHS, MVT::i16, Expand);
  setOperationAction(ISD::MULHU, MVT::i16, Expand);  // Could implement later
  setOperationAction(ISD::SMUL_LOHI, MVT::i16, Expand);
  setOperationAction(ISD::UMUL_LOHI, MVT::i16, Expand);

  // No direct support for these
  setOperationAction(ISD::CTTZ, MVT::i16, Expand);
  setOperationAction(ISD::CTLZ, MVT::i16, Expand);
  setOperationAction(ISD::CTPOP, MVT::i16, Expand);

  // We have SWPB for byte swap
  setOperationAction(ISD::BSWAP, MVT::i16, Legal);

  // Rotate right is supported (SRC), but not rotate left directly
  setOperationAction(ISD::ROTR, MVT::i16, Legal);
  setOperationAction(ISD::ROTL, MVT::i16, Expand);  // Expand to ROTR

  // Shifts are supported
  setOperationAction(ISD::SHL, MVT::i16, Legal);
  setOperationAction(ISD::SRA, MVT::i16, Legal);
  setOperationAction(ISD::SRL, MVT::i16, Legal);

  // Sign extend and zero extend
  setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i8, Expand);
  setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i1, Expand);

  // We don't have conditional moves
  setOperationAction(ISD::SELECT, MVT::i16, Expand);
  setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);

  // Branch handling
  setOperationAction(ISD::BR_CC, MVT::i16, Custom);
  setOperationAction(ISD::BRCOND, MVT::Other, Expand);

  // Switch/jump table support
  // BR_JT is expanded into: load target address from table, branch indirect
  setOperationAction(ISD::BR_JT, MVT::Other, Expand);
  // JumpTable needs custom lowering to wrap with TMS9900ISD::Wrapper
  setOperationAction(ISD::JumpTable, MVT::i16, Custom);
  // BlockAddress for computed goto support
  setOperationAction(ISD::BlockAddress, MVT::i16, Custom);

  // Global addresses
  setOperationAction(ISD::GlobalAddress, MVT::i16, Custom);

  // Frame and return address
  setOperationAction(ISD::FRAMEADDR, MVT::i16, Custom);
  setOperationAction(ISD::RETURNADDR, MVT::i16, Custom);

  // Dynamic stack allocation not supported
  setOperationAction(ISD::DYNAMIC_STACKALLOC, MVT::i16, Expand);
  setOperationAction(ISD::STACKSAVE, MVT::Other, Expand);
  setOperationAction(ISD::STACKRESTORE, MVT::Other, Expand);

  // Varargs support
  setOperationAction(ISD::VASTART, MVT::Other, Custom);
  setOperationAction(ISD::VAARG, MVT::Other, Expand);   // Use default expansion
  setOperationAction(ISD::VACOPY, MVT::Other, Expand);  // Just copies pointer
  setOperationAction(ISD::VAEND, MVT::Other, Expand);   // No-op

  // ===== 32-bit (i32) Operations =====
  // TMS9900 is a 16-bit CPU. We expand 32-bit operations into 16-bit
  // operations where possible, allowing the optimizer to work on them.
  // Division/remainder still use libcalls due to complexity.

  // Arithmetic - expand to pairs of 16-bit ops
  // Note: ADD/SUB expansion requires carry handling which we synthesize
  setOperationAction(ISD::ADD, MVT::i32, Expand);
  setOperationAction(ISD::SUB, MVT::i32, Expand);
  setOperationAction(ISD::MUL, MVT::i32, Expand);    // Expands to UMUL_LOHI or partial products

  // Division/remainder - keep as libcalls (too complex to inline efficiently)
  setOperationAction(ISD::SDIV, MVT::i32, LibCall);  // __divsi3
  setOperationAction(ISD::UDIV, MVT::i32, LibCall);  // __udivsi3
  setOperationAction(ISD::SREM, MVT::i32, LibCall);  // __modsi3
  setOperationAction(ISD::UREM, MVT::i32, LibCall);  // __umodsi3
  setOperationAction(ISD::SDIVREM, MVT::i32, Expand);
  setOperationAction(ISD::UDIVREM, MVT::i32, Expand);

  // 32-bit shifts - expand to shift_parts, then handle with libcalls
  // __ashlsi3 (shift left), __lshrsi3 (logical right), __ashrsi3 (arithmetic right)
  setOperationAction(ISD::SHL, MVT::i32, Expand);
  setOperationAction(ISD::SRA, MVT::i32, Expand);
  setOperationAction(ISD::SRL, MVT::i32, Expand);

  // Multi-word shift parts - custom handling for libcalls
  setOperationAction(ISD::SHL_PARTS, MVT::i16, Custom);
  setOperationAction(ISD::SRA_PARTS, MVT::i16, Custom);
  setOperationAction(ISD::SRL_PARTS, MVT::i16, Custom);

  // Bit counting - expand
  setOperationAction(ISD::CTTZ, MVT::i32, Expand);
  setOperationAction(ISD::CTLZ, MVT::i32, Expand);
  setOperationAction(ISD::CTPOP, MVT::i32, Expand);

  // Byte swap - expand (would need custom sequence)
  setOperationAction(ISD::BSWAP, MVT::i32, Expand);

  // Rotates - expand
  setOperationAction(ISD::ROTL, MVT::i32, Expand);
  setOperationAction(ISD::ROTR, MVT::i32, Expand);

  // Overflow operations - expand
  setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand);
  setOperationAction(ISD::UMUL_LOHI, MVT::i32, Expand);
  setOperationAction(ISD::MULHS, MVT::i32, Expand);
  setOperationAction(ISD::MULHU, MVT::i32, Expand);

  // Carry operations - we don't have ADC/SBC instructions
  setOperationAction(ISD::ADDC, MVT::i16, Expand);
  setOperationAction(ISD::SUBC, MVT::i16, Expand);
  setOperationAction(ISD::ADDE, MVT::i16, Expand);
  setOperationAction(ISD::SUBE, MVT::i16, Expand);
  setOperationAction(ISD::UADDO, MVT::i16, Expand);
  setOperationAction(ISD::USUBO, MVT::i16, Expand);
  setOperationAction(ISD::SADDO, MVT::i16, Expand);
  setOperationAction(ISD::SSUBO, MVT::i16, Expand);

  // Select operations for i32
  setOperationAction(ISD::SELECT, MVT::i32, Expand);
  setOperationAction(ISD::SELECT_CC, MVT::i32, Expand);

  // SETCC for i16 - needed for 32-bit expansions
  setOperationAction(ISD::SETCC, MVT::i16, Expand);

  // Set minimum function alignment
  setMinFunctionAlignment(Align(2));
  setPrefFunctionAlignment(Align(2));
}

const char *TMS9900TargetLowering::getTargetNodeName(unsigned Opcode) const {
  switch ((TMS9900ISD::NodeType)Opcode) {
  case TMS9900ISD::FIRST_NUMBER:
    break;
  case TMS9900ISD::RET:
    return "TMS9900ISD::RET";
  case TMS9900ISD::RETI:
    return "TMS9900ISD::RETI";
  case TMS9900ISD::CALL:
    return "TMS9900ISD::CALL";
  case TMS9900ISD::Wrapper:
    return "TMS9900ISD::Wrapper";
  case TMS9900ISD::CMP:
    return "TMS9900ISD::CMP";
  case TMS9900ISD::SELECT_CC:
    return "TMS9900ISD::SELECT_CC";
  case TMS9900ISD::BR_CC:
    return "TMS9900ISD::BR_CC";
  case TMS9900ISD::MPY:
    return "TMS9900ISD::MPY";
  }
  return nullptr;
}

EVT TMS9900TargetLowering::getSetCCResultType(const DataLayout &DL,
                                               LLVMContext &Context,
                                               EVT VT) const {
  return MVT::i16;
}

//===----------------------------------------------------------------------===//
// Inline Assembly Support
//===----------------------------------------------------------------------===//

/// getConstraintType - Given a constraint letter, return the type of
/// constraint it is for this target.
TargetLowering::ConstraintType
TMS9900TargetLowering::getConstraintType(StringRef Constraint) const {
  if (Constraint.size() == 1) {
    switch (Constraint[0]) {
    default:
      break;
    case 'r': // General purpose register
      return C_RegisterClass;
    case 'i': // Immediate integer
    case 'n': // Immediate integer with known value
      return C_Immediate;
    case 'm': // Memory operand
      return C_Memory;
    }
  }

  // Check for specific register names like {R0}, {R1}, etc.
  if (Constraint.size() > 1 && Constraint[0] == '{' &&
      Constraint.back() == '}') {
    return C_Register;
  }

  return TargetLowering::getConstraintType(Constraint);
}

/// getRegForInlineAsmConstraint - Given a constraint and operand type,
/// return the register class and register to use.
std::pair<unsigned, const TargetRegisterClass *>
TMS9900TargetLowering::getRegForInlineAsmConstraint(
    const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const {

  if (Constraint.size() == 1) {
    // GCC-style constraint letters
    switch (Constraint[0]) {
    default:
      break;
    case 'r': // General purpose register
      return std::make_pair(0U, &TMS9900::GR16RegClass);
    }
  }

  // Handle explicit register names: {R0}, {R1}, etc.
  if (Constraint.size() > 2 && Constraint[0] == '{' &&
      Constraint.back() == '}') {
    StringRef RegName = Constraint.slice(1, Constraint.size() - 1);

    // Map register names to registers
    if (RegName == "R0" || RegName == "r0")
      return std::make_pair(TMS9900::R0, &TMS9900::GR16RegClass);
    if (RegName == "R1" || RegName == "r1")
      return std::make_pair(TMS9900::R1, &TMS9900::GR16RegClass);
    if (RegName == "R2" || RegName == "r2")
      return std::make_pair(TMS9900::R2, &TMS9900::GR16RegClass);
    if (RegName == "R3" || RegName == "r3")
      return std::make_pair(TMS9900::R3, &TMS9900::GR16RegClass);
    if (RegName == "R4" || RegName == "r4")
      return std::make_pair(TMS9900::R4, &TMS9900::GR16RegClass);
    if (RegName == "R5" || RegName == "r5")
      return std::make_pair(TMS9900::R5, &TMS9900::GR16RegClass);
    if (RegName == "R6" || RegName == "r6")
      return std::make_pair(TMS9900::R6, &TMS9900::GR16RegClass);
    if (RegName == "R7" || RegName == "r7")
      return std::make_pair(TMS9900::R7, &TMS9900::GR16RegClass);
    if (RegName == "R8" || RegName == "r8")
      return std::make_pair(TMS9900::R8, &TMS9900::GR16RegClass);
    if (RegName == "R9" || RegName == "r9")
      return std::make_pair(TMS9900::R9, &TMS9900::GR16RegClass);
    if (RegName == "R10" || RegName == "r10")
      return std::make_pair(TMS9900::R10, &TMS9900::GR16RegClass);
    if (RegName == "R11" || RegName == "r11")
      return std::make_pair(TMS9900::R11, &TMS9900::GR16RegClass);
    if (RegName == "R12" || RegName == "r12")
      return std::make_pair(TMS9900::R12, &TMS9900::GR16RegClass);
    if (RegName == "R13" || RegName == "r13")
      return std::make_pair(TMS9900::R13, &TMS9900::GR16RegClass);
    if (RegName == "R14" || RegName == "r14")
      return std::make_pair(TMS9900::R14, &TMS9900::GR16RegClass);
    if (RegName == "R15" || RegName == "r15")
      return std::make_pair(TMS9900::R15, &TMS9900::GR16RegClass);
  }

  return TargetLowering::getRegForInlineAsmConstraint(TRI, Constraint, VT);
}

SDValue TMS9900TargetLowering::LowerOperation(SDValue Op,
                                               SelectionDAG &DAG) const {
  switch (Op.getOpcode()) {
  default:
    llvm_unreachable("unimplemented operation");
  case ISD::GlobalAddress:
    return LowerGlobalAddress(Op, DAG);
  case ISD::JumpTable:
    return LowerJumpTable(Op, DAG);
  case ISD::BlockAddress:
    return LowerBlockAddress(Op, DAG);
  case ISD::BR_CC:
    return LowerBR_CC(Op, DAG);
  case ISD::SELECT_CC:
    return LowerSELECT_CC(Op, DAG);
  case ISD::SHL_PARTS:
    return LowerShiftParts(Op, DAG, true, false);
  case ISD::SRA_PARTS:
    return LowerShiftParts(Op, DAG, false, true);
  case ISD::SRL_PARTS:
    return LowerShiftParts(Op, DAG, false, false);
  case ISD::VASTART:
    return LowerVASTART(Op, DAG);
  }
}

SDValue TMS9900TargetLowering::LowerLOAD(SDValue Op, SelectionDAG &DAG) const {
  LoadSDNode *LD = cast<LoadSDNode>(Op);
  SDLoc DL(Op);

  // Don't handle indexed loads here - they're handled in instruction selection
  if (LD->getAddressingMode() != ISD::UNINDEXED)
    return SDValue();

  // Handle i8 loads
  if (LD->getMemoryVT() == MVT::i8) {
    // Load as i16 and handle extension
    SDValue Chain = LD->getChain();
    SDValue Ptr = LD->getBasePtr();

    // TMS9900 MOVB loads a byte into the upper 8 bits of a register.
    // For memory accesses, we do an extending load.
    ISD::LoadExtType ExtType = LD->getExtensionType();

    // Create a new i16 load
    SDValue NewLoad = DAG.getExtLoad(
        ExtType == ISD::NON_EXTLOAD ? ISD::EXTLOAD : ExtType,
        DL, MVT::i16, Chain, Ptr, LD->getPointerInfo(),
        MVT::i8, LD->getOriginalAlign(), LD->getMemOperand()->getFlags());

    // Return both the value and the chain
    SDValue Results[] = {NewLoad, NewLoad.getValue(1)};
    return DAG.getMergeValues(Results, DL);
  }

  // Other loads are handled by default patterns
  return SDValue();
}

SDValue TMS9900TargetLowering::LowerSTORE(SDValue Op, SelectionDAG &DAG) const {
  StoreSDNode *ST = cast<StoreSDNode>(Op);
  SDLoc DL(Op);

  // Don't handle indexed stores here - they're handled in instruction selection
  if (ST->getAddressingMode() != ISD::UNINDEXED)
    return SDValue();

  // Handle i8 stores
  if (ST->getMemoryVT() == MVT::i8) {
    SDValue Chain = ST->getChain();
    SDValue Value = ST->getValue();
    SDValue Ptr = ST->getBasePtr();

    // Truncate i16 to i8 if needed (this creates a truncating store)
    if (Value.getValueType() == MVT::i16) {
      return DAG.getTruncStore(Chain, DL, Value, Ptr, ST->getPointerInfo(),
                               MVT::i8, ST->getOriginalAlign(),
                               ST->getMemOperand()->getFlags());
    }
  }

  // Other stores are handled by default patterns
  return SDValue();
}

bool TMS9900TargetLowering::getPostIndexedAddressParts(
    SDNode *N, SDNode *Op, SDValue &Base, SDValue &Offset,
    ISD::MemIndexedMode &AM, SelectionDAG &DAG) const {
  // Check if this is a load or store that we can convert to post-increment
  EVT VT;
  SDValue Ptr;

  if (LoadSDNode *LD = dyn_cast<LoadSDNode>(N)) {
    VT = LD->getMemoryVT();
    Ptr = LD->getBasePtr();
  } else if (StoreSDNode *ST = dyn_cast<StoreSDNode>(N)) {
    VT = ST->getMemoryVT();
    Ptr = ST->getBasePtr();
  } else {
    return false;
  }

  // Only support i16 and i8
  if (VT != MVT::i16 && VT != MVT::i8)
    return false;

  // Check if Op is an add that can be folded into post-increment
  if (Op->getOpcode() != ISD::ADD)
    return false;

  // One operand should be the pointer, the other should be a constant
  SDValue AddOp0 = Op->getOperand(0);
  SDValue AddOp1 = Op->getOperand(1);

  // Check if this add is Ptr + Const
  if (AddOp0 != Ptr)
    std::swap(AddOp0, AddOp1);
  if (AddOp0 != Ptr)
    return false;

  // Check if the offset is the right increment value
  // Word operations increment by 2, byte operations increment by 1
  ConstantSDNode *COffset = dyn_cast<ConstantSDNode>(AddOp1);
  if (!COffset)
    return false;

  int64_t OffsetVal = COffset->getSExtValue();
  int64_t ExpectedOffset = (VT == MVT::i16) ? 2 : 1;

  if (OffsetVal != ExpectedOffset)
    return false;

  // This can be a post-increment operation
  Base = Ptr;
  Offset = AddOp1;
  AM = ISD::POST_INC;
  return true;
}

SDValue TMS9900TargetLowering::LowerGlobalAddress(SDValue Op,
                                                   SelectionDAG &DAG) const {
  SDLoc DL(Op);
  const GlobalValue *GV = cast<GlobalAddressSDNode>(Op)->getGlobal();
  int64_t Offset = cast<GlobalAddressSDNode>(Op)->getOffset();

  SDValue Result = DAG.getTargetGlobalAddress(GV, DL, MVT::i16, Offset);
  return DAG.getNode(TMS9900ISD::Wrapper, DL, MVT::i16, Result);
}

SDValue TMS9900TargetLowering::LowerJumpTable(SDValue Op,
                                               SelectionDAG &DAG) const {
  SDLoc DL(Op);
  JumpTableSDNode *JT = cast<JumpTableSDNode>(Op);
  EVT PtrVT = Op.getValueType();
  SDValue Result = DAG.getTargetJumpTable(JT->getIndex(), PtrVT);
  return DAG.getNode(TMS9900ISD::Wrapper, DL, PtrVT, Result);
}

SDValue TMS9900TargetLowering::LowerBlockAddress(SDValue Op,
                                                  SelectionDAG &DAG) const {
  SDLoc DL(Op);
  const BlockAddress *BA = cast<BlockAddressSDNode>(Op)->getBlockAddress();
  EVT PtrVT = Op.getValueType();
  SDValue Result = DAG.getTargetBlockAddress(BA, PtrVT);
  return DAG.getNode(TMS9900ISD::Wrapper, DL, PtrVT, Result);
}

/// LowerShiftParts - Lower SHL_PARTS/SRA_PARTS/SRL_PARTS for 32-bit shifts
/// These are generated when a 32-bit value needs to be shifted.
///
/// SHL_PARTS: (Lo, Hi, Amt) -> (ResLo, ResHi)
/// SRL_PARTS: (Lo, Hi, Amt) -> (ResLo, ResHi)
/// SRA_PARTS: (Lo, Hi, Amt) -> (ResLo, ResHi)
///
/// For TMS9900, we generate a sequence that handles variable shift amounts.
/// For constant shifts, the optimizer may simplify this.
SDValue TMS9900TargetLowering::LowerShiftParts(SDValue Op, SelectionDAG &DAG,
                                                bool IsLeft, bool IsArithmetic) const {
  SDLoc DL(Op);
  SDValue Lo = Op.getOperand(0);
  SDValue Hi = Op.getOperand(1);
  SDValue Amt = Op.getOperand(2);
  EVT VT = Lo.getValueType();

  // For now, we generate a libcall for variable shifts to keep code simple.
  // The libcall approach is still available in libtms9900.
  // TODO: For constant shifts, we could generate inline code.

  // Check if shift amount is a constant
  if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Amt)) {
    unsigned ShiftAmt = CN->getZExtValue();

    // Shift by 0 - no-op
    if (ShiftAmt == 0) {
      return DAG.getMergeValues({Lo, Hi}, DL);
    }

    // Shift by >= 32 - result depends on operation type
    if (ShiftAmt >= 32) {
      if (IsLeft) {
        // Left shift by >= 32: result is 0
        SDValue Zero = DAG.getConstant(0, DL, VT);
        return DAG.getMergeValues({Zero, Zero}, DL);
      } else if (IsArithmetic) {
        // Arithmetic right shift by >= 32: result is sign extension
        SDValue SignBit = DAG.getNode(ISD::SRA, DL, VT, Hi,
                                       DAG.getConstant(15, DL, VT));
        return DAG.getMergeValues({SignBit, SignBit}, DL);
      } else {
        // Logical right shift by >= 32: result is 0
        SDValue Zero = DAG.getConstant(0, DL, VT);
        return DAG.getMergeValues({Zero, Zero}, DL);
      }
    }

    // Shift by 16 - special case, just swap words
    if (ShiftAmt == 16) {
      if (IsLeft) {
        SDValue Zero = DAG.getConstant(0, DL, VT);
        return DAG.getMergeValues({Zero, Lo}, DL);
      } else {
        SDValue Fill = IsArithmetic ?
          DAG.getNode(ISD::SRA, DL, VT, Hi, DAG.getConstant(15, DL, VT)) :
          DAG.getConstant(0, DL, VT);
        return DAG.getMergeValues({Hi, Fill}, DL);
      }
    }

    // Shift by > 16 but < 32
    if (ShiftAmt > 16) {
      unsigned SmallShift = ShiftAmt - 16;
      if (IsLeft) {
        SDValue Zero = DAG.getConstant(0, DL, VT);
        SDValue NewHi = DAG.getNode(ISD::SHL, DL, VT, Lo,
                                     DAG.getConstant(SmallShift, DL, VT));
        return DAG.getMergeValues({Zero, NewHi}, DL);
      } else {
        SDValue NewLo = IsArithmetic ?
          DAG.getNode(ISD::SRA, DL, VT, Hi, DAG.getConstant(SmallShift, DL, VT)) :
          DAG.getNode(ISD::SRL, DL, VT, Hi, DAG.getConstant(SmallShift, DL, VT));
        SDValue Fill = IsArithmetic ?
          DAG.getNode(ISD::SRA, DL, VT, Hi, DAG.getConstant(15, DL, VT)) :
          DAG.getConstant(0, DL, VT);
        return DAG.getMergeValues({NewLo, Fill}, DL);
      }
    }

    // Shift by < 16 - need to combine bits from both words
    SDValue ShiftAmtVal = DAG.getConstant(ShiftAmt, DL, VT);
    SDValue InvShiftAmt = DAG.getConstant(16 - ShiftAmt, DL, VT);

    if (IsLeft) {
      // NewHi = (Hi << Amt) | (Lo >> (16 - Amt))
      // NewLo = Lo << Amt
      SDValue HiShifted = DAG.getNode(ISD::SHL, DL, VT, Hi, ShiftAmtVal);
      SDValue LoBits = DAG.getNode(ISD::SRL, DL, VT, Lo, InvShiftAmt);
      SDValue NewHi = DAG.getNode(ISD::OR, DL, VT, HiShifted, LoBits);
      SDValue NewLo = DAG.getNode(ISD::SHL, DL, VT, Lo, ShiftAmtVal);
      return DAG.getMergeValues({NewLo, NewHi}, DL);
    } else {
      // NewLo = (Lo >> Amt) | (Hi << (16 - Amt))
      // NewHi = Hi >> Amt (arithmetic or logical)
      SDValue LoShifted = DAG.getNode(ISD::SRL, DL, VT, Lo, ShiftAmtVal);
      SDValue HiBits = DAG.getNode(ISD::SHL, DL, VT, Hi, InvShiftAmt);
      SDValue NewLo = DAG.getNode(ISD::OR, DL, VT, LoShifted, HiBits);
      SDValue NewHi = IsArithmetic ?
        DAG.getNode(ISD::SRA, DL, VT, Hi, ShiftAmtVal) :
        DAG.getNode(ISD::SRL, DL, VT, Hi, ShiftAmtVal);
      return DAG.getMergeValues({NewLo, NewHi}, DL);
    }
  }

  // Variable shift amount - use libcall
  // Combine lo/hi into i32, call libcall, split result back

  // Build the i32 value from lo and hi parts
  SDValue Val = DAG.getNode(ISD::BUILD_PAIR, DL, MVT::i32, Lo, Hi);

  // Determine which libcall to use
  RTLIB::Libcall LC;
  if (IsLeft) {
    LC = RTLIB::SHL_I32;
  } else if (IsArithmetic) {
    LC = RTLIB::SRA_I32;
  } else {
    LC = RTLIB::SRL_I32;
  }

  // Make the libcall
  TargetLowering::MakeLibCallOptions CallOptions;
  SDValue Result = makeLibCall(DAG, LC, MVT::i32, {Val, Amt}, CallOptions, DL).first;

  // Extract lo and hi from the result
  SDValue ResLo = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, VT, Result,
                               DAG.getConstant(0, DL, MVT::i16));
  SDValue ResHi = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, VT, Result,
                               DAG.getConstant(1, DL, MVT::i16));

  return DAG.getMergeValues({ResLo, ResHi}, DL);
}

/// LowerShift32 - Lower 32-bit shifts to libcalls
/// __ashlsi3 (shift left), __lshrsi3 (logical right), __ashrsi3 (arithmetic right)
SDValue TMS9900TargetLowering::LowerShift32(SDValue Op, SelectionDAG &DAG) const {
  SDLoc DL(Op);
  EVT VT = Op.getValueType();

  // Only handle i32 shifts
  if (VT != MVT::i32)
    return SDValue();

  SDValue Val = Op.getOperand(0);
  SDValue Amt = Op.getOperand(1);

  // Determine which libcall to use
  RTLIB::Libcall LC;
  switch (Op.getOpcode()) {
  default: llvm_unreachable("Invalid shift opcode");
  case ISD::SHL: LC = RTLIB::SHL_I32; break;
  case ISD::SRL: LC = RTLIB::SRL_I32; break;
  case ISD::SRA: LC = RTLIB::SRA_I32; break;
  }

  // The shift amount needs to be i16 for the libcall
  if (Amt.getValueType() != MVT::i16)
    Amt = DAG.getZExtOrTrunc(Amt, DL, MVT::i16);

  // Make the libcall
  TargetLowering::MakeLibCallOptions CallOptions;
  return makeLibCall(DAG, LC, VT, {Val, Amt}, CallOptions, DL).first;
}

SDValue TMS9900TargetLowering::LowerVASTART(SDValue Op, SelectionDAG &DAG) const {
  MachineFunction &MF = DAG.getMachineFunction();
  TMS9900MachineFunctionInfo *FuncInfo = MF.getInfo<TMS9900MachineFunctionInfo>();
  SDLoc DL(Op);

  // vastart stores the address of the first vararg to the va_list pointer
  SDValue Ptr = Op.getOperand(1);  // va_list pointer
  EVT PtrVT = Ptr.getValueType();

  // Get the frame index of the first vararg
  SDValue FrameIndex = DAG.getFrameIndex(FuncInfo->getVarArgsFrameIndex(), PtrVT);

  // Get the source value for the store
  const Value *SV = cast<SrcValueSDNode>(Op.getOperand(2))->getValue();

  // Store the frame index to the va_list pointer
  return DAG.getStore(Op.getOperand(0), DL, FrameIndex, Ptr,
                      MachinePointerInfo(SV));
}

SDValue TMS9900TargetLowering::LowerBR_CC(SDValue Op, SelectionDAG &DAG) const {
  SDValue Chain = Op.getOperand(0);
  ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(1))->get();
  SDValue LHS = Op.getOperand(2);
  SDValue RHS = Op.getOperand(3);
  SDValue Dest = Op.getOperand(4);
  SDLoc DL(Op);

  // TMS9900 comparison quirks:
  // - JGT works for signed >
  // - JEQ works for ==
  // - JNE works for !=
  // - JH/JHE/JL/JLE work for unsigned comparisons
  // - For signed < (SETLT), we need to swap operands and use JGT
  // - For signed <= (SETLE), we need to swap operands and use JGT or (JGT|JEQ)
  // - For signed >= (SETGE), we can use JGT|JEQ or swap and JLT (but JLT doesn't exist for compare)

  SDValue CmpLHS = LHS;
  SDValue CmpRHS = RHS;

  // Handle conditions that need operand swapping
  switch (CC) {
  case ISD::SETLT:
    // a < b  =>  b > a, swap operands and use SETGT
    std::swap(CmpLHS, CmpRHS);
    CC = ISD::SETGT;
    break;
  case ISD::SETLE:
    // a <= b  =>  b >= a  =>  !(a > b), but we can't negate easily
    // Alternative: a <= b  =>  b > a OR b == a
    // Simpler: swap to b >= a, but that still needs JGE which we don't have
    // Best approach: swap operands, use SETGE (which we'll handle as !SETLT)
    // Actually: a <= b is equivalent to !(a > b). We can swap and use NOT GT.
    // For now, swap and we'll need to handle SETGE specially
    std::swap(CmpLHS, CmpRHS);
    CC = ISD::SETGE;
    break;
  case ISD::SETGE:
    // a >= b  =>  !(a < b). Since we don't have JLT for compare result,
    // we can either use JGT+JEQ or handle this as NOT(swap+JGT)
    // For simplicity, we handle this as: NOT(b > a) - so swap and use SETGT for FALSE branch
    // Actually, let's just swap and pretend it's SETGT, then invert the branch target
    // This is getting complex - for now, let's do: a >= b => swap to b <= a => b < a OR b == a
    // Simplest: don't touch SETGE, handle it in instruction selection
    break;
  default:
    break;
  }

  // Create comparison
  SDValue Cmp = DAG.getNode(TMS9900ISD::CMP, DL, MVT::Glue, CmpLHS, CmpRHS);

  // Create branch with condition
  return DAG.getNode(TMS9900ISD::BR_CC, DL, MVT::Other, Chain, Dest,
                     DAG.getConstant(CC, DL, MVT::i16), Cmp);
}

SDValue TMS9900TargetLowering::LowerSELECT_CC(SDValue Op,
                                               SelectionDAG &DAG) const {
  SDValue LHS = Op.getOperand(0);
  SDValue RHS = Op.getOperand(1);
  SDValue TrueVal = Op.getOperand(2);
  SDValue FalseVal = Op.getOperand(3);
  ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(4))->get();
  SDLoc DL(Op);

  // Create comparison that produces glue
  SDValue Cmp = DAG.getNode(TMS9900ISD::CMP, DL, MVT::Glue, LHS, RHS);

  // Create SELECT_CC with 5 operands: trueval, falseval, cc, lhs, rhs
  // Plus the glue from the comparison
  SDValue Ops[] = {TrueVal, FalseVal, DAG.getConstant(CC, DL, MVT::i16),
                   LHS, RHS, Cmp};
  return DAG.getNode(TMS9900ISD::SELECT_CC, DL, Op.getValueType(), Ops);
}

MachineBasicBlock *
TMS9900TargetLowering::EmitInstrWithCustomInserter(MachineInstr &MI,
                                                    MachineBasicBlock *BB) const {
  const TargetInstrInfo &TII = *Subtarget.getInstrInfo();
  DebugLoc DL = MI.getDebugLoc();

  switch (MI.getOpcode()) {
  default:
    llvm_unreachable("Unexpected instruction for custom inserter");

  case TMS9900::MUL16: {
    // MUL16 $dst, $lhs, $rhs
    // Expands to:
    //   MOV $lhs, R0    ; Put first operand in R0 (even register)
    //   MPY $rhs        ; R0:R1 = R0 * $rhs (uses R0 implicitly)
    //   MOV R1, $dst    ; Result (low 16 bits) is in R1
    Register DstReg = MI.getOperand(0).getReg();
    Register LhsReg = MI.getOperand(1).getReg();
    Register RhsReg = MI.getOperand(2).getReg();

    // MOV $lhs, R0
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), TMS9900::R0)
        .addReg(LhsReg);

    // MPY $rhs (uses R0 implicitly, outputs to R0:R1)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MPYrr))
        .addReg(RhsReg);

    // MOV R1, $dst (low 16 bits of result are in R1)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(TMS9900::R1);

    MI.eraseFromParent();
    return BB;
  }

  case TMS9900::UDIV16: {
    // UDIV16 $dst, $dividend, $divisor
    // Expands to:
    //   CLR R0          ; High word of 32-bit dividend = 0
    //   MOV $dividend, R1  ; Low word of dividend
    //   DIV $divisor, R0   ; R0 = quotient, R1 = remainder
    //   MOV R0, $dst       ; Quotient is the result
    Register DstReg = MI.getOperand(0).getReg();
    Register DividendReg = MI.getOperand(1).getReg();
    Register DivisorReg = MI.getOperand(2).getReg();

    // CLR R0 (dividend high = 0)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::CLRr), TMS9900::R0);

    // MOV $dividend, R1
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), TMS9900::R1)
        .addReg(DividendReg);

    // DIV $divisor (uses R0:R1 implicitly, outputs to R0:R1)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::DIVrr))
        .addReg(DivisorReg);

    // MOV R0, $dst (quotient)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(TMS9900::R0);

    MI.eraseFromParent();
    return BB;
  }

  case TMS9900::UREM16: {
    // UREM16 $dst, $dividend, $divisor
    // Same as UDIV16 but result comes from R1 (remainder)
    Register DstReg = MI.getOperand(0).getReg();
    Register DividendReg = MI.getOperand(1).getReg();
    Register DivisorReg = MI.getOperand(2).getReg();

    // CLR R0 (dividend high = 0)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::CLRr), TMS9900::R0);

    // MOV $dividend, R1
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), TMS9900::R1)
        .addReg(DividendReg);

    // DIV $divisor (uses R0:R1 implicitly, outputs to R0:R1)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::DIVrr))
        .addReg(DivisorReg);

    // MOV R1, $dst (remainder)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(TMS9900::R1);

    MI.eraseFromParent();
    return BB;
  }

  case TMS9900::SDIV16: {
    // SDIV16 $dst, $dividend, $divisor
    // TMS9900 DIV is unsigned. For signed divide:
    // 1. Compute sign of result (XOR of operand signs)
    // 2. Take absolute values
    // 3. Unsigned divide
    // 4. Negate quotient if signs differed
    //
    // We use R2 for sign tracking and R3 as scratch for abs values
    // R0:R1 are used for the division itself
    Register DstReg = MI.getOperand(0).getReg();
    Register DividendReg = MI.getOperand(1).getReg();
    Register DivisorReg = MI.getOperand(2).getReg();

    MachineFunction *MF = BB->getParent();

    // Create basic blocks for the control flow
    MachineBasicBlock *StartBB = BB;
    MachineBasicBlock *DividendNegBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *CheckDivisorBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DivisorNegBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DoDivideBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *NegateResultBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DoneBB = MF->CreateMachineBasicBlock();

    // Insert all new blocks
    MachineFunction::iterator It = ++BB->getIterator();
    MF->insert(It, DividendNegBB);
    MF->insert(It, CheckDivisorBB);
    MF->insert(It, DivisorNegBB);
    MF->insert(It, DoDivideBB);
    MF->insert(It, NegateResultBB);
    MF->insert(It, DoneBB);

    // Transfer successors to DoneBB
    DoneBB->splice(DoneBB->begin(), StartBB,
                   std::next(MachineBasicBlock::iterator(MI)), StartBB->end());
    DoneBB->transferSuccessorsAndUpdatePHIs(StartBB);

    // Add live-ins to ensure registers are preserved across blocks
    DividendNegBB->addLiveIn(TMS9900::R1);
    DividendNegBB->addLiveIn(TMS9900::R2);
    DividendNegBB->addLiveIn(TMS9900::R3);
    CheckDivisorBB->addLiveIn(TMS9900::R1);
    CheckDivisorBB->addLiveIn(TMS9900::R2);
    CheckDivisorBB->addLiveIn(TMS9900::R3);
    DivisorNegBB->addLiveIn(TMS9900::R1);
    DivisorNegBB->addLiveIn(TMS9900::R2);
    DivisorNegBB->addLiveIn(TMS9900::R3);
    DoDivideBB->addLiveIn(TMS9900::R1);
    DoDivideBB->addLiveIn(TMS9900::R2);
    DoDivideBB->addLiveIn(TMS9900::R3);
    NegateResultBB->addLiveIn(TMS9900::R0);
    DoneBB->addLiveIn(TMS9900::R0);

    // StartBB: Initialize sign tracker, check dividend sign
    // CLR R2 (sign tracker = 0)
    BuildMI(StartBB, DL, TII.get(TMS9900::CLRr), TMS9900::R2);

    // MOV $dividend, R1 (put dividend in R1)
    BuildMI(StartBB, DL, TII.get(TMS9900::MOVrr), TMS9900::R1)
        .addReg(DividendReg);

    // MOV $divisor, R3 (put divisor in R3 for abs value)
    BuildMI(StartBB, DL, TII.get(TMS9900::MOVrr), TMS9900::R3)
        .addReg(DivisorReg);

    // Test R1 (dividend) - JLT if negative (signed compare with 0)
    BuildMI(StartBB, DL, TII.get(TMS9900::CI))
        .addReg(TMS9900::R1)
        .addImm(0);
    BuildMI(StartBB, DL, TII.get(TMS9900::JLT))
        .addMBB(DividendNegBB);
    BuildMI(StartBB, DL, TII.get(TMS9900::JMP))
        .addMBB(CheckDivisorBB);
    StartBB->addSuccessor(DividendNegBB);
    StartBB->addSuccessor(CheckDivisorBB);

    // DividendNegBB: Dividend is negative, negate it and flip sign
    BuildMI(DividendNegBB, DL, TII.get(TMS9900::NEGr), TMS9900::R1)
        .addReg(TMS9900::R1);
    // INV R2 to flip sign tracker (0 -> -1, -1 -> 0)
    BuildMI(DividendNegBB, DL, TII.get(TMS9900::INVr), TMS9900::R2)
        .addReg(TMS9900::R2);
    BuildMI(DividendNegBB, DL, TII.get(TMS9900::JMP))
        .addMBB(CheckDivisorBB);
    DividendNegBB->addSuccessor(CheckDivisorBB);

    // CheckDivisorBB: Check divisor sign
    BuildMI(CheckDivisorBB, DL, TII.get(TMS9900::CI))
        .addReg(TMS9900::R3)
        .addImm(0);
    BuildMI(CheckDivisorBB, DL, TII.get(TMS9900::JLT))
        .addMBB(DivisorNegBB);
    BuildMI(CheckDivisorBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoDivideBB);
    CheckDivisorBB->addSuccessor(DivisorNegBB);
    CheckDivisorBB->addSuccessor(DoDivideBB);

    // DivisorNegBB: Divisor is negative, negate it and flip sign
    BuildMI(DivisorNegBB, DL, TII.get(TMS9900::NEGr), TMS9900::R3)
        .addReg(TMS9900::R3);
    BuildMI(DivisorNegBB, DL, TII.get(TMS9900::INVr), TMS9900::R2)
        .addReg(TMS9900::R2);
    BuildMI(DivisorNegBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoDivideBB);
    DivisorNegBB->addSuccessor(DoDivideBB);

    // DoDivideBB: Perform unsigned divide with absolute values
    // CLR R0 (high word = 0)
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::CLRr), TMS9900::R0);
    // DIV R3 (divides R0:R1 by R3, quotient in R0, remainder in R1)
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::DIVrr))
        .addReg(TMS9900::R3);
    // Check if we need to negate result (R2 != 0)
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::CI))
        .addReg(TMS9900::R2)
        .addImm(0);
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::JNE))
        .addMBB(NegateResultBB);
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoneBB);
    DoDivideBB->addSuccessor(NegateResultBB);
    DoDivideBB->addSuccessor(DoneBB);

    // NegateResultBB: Negate the quotient
    BuildMI(NegateResultBB, DL, TII.get(TMS9900::NEGr), TMS9900::R0)
        .addReg(TMS9900::R0);
    BuildMI(NegateResultBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoneBB);
    NegateResultBB->addSuccessor(DoneBB);

    // DoneBB: Copy result to destination
    BuildMI(*DoneBB, DoneBB->begin(), DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(TMS9900::R0);

    MI.eraseFromParent();
    return DoneBB;
  }

  case TMS9900::SREM16: {
    // SREM16 $dst, $dividend, $divisor
    // Similar to SDIV16 but:
    // - Result is the remainder (from R1 after DIV)
    // - Sign of remainder follows sign of dividend (C99 semantics)
    Register DstReg = MI.getOperand(0).getReg();
    Register DividendReg = MI.getOperand(1).getReg();
    Register DivisorReg = MI.getOperand(2).getReg();

    MachineFunction *MF = BB->getParent();

    // Create basic blocks for the control flow
    MachineBasicBlock *StartBB = BB;
    MachineBasicBlock *DividendNegBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *CheckDivisorBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DivisorNegBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DoDivideBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *NegateResultBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DoneBB = MF->CreateMachineBasicBlock();

    // Insert all new blocks
    MachineFunction::iterator It = ++BB->getIterator();
    MF->insert(It, DividendNegBB);
    MF->insert(It, CheckDivisorBB);
    MF->insert(It, DivisorNegBB);
    MF->insert(It, DoDivideBB);
    MF->insert(It, NegateResultBB);
    MF->insert(It, DoneBB);

    // Transfer successors to DoneBB
    DoneBB->splice(DoneBB->begin(), StartBB,
                   std::next(MachineBasicBlock::iterator(MI)), StartBB->end());
    DoneBB->transferSuccessorsAndUpdatePHIs(StartBB);

    // Add live-ins to ensure registers are preserved across blocks
    DividendNegBB->addLiveIn(TMS9900::R1);
    DividendNegBB->addLiveIn(TMS9900::R3);
    CheckDivisorBB->addLiveIn(TMS9900::R1);
    CheckDivisorBB->addLiveIn(TMS9900::R2);
    CheckDivisorBB->addLiveIn(TMS9900::R3);
    DivisorNegBB->addLiveIn(TMS9900::R1);
    DivisorNegBB->addLiveIn(TMS9900::R2);
    DivisorNegBB->addLiveIn(TMS9900::R3);
    DoDivideBB->addLiveIn(TMS9900::R1);
    DoDivideBB->addLiveIn(TMS9900::R2);
    DoDivideBB->addLiveIn(TMS9900::R3);
    NegateResultBB->addLiveIn(TMS9900::R1);
    DoneBB->addLiveIn(TMS9900::R1);

    // StartBB: Initialize sign tracker (for dividend only), check dividend sign
    // CLR R2 (dividend sign tracker = 0 means positive)
    BuildMI(StartBB, DL, TII.get(TMS9900::CLRr), TMS9900::R2);

    // MOV $dividend, R1 (put dividend in R1)
    BuildMI(StartBB, DL, TII.get(TMS9900::MOVrr), TMS9900::R1)
        .addReg(DividendReg);

    // MOV $divisor, R3 (put divisor in R3 for abs value)
    BuildMI(StartBB, DL, TII.get(TMS9900::MOVrr), TMS9900::R3)
        .addReg(DivisorReg);

    // Test R1 (dividend) - JLT if negative
    BuildMI(StartBB, DL, TII.get(TMS9900::CI))
        .addReg(TMS9900::R1)
        .addImm(0);
    BuildMI(StartBB, DL, TII.get(TMS9900::JLT))
        .addMBB(DividendNegBB);
    BuildMI(StartBB, DL, TII.get(TMS9900::JMP))
        .addMBB(CheckDivisorBB);
    StartBB->addSuccessor(DividendNegBB);
    StartBB->addSuccessor(CheckDivisorBB);

    // DividendNegBB: Dividend is negative, negate it and mark
    BuildMI(DividendNegBB, DL, TII.get(TMS9900::NEGr), TMS9900::R1)
        .addReg(TMS9900::R1);
    // Set R2 to non-zero to indicate dividend was negative
    BuildMI(DividendNegBB, DL, TII.get(TMS9900::SETOr), TMS9900::R2);
    BuildMI(DividendNegBB, DL, TII.get(TMS9900::JMP))
        .addMBB(CheckDivisorBB);
    DividendNegBB->addSuccessor(CheckDivisorBB);

    // CheckDivisorBB: Check divisor sign (only need abs value, not tracking)
    BuildMI(CheckDivisorBB, DL, TII.get(TMS9900::CI))
        .addReg(TMS9900::R3)
        .addImm(0);
    BuildMI(CheckDivisorBB, DL, TII.get(TMS9900::JLT))
        .addMBB(DivisorNegBB);
    BuildMI(CheckDivisorBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoDivideBB);
    CheckDivisorBB->addSuccessor(DivisorNegBB);
    CheckDivisorBB->addSuccessor(DoDivideBB);

    // DivisorNegBB: Divisor is negative, negate it (no sign tracking needed)
    BuildMI(DivisorNegBB, DL, TII.get(TMS9900::NEGr), TMS9900::R3)
        .addReg(TMS9900::R3);
    BuildMI(DivisorNegBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoDivideBB);
    DivisorNegBB->addSuccessor(DoDivideBB);

    // DoDivideBB: Perform unsigned divide
    // CLR R0 (high word = 0)
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::CLRr), TMS9900::R0);
    // DIV R3 (divides R0:R1 by R3, quotient in R0, remainder in R1)
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::DIVrr))
        .addReg(TMS9900::R3);
    // Check if we need to negate remainder (dividend was negative)
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::CI))
        .addReg(TMS9900::R2)
        .addImm(0);
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::JNE))
        .addMBB(NegateResultBB);
    BuildMI(DoDivideBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoneBB);
    DoDivideBB->addSuccessor(NegateResultBB);
    DoDivideBB->addSuccessor(DoneBB);

    // NegateResultBB: Negate the remainder
    BuildMI(NegateResultBB, DL, TII.get(TMS9900::NEGr), TMS9900::R1)
        .addReg(TMS9900::R1);
    BuildMI(NegateResultBB, DL, TII.get(TMS9900::JMP))
        .addMBB(DoneBB);
    NegateResultBB->addSuccessor(DoneBB);

    // DoneBB: Copy result to destination
    BuildMI(*DoneBB, DoneBB->begin(), DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(TMS9900::R1);  // Remainder is in R1

    MI.eraseFromParent();
    return DoneBB;
  }

  case TMS9900::SELECT16: {
    // SELECT16 $dst, $trueval, $falseval, $cc, $lhs, $rhs
    // Implements: dst = (lhs cc rhs) ? trueval : falseval
    //
    // Expansion:
    //   C $lhs, $rhs (or CI if immediate)
    //   J<cc> TrueBB
    //   JMP FalseBB
    // TrueBB:
    //   MOV $trueval, $dst
    //   JMP DoneBB
    // FalseBB:
    //   MOV $falseval, $dst
    // DoneBB:
    //   (continue)

    Register DstReg = MI.getOperand(0).getReg();
    Register TrueReg = MI.getOperand(1).getReg();
    Register FalseReg = MI.getOperand(2).getReg();
    int64_t CCVal = MI.getOperand(3).getImm();
    Register LHSReg = MI.getOperand(4).getReg();
    Register RHSReg = MI.getOperand(5).getReg();

    MachineFunction *MF = BB->getParent();

    MachineBasicBlock *StartBB = BB;
    MachineBasicBlock *TrueBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *FalseBB = MF->CreateMachineBasicBlock();
    MachineBasicBlock *DoneBB = MF->CreateMachineBasicBlock();

    MachineFunction::iterator It = ++BB->getIterator();
    MF->insert(It, TrueBB);
    MF->insert(It, FalseBB);
    MF->insert(It, DoneBB);

    // Transfer everything after this instruction to DoneBB
    DoneBB->splice(DoneBB->begin(), StartBB,
                   std::next(MachineBasicBlock::iterator(MI)), StartBB->end());
    DoneBB->transferSuccessorsAndUpdatePHIs(StartBB);

    // Note: Don't add virtual registers as live-ins - that's for physical regs
    // The register allocator will handle virtual register liveness

    // StartBB: Compare and branch
    BuildMI(StartBB, DL, TII.get(TMS9900::Crr))
        .addReg(LHSReg)
        .addReg(RHSReg);

    // Choose the right conditional jump based on CC
    unsigned JumpOpc;
    ISD::CondCode CC = static_cast<ISD::CondCode>(CCVal);
    switch (CC) {
    case ISD::SETEQ:  JumpOpc = TMS9900::JEQ; break;
    case ISD::SETNE:  JumpOpc = TMS9900::JNE; break;
    case ISD::SETGT:  JumpOpc = TMS9900::JGT; break;
    case ISD::SETLT:  JumpOpc = TMS9900::JLT; break;
    case ISD::SETUGT: JumpOpc = TMS9900::JH;  break;  // High (unsigned >)
    case ISD::SETULT: JumpOpc = TMS9900::JL;  break;  // Low (unsigned <)
    case ISD::SETUGE: JumpOpc = TMS9900::JHE; break;  // High or Equal
    case ISD::SETULE: JumpOpc = TMS9900::JLE; break;  // Low or Equal
    case ISD::SETGE:
      // >= is tricky, need JGT or JEQ. Use JLT to FalseBB instead.
      BuildMI(StartBB, DL, TII.get(TMS9900::JLT)).addMBB(FalseBB);
      BuildMI(StartBB, DL, TII.get(TMS9900::JMP)).addMBB(TrueBB);
      StartBB->addSuccessor(FalseBB);
      StartBB->addSuccessor(TrueBB);
      goto skip_normal_jump;
    case ISD::SETLE:
      // <= is JLT or JEQ. Use JGT to FalseBB instead.
      BuildMI(StartBB, DL, TII.get(TMS9900::JGT)).addMBB(FalseBB);
      BuildMI(StartBB, DL, TII.get(TMS9900::JMP)).addMBB(TrueBB);
      StartBB->addSuccessor(FalseBB);
      StartBB->addSuccessor(TrueBB);
      goto skip_normal_jump;
    default:
      llvm_unreachable("Unsupported condition code in SELECT16");
    }

    BuildMI(StartBB, DL, TII.get(JumpOpc)).addMBB(TrueBB);
    BuildMI(StartBB, DL, TII.get(TMS9900::JMP)).addMBB(FalseBB);
    StartBB->addSuccessor(TrueBB);
    StartBB->addSuccessor(FalseBB);

skip_normal_jump:
    // TrueBB: Copy true value to destination
    BuildMI(TrueBB, DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(TrueReg);
    BuildMI(TrueBB, DL, TII.get(TMS9900::JMP)).addMBB(DoneBB);
    TrueBB->addSuccessor(DoneBB);

    // FalseBB: Copy false value to destination
    BuildMI(FalseBB, DL, TII.get(TMS9900::MOVrr), DstReg)
        .addReg(FalseReg);
    // Fall through to DoneBB (or add explicit jump)
    FalseBB->addSuccessor(DoneBB);

    MI.eraseFromParent();
    return DoneBB;
  }

  case TMS9900::SLA_VAR: {
    // Variable shift left: MOV $cnt, R0 + SLA $rs, 0
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register CntReg = MI.getOperand(2).getReg();

    // MOV $cnt, R0 (shift count to R0)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), TMS9900::R0)
        .addReg(CntReg);

    // SLA $rs, 0 (shift using R0 as count)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::SLAr0), DstReg)
        .addReg(SrcReg);

    MI.eraseFromParent();
    return BB;
  }

  case TMS9900::SRA_VAR: {
    // Variable shift right arithmetic: MOV $cnt, R0 + SRA $rs, 0
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register CntReg = MI.getOperand(2).getReg();

    // MOV $cnt, R0 (shift count to R0)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), TMS9900::R0)
        .addReg(CntReg);

    // SRA $rs, 0 (shift using R0 as count)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::SRAr0), DstReg)
        .addReg(SrcReg);

    MI.eraseFromParent();
    return BB;
  }

  case TMS9900::SRL_VAR: {
    // Variable shift right logical: MOV $cnt, R0 + SRL $rs, 0
    Register DstReg = MI.getOperand(0).getReg();
    Register SrcReg = MI.getOperand(1).getReg();
    Register CntReg = MI.getOperand(2).getReg();

    // MOV $cnt, R0 (shift count to R0)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::MOVrr), TMS9900::R0)
        .addReg(CntReg);

    // SRL $rs, 0 (shift using R0 as count)
    BuildMI(*BB, MI, DL, TII.get(TMS9900::SRLr0), DstReg)
        .addReg(SrcReg);

    MI.eraseFromParent();
    return BB;
  }
  }

  return BB;
}

//===----------------------------------------------------------------------===//
//             Formal Arguments Calling Convention Implementation
//===----------------------------------------------------------------------===//

SDValue TMS9900TargetLowering::LowerFormalArguments(
    SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
    const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL,
    SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const {

  MachineFunction &MF = DAG.getMachineFunction();
  MachineFrameInfo &MFI = MF.getFrameInfo();
  MachineRegisterInfo &RegInfo = MF.getRegInfo();
  TMS9900MachineFunctionInfo *FuncInfo = MF.getInfo<TMS9900MachineFunctionInfo>();

  // Analyze arguments
  SmallVector<CCValAssign, 16> ArgLocs;
  CCState CCInfo(CallConv, isVarArg, MF, ArgLocs, *DAG.getContext());
  CCInfo.AnalyzeFormalArguments(Ins, CC_TMS9900);

  // For vararg functions, create a frame index for the start of varargs area
  // This is the first stack location after all named arguments
  if (isVarArg) {
    // The offset is at the end of where all arguments would go on the stack
    // CCInfo.getStackSize() gives us the stack usage for all arguments
    unsigned Offset = CCInfo.getStackSize();
    int VarArgsFrameIndex = MFI.CreateFixedObject(2, Offset, true);
    FuncInfo->setVarArgsFrameIndex(VarArgsFrameIndex);
  }

  for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
    CCValAssign &VA = ArgLocs[i];

    if (VA.isRegLoc()) {
      // Argument passed in a register
      EVT RegVT = VA.getLocVT();
      const TargetRegisterClass *RC = &TMS9900::GR16RegClass;

      Register VReg = RegInfo.createVirtualRegister(RC);
      RegInfo.addLiveIn(VA.getLocReg(), VReg);
      SDValue ArgValue = DAG.getCopyFromReg(Chain, DL, VReg, RegVT);

      InVals.push_back(ArgValue);
    } else {
      // Argument passed on stack
      assert(VA.isMemLoc());

      // Create a fixed stack object for this incoming argument
      // Stack arguments are above the return address and saved frame
      // The offset from CCState is relative to the incoming stack pointer
      unsigned ObjSize = VA.getLocVT().getSizeInBits() / 8;
      int FI = MFI.CreateFixedObject(ObjSize, VA.getLocMemOffset(), true);

      // Create a load from the stack slot
      SDValue FIN = DAG.getFrameIndex(FI, MVT::i16);
      SDValue ArgValue = DAG.getLoad(
          VA.getLocVT(), DL, Chain, FIN,
          MachinePointerInfo::getFixedStack(MF, FI));

      InVals.push_back(ArgValue);
    }
  }

  return Chain;
}

//===----------------------------------------------------------------------===//
//                  Return Value Calling Convention Implementation
//===----------------------------------------------------------------------===//

SDValue TMS9900TargetLowering::LowerReturn(
    SDValue Chain, CallingConv::ID CallConv, bool isVarArg,
    const SmallVectorImpl<ISD::OutputArg> &Outs,
    const SmallVectorImpl<SDValue> &OutVals, const SDLoc &DL,
    SelectionDAG &DAG) const {

  MachineFunction &MF = DAG.getMachineFunction();
  const Function &F = MF.getFunction();

  // Naked functions don't emit any return instruction - the user is
  // responsible for the entire function body including return
  if (F.hasFnAttribute(Attribute::Naked)) {
    return Chain;
  }

  // Interrupt handlers use RTWP instead of B *R11
  bool IsInterrupt = F.hasFnAttribute("interrupt");

  SmallVector<CCValAssign, 16> RVLocs;
  CCState CCInfo(CallConv, isVarArg, MF, RVLocs, *DAG.getContext());
  CCInfo.AnalyzeReturn(Outs, RetCC_TMS9900);

  SDValue Glue;
  SmallVector<SDValue, 4> RetOps(1, Chain);

  // Copy return values to their registers (skip for interrupt handlers
  // since they don't return values in the traditional sense)
  if (!IsInterrupt) {
    for (unsigned i = 0, e = RVLocs.size(); i != e; ++i) {
      CCValAssign &VA = RVLocs[i];
      assert(VA.isRegLoc() && "Return values must be in registers");

      Chain = DAG.getCopyToReg(Chain, DL, VA.getLocReg(), OutVals[i], Glue);
      Glue = Chain.getValue(1);
      RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
    }
  }

  RetOps[0] = Chain;

  if (Glue.getNode())
    RetOps.push_back(Glue);

  // Use RETI (RTWP) for interrupt handlers, RET (B *R11) for normal functions
  unsigned RetOpc = IsInterrupt ? TMS9900ISD::RETI : TMS9900ISD::RET;
  return DAG.getNode(RetOpc, DL, MVT::Other, RetOps);
}

//===----------------------------------------------------------------------===//
//                           Call Lowering
//===----------------------------------------------------------------------===//

SDValue TMS9900TargetLowering::LowerCall(
    TargetLowering::CallLoweringInfo &CLI,
    SmallVectorImpl<SDValue> &InVals) const {

  // TMS9900 does not support tail call optimization - the complexity of
  // managing R11 (link register) and stack frames makes it error-prone.
  // Force all calls to be regular calls, not tail calls.
  CLI.IsTailCall = false;

  SelectionDAG &DAG = CLI.DAG;
  SDLoc &DL = CLI.DL;
  SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs;
  SmallVectorImpl<SDValue> &OutVals = CLI.OutVals;
  SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins;
  SDValue Chain = CLI.Chain;
  SDValue Callee = CLI.Callee;
  CallingConv::ID CallConv = CLI.CallConv;
  bool isVarArg = CLI.IsVarArg;

  MachineFunction &MF = DAG.getMachineFunction();

  // Analyze operands of the call, assigning locations to each operand.
  SmallVector<CCValAssign, 16> ArgLocs;
  CCState CCInfo(CallConv, isVarArg, MF, ArgLocs, *DAG.getContext());
  CCInfo.AnalyzeCallOperands(Outs, CC_TMS9900);

  // Get the size of the outgoing arguments area
  unsigned NumBytes = CCInfo.getStackSize();

  // Emit CALLSEQ_START to mark the beginning of the call sequence
  // This will be lowered to stack pointer adjustment
  Chain = DAG.getCALLSEQ_START(Chain, NumBytes, 0, DL);

  // Build a sequence of copy-to-reg nodes chained together
  SDValue InGlue;
  SmallVector<std::pair<unsigned, SDValue>, 4> RegsToPass;
  SmallVector<SDValue, 8> MemOpChains;
  SDValue StackPtr;

  for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
    CCValAssign &VA = ArgLocs[i];
    SDValue Arg = OutVals[i];

    if (VA.isRegLoc()) {
      RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
    } else {
      // Stack argument
      assert(VA.isMemLoc());

      // Get the stack pointer if we haven't already
      if (!StackPtr.getNode())
        StackPtr = DAG.getCopyFromReg(Chain, DL, TMS9900::R10, MVT::i16);

      // Calculate the address for this argument on the stack
      // VA.getLocMemOffset() gives the offset from the stack pointer
      SDValue PtrOff = DAG.getNode(ISD::ADD, DL, MVT::i16, StackPtr,
                                   DAG.getConstant(VA.getLocMemOffset(), DL, MVT::i16));

      // Store the argument to the stack
      SDValue Store = DAG.getStore(Chain, DL, Arg, PtrOff, MachinePointerInfo());
      MemOpChains.push_back(Store);
    }
  }

  // Chain all the store operations together
  if (!MemOpChains.empty())
    Chain = DAG.getNode(ISD::TokenFactor, DL, MVT::Other, MemOpChains);

  // Copy all of the result registers out of their physical registers
  for (auto &Reg : RegsToPass) {
    Chain = DAG.getCopyToReg(Chain, DL, Reg.first, Reg.second, InGlue);
    InGlue = Chain.getValue(1);
  }

  // If the callee is a GlobalAddress node, turn it into a TargetGlobalAddress
  if (GlobalAddressSDNode *G = dyn_cast<GlobalAddressSDNode>(Callee))
    Callee = DAG.getTargetGlobalAddress(G->getGlobal(), DL, MVT::i16);
  else if (ExternalSymbolSDNode *E = dyn_cast<ExternalSymbolSDNode>(Callee))
    Callee = DAG.getTargetExternalSymbol(E->getSymbol(), MVT::i16);

  // Build the call node
  SmallVector<SDValue, 8> Ops;
  Ops.push_back(Chain);
  Ops.push_back(Callee);

  // Add argument registers
  for (auto &Reg : RegsToPass)
    Ops.push_back(DAG.getRegister(Reg.first, Reg.second.getValueType()));

  // Add a register mask for call-clobbered registers
  const TargetRegisterInfo *TRI = Subtarget.getRegisterInfo();
  const uint32_t *Mask = TRI->getCallPreservedMask(MF, CallConv);
  Ops.push_back(DAG.getRegisterMask(Mask));

  if (InGlue.getNode())
    Ops.push_back(InGlue);

  SDVTList NodeTys = DAG.getVTList(MVT::Other, MVT::Glue);
  Chain = DAG.getNode(TMS9900ISD::CALL, DL, NodeTys, Ops);
  InGlue = Chain.getValue(1);

  // Emit CALLSEQ_END to mark the end of the call sequence
  // This restores the stack pointer after the call
  Chain = DAG.getCALLSEQ_END(Chain, NumBytes, 0, InGlue, DL);
  InGlue = Chain.getValue(1);

  // Handle return values
  SmallVector<CCValAssign, 16> RVLocs;
  CCState RVInfo(CallConv, isVarArg, MF, RVLocs, *DAG.getContext());
  RVInfo.AnalyzeCallResult(Ins, RetCC_TMS9900);

  for (unsigned i = 0, e = RVLocs.size(); i != e; ++i) {
    CCValAssign &VA = RVLocs[i];
    SDValue RetValue = DAG.getCopyFromReg(Chain, DL, VA.getLocReg(),
                                          VA.getValVT(), InGlue);
    Chain = RetValue.getValue(1);
    InGlue = RetValue.getValue(2);
    InVals.push_back(RetValue);
  }

  return Chain;
}
