#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0075C870 .scope module, "stimulus" "stimulus" 2 64;
 .timescale 0 0;
v0079C248_0 .var "a", 3 0;
v0079BF30_0 .var "b", 3 0;
v0079C090_0 .var "buff", 0 0;
v0079C0E8_0 .net "c_out", 0 0, v0079BED8_0; 1 drivers
v0079C458_0 .var "clk", 0 0;
v0079BE28_0 .var "m", 0 0;
v0079C140_0 .net "sum", 3 0, v0079BC70_0; 1 drivers
S_0075D178 .scope module, "tester" "addsub" 2 76, 2 1, S_0075C870;
 .timescale 0 0;
L_00757330 .functor NOT 4, v0079BF30_0, C4<0000>, C4<0000>, C4<0000>;
v0079C668_0 .net *"_s4", 3 0, C4<0000>; 1 drivers
v0079C2F8_0 .net "a", 3 0, v0079C248_0; 1 drivers
v0079C6C0_0 .net "b", 3 0, v0079BF30_0; 1 drivers
RS_00766394 .resolv tri, L_0079CED8, L_0079CF30, L_0079CE80, L_0079D560;
v0079BC18_0 .net8 "b2", 3 0, RS_00766394; 4 drivers
v0079C038_0 .net "c", 0 0, v0079B248_0; 1 drivers
v0079BED8_0 .var "c_out", 0 0;
v0079C198_0 .net "c_out1", 0 0, v0079B928_0; 1 drivers
v0079C2A0_0 .net "c_out2", 0 0, v007581C8_0; 1 drivers
v0079C5B8_0 .net "clk", 0 0, v0079C458_0; 1 drivers
v0079BD78_0 .net "m", 0 0, v0079BE28_0; 1 drivers
v0079BC70_0 .var "sum", 3 0;
RS_0076655C .resolv tri, L_0079C350, L_0079C4B0, L_0079D038, L_0079D508;
v0079BCC8_0 .net8 "sum1", 3 0, RS_0076655C; 4 drivers
RS_007661B4 .resolv tri, L_0079D458, L_0079CF88, L_0079D2A0, L_0079D350;
v0079BFE0_0 .net8 "sum2", 3 0, RS_007661B4; 4 drivers
L_0079D3A8 .arith/sub 4, C4<0000>, v0079BF30_0;
S_0075CBA0 .scope module, "tt1" "full_adder" 2 11, 2 33, S_0075D178;
 .timescale 0 0;
v0079C928_0 .alias "a", 3 0, v0079C2F8_0;
v0079C980_0 .alias "b", 3 0, v0079C6C0_0;
v0079BD20_0 .alias "c_out", 0 0, v0079C198_0;
v0079C508_0 .alias "clk", 0 0, v0079C5B8_0;
v0079C560_0 .net "q", 0 0, v0079C770_0; 1 drivers
v0079C610_0 .net "r", 0 0, v0079C878_0; 1 drivers
v0079BDD0_0 .net "s", 0 0, v0079BAE0_0; 1 drivers
v0079BF88_0 .alias "sum", 3 0, v0079BCC8_0;
L_0079BE80 .part v0079C248_0, 0, 1;
L_0079C1F0 .part v0079BF30_0, 0, 1;
L_0079C350 .part/pv v0079CAE0_0, 0, 1, 4;
L_0079C3A8 .part v0079C248_0, 1, 1;
L_0079C400 .part v0079BF30_0, 1, 1;
L_0079C4B0 .part/pv v0079C9D8_0, 1, 1, 4;
L_0079D090 .part v0079C248_0, 2, 1;
L_0079CC70 .part v0079BF30_0, 2, 1;
L_0079D038 .part/pv v0079B7C8_0, 2, 1, 4;
L_0079D668 .part v0079C248_0, 3, 1;
L_0079CE28 .part v0079BF30_0, 3, 1;
L_0079D508 .part/pv v0079BA30_0, 3, 1, 4;
S_0075D068 .scope module, "t1" "half_adder" 2 43, 2 51, S_0075CBA0;
 .timescale 0 0;
v0079CB38_0 .net "a", 0 0, L_0079BE80; 1 drivers
v0079C7C8_0 .net "b", 0 0, L_0079C1F0; 1 drivers
v0079CA88_0 .net "c_in", 0 0, C4<0>; 1 drivers
v0079C770_0 .var "c_out", 0 0;
v0079C820_0 .alias "clk", 0 0, v0079C5B8_0;
v0079CAE0_0 .var "sum", 0 0;
S_0075CFE0 .scope module, "t2" "half_adder" 2 44, 2 51, S_0075CBA0;
 .timescale 0 0;
v0079B8D0_0 .net "a", 0 0, L_0079C3A8; 1 drivers
v0079C8D0_0 .net "b", 0 0, L_0079C400; 1 drivers
v0079C718_0 .alias "c_in", 0 0, v0079C560_0;
v0079C878_0 .var "c_out", 0 0;
v0079CA30_0 .alias "clk", 0 0, v0079C5B8_0;
v0079C9D8_0 .var "sum", 0 0;
S_0075C650 .scope module, "t3" "half_adder" 2 45, 2 51, S_0075CBA0;
 .timescale 0 0;
v0079B770_0 .net "a", 0 0, L_0079D090; 1 drivers
v0079BA88_0 .net "b", 0 0, L_0079CC70; 1 drivers
v0079BB38_0 .alias "c_in", 0 0, v0079C610_0;
v0079BAE0_0 .var "c_out", 0 0;
v0079B718_0 .alias "clk", 0 0, v0079C5B8_0;
v0079B7C8_0 .var "sum", 0 0;
S_0075CED0 .scope module, "t4" "half_adder" 2 46, 2 51, S_0075CBA0;
 .timescale 0 0;
v0079B820_0 .net "a", 0 0, L_0079D668; 1 drivers
v0079B9D8_0 .net "b", 0 0, L_0079CE28; 1 drivers
v0079B878_0 .alias "c_in", 0 0, v0079BDD0_0;
v0079B928_0 .var "c_out", 0 0;
v0079B980_0 .alias "clk", 0 0, v0079C5B8_0;
v0079BA30_0 .var "sum", 0 0;
S_0075C980 .scope module, "tt2" "full_adder" 2 12, 2 33, S_0075D178;
 .timescale 0 0;
v0079B458_0 .net "a", 3 0, C4<0001>; 1 drivers
v0079B508_0 .net "b", 3 0, L_00757330; 1 drivers
v0079B560_0 .alias "c_out", 0 0, v0079C038_0;
v0079B5B8_0 .alias "clk", 0 0, v0079C5B8_0;
v0079B668_0 .net "q", 0 0, v0079ADD0_0; 1 drivers
v0079B1F0_0 .net "r", 0 0, v0079B198_0; 1 drivers
v0079AC18_0 .net "s", 0 0, v0079B610_0; 1 drivers
v0079B090_0 .alias "sum", 3 0, v0079BC18_0;
L_0079D198 .part C4<0001>, 0, 1;
L_0079D248 .part L_00757330, 0, 1;
L_0079CED8 .part/pv v0079AFE0_0, 0, 1, 4;
L_0079CCC8 .part C4<0001>, 1, 1;
L_0079CD20 .part L_00757330, 1, 1;
L_0079CF30 .part/pv v0079ACC8_0, 1, 1, 4;
L_0079CD78 .part C4<0001>, 2, 1;
L_0079CDD0 .part L_00757330, 2, 1;
L_0079CE80 .part/pv v0079AD78_0, 2, 1, 4;
L_0079CC18 .part C4<0001>, 3, 1;
L_0079D400 .part L_00757330, 3, 1;
L_0079D560 .part/pv v0079AC70_0, 3, 1, 4;
S_0075C6D8 .scope module, "t1" "half_adder" 2 43, 2 51, S_0075C980;
 .timescale 0 0;
v0079B350_0 .net "a", 0 0, L_0079D198; 1 drivers
v0079B3A8_0 .net "b", 0 0, L_0079D248; 1 drivers
v0079AF30_0 .net "c_in", 0 0, C4<0>; 1 drivers
v0079ADD0_0 .var "c_out", 0 0;
v0079AF88_0 .alias "clk", 0 0, v0079C5B8_0;
v0079AFE0_0 .var "sum", 0 0;
S_0075CA90 .scope module, "t2" "half_adder" 2 44, 2 51, S_0075C980;
 .timescale 0 0;
v0079B4B0_0 .net "a", 0 0, L_0079CCC8; 1 drivers
v0079B2A0_0 .net "b", 0 0, L_0079CD20; 1 drivers
v0079B6C0_0 .alias "c_in", 0 0, v0079B668_0;
v0079B198_0 .var "c_out", 0 0;
v0079AED8_0 .alias "clk", 0 0, v0079C5B8_0;
v0079ACC8_0 .var "sum", 0 0;
S_0075D288 .scope module, "t3" "half_adder" 2 45, 2 51, S_0075C980;
 .timescale 0 0;
v0079B0E8_0 .net "a", 0 0, L_0079CD78; 1 drivers
v0079B140_0 .net "b", 0 0, L_0079CDD0; 1 drivers
v0079B038_0 .alias "c_in", 0 0, v0079B1F0_0;
v0079B610_0 .var "c_out", 0 0;
v0079AE28_0 .alias "clk", 0 0, v0079C5B8_0;
v0079AD78_0 .var "sum", 0 0;
S_0075D200 .scope module, "t4" "half_adder" 2 46, 2 51, S_0075C980;
 .timescale 0 0;
v0079AE80_0 .net "a", 0 0, L_0079CC18; 1 drivers
v0079B2F8_0 .net "b", 0 0, L_0079D400; 1 drivers
v0079AD20_0 .alias "c_in", 0 0, v0079AC18_0;
v0079B248_0 .var "c_out", 0 0;
v0079B400_0 .alias "clk", 0 0, v0079C5B8_0;
v0079AC70_0 .var "sum", 0 0;
S_0075CF58 .scope module, "tt3" "full_adder" 2 13, 2 33, S_0075D178;
 .timescale 0 0;
v0079AB48_0 .alias "a", 3 0, v0079C2F8_0;
v0079A728_0 .net "b", 3 0, L_0079D3A8; 1 drivers
v0079A468_0 .alias "c_out", 0 0, v0079C2A0_0;
v0079A990_0 .alias "clk", 0 0, v0079C5B8_0;
v0079AAF0_0 .net "q", 0 0, v0079A678_0; 1 drivers
v0079A9E8_0 .net "r", 0 0, v0079A7D8_0; 1 drivers
v0079AA40_0 .net "s", 0 0, v00763D78_0; 1 drivers
v0079A4C0_0 .alias "sum", 3 0, v0079BFE0_0;
L_0079CFE0 .part v0079C248_0, 0, 1;
L_0079D5B8 .part L_0079D3A8, 0, 1;
L_0079D458 .part/pv v0079A6D0_0, 0, 1, 4;
L_0079D0E8 .part v0079C248_0, 1, 1;
L_0079D1F0 .part L_0079D3A8, 1, 1;
L_0079CF88 .part/pv v0079A830_0, 1, 1, 4;
L_0079D4B0 .part v0079C248_0, 2, 1;
L_0079D140 .part L_0079D3A8, 2, 1;
L_0079D2A0 .part/pv v0079A570_0, 2, 1, 4;
L_0079D610 .part v0079C248_0, 3, 1;
L_0079D2F8 .part L_0079D3A8, 3, 1;
L_0079D350 .part/pv v00756AD0_0, 3, 1, 4;
S_0075CA08 .scope module, "t1" "half_adder" 2 43, 2 51, S_0075CF58;
 .timescale 0 0;
v0079AA98_0 .net "a", 0 0, L_0079CFE0; 1 drivers
v0079A410_0 .net "b", 0 0, L_0079D5B8; 1 drivers
v0079A8E0_0 .net "c_in", 0 0, C4<0>; 1 drivers
v0079A678_0 .var "c_out", 0 0;
v0079A938_0 .alias "clk", 0 0, v0079C5B8_0;
v0079A6D0_0 .var "sum", 0 0;
S_0075CB18 .scope module, "t2" "half_adder" 2 44, 2 51, S_0075CF58;
 .timescale 0 0;
v0079A5C8_0 .net "a", 0 0, L_0079D0E8; 1 drivers
v0079A620_0 .net "b", 0 0, L_0079D1F0; 1 drivers
v0079A780_0 .alias "c_in", 0 0, v0079AAF0_0;
v0079A7D8_0 .var "c_out", 0 0;
v0079A888_0 .alias "clk", 0 0, v0079C5B8_0;
v0079A830_0 .var "sum", 0 0;
S_0075C8F8 .scope module, "t3" "half_adder" 2 45, 2 51, S_0075CF58;
 .timescale 0 0;
v0075DC88_0 .net "a", 0 0, L_0079D4B0; 1 drivers
v0075DCE0_0 .net "b", 0 0, L_0079D140; 1 drivers
v0075DD38_0 .alias "c_in", 0 0, v0079A9E8_0;
v00763D78_0 .var "c_out", 0 0;
v0079A518_0 .alias "clk", 0 0, v0079C5B8_0;
v0079A570_0 .var "sum", 0 0;
S_0075C5C8 .scope module, "t4" "half_adder" 2 46, 2 51, S_0075CF58;
 .timescale 0 0;
v00756068_0 .net "a", 0 0, L_0079D610; 1 drivers
v00757548_0 .net "b", 0 0, L_0079D2F8; 1 drivers
v00757F88_0 .alias "c_in", 0 0, v0079AA40_0;
v007581C8_0 .var "c_out", 0 0;
v00760288_0 .alias "clk", 0 0, v0079C5B8_0;
v00756AD0_0 .var "sum", 0 0;
E_00765AE8 .event negedge, v00760288_0;
    .scope S_0075D068;
T_0 ;
    %wait E_00765AE8;
    %load/v 8, v0079CB38_0, 1;
    %load/v 9, v0079C7C8_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079CA88_0, 1;
    %xor 8, 9, 1;
    %set/v v0079CAE0_0, 8, 1;
    %load/v 8, v0079CB38_0, 1;
    %load/v 9, v0079C7C8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079C7C8_0, 1;
    %load/v 10, v0079CA88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079CB38_0, 1;
    %load/v 10, v0079CA88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079C770_0, 8, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0075CFE0;
T_1 ;
    %wait E_00765AE8;
    %load/v 8, v0079B8D0_0, 1;
    %load/v 9, v0079C8D0_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079C718_0, 1;
    %xor 8, 9, 1;
    %set/v v0079C9D8_0, 8, 1;
    %load/v 8, v0079B8D0_0, 1;
    %load/v 9, v0079C8D0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079C8D0_0, 1;
    %load/v 10, v0079C718_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079B8D0_0, 1;
    %load/v 10, v0079C718_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079C878_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0075C650;
T_2 ;
    %wait E_00765AE8;
    %load/v 8, v0079B770_0, 1;
    %load/v 9, v0079BA88_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079BB38_0, 1;
    %xor 8, 9, 1;
    %set/v v0079B7C8_0, 8, 1;
    %load/v 8, v0079B770_0, 1;
    %load/v 9, v0079BA88_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079BA88_0, 1;
    %load/v 10, v0079BB38_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079B770_0, 1;
    %load/v 10, v0079BB38_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079BAE0_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0075CED0;
T_3 ;
    %wait E_00765AE8;
    %load/v 8, v0079B820_0, 1;
    %load/v 9, v0079B9D8_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079B878_0, 1;
    %xor 8, 9, 1;
    %set/v v0079BA30_0, 8, 1;
    %load/v 8, v0079B820_0, 1;
    %load/v 9, v0079B9D8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079B9D8_0, 1;
    %load/v 10, v0079B878_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079B820_0, 1;
    %load/v 10, v0079B878_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079B928_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0075C6D8;
T_4 ;
    %wait E_00765AE8;
    %load/v 8, v0079B350_0, 1;
    %load/v 9, v0079B3A8_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079AF30_0, 1;
    %xor 8, 9, 1;
    %set/v v0079AFE0_0, 8, 1;
    %load/v 8, v0079B350_0, 1;
    %load/v 9, v0079B3A8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079B3A8_0, 1;
    %load/v 10, v0079AF30_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079B350_0, 1;
    %load/v 10, v0079AF30_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079ADD0_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0075CA90;
T_5 ;
    %wait E_00765AE8;
    %load/v 8, v0079B4B0_0, 1;
    %load/v 9, v0079B2A0_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079B6C0_0, 1;
    %xor 8, 9, 1;
    %set/v v0079ACC8_0, 8, 1;
    %load/v 8, v0079B4B0_0, 1;
    %load/v 9, v0079B2A0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079B2A0_0, 1;
    %load/v 10, v0079B6C0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079B4B0_0, 1;
    %load/v 10, v0079B6C0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079B198_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0075D288;
T_6 ;
    %wait E_00765AE8;
    %load/v 8, v0079B0E8_0, 1;
    %load/v 9, v0079B140_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079B038_0, 1;
    %xor 8, 9, 1;
    %set/v v0079AD78_0, 8, 1;
    %load/v 8, v0079B0E8_0, 1;
    %load/v 9, v0079B140_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079B140_0, 1;
    %load/v 10, v0079B038_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079B0E8_0, 1;
    %load/v 10, v0079B038_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079B610_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0075D200;
T_7 ;
    %wait E_00765AE8;
    %load/v 8, v0079AE80_0, 1;
    %load/v 9, v0079B2F8_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079AD20_0, 1;
    %xor 8, 9, 1;
    %set/v v0079AC70_0, 8, 1;
    %load/v 8, v0079AE80_0, 1;
    %load/v 9, v0079B2F8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079B2F8_0, 1;
    %load/v 10, v0079AD20_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079AE80_0, 1;
    %load/v 10, v0079AD20_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079B248_0, 8, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0075CA08;
T_8 ;
    %wait E_00765AE8;
    %load/v 8, v0079AA98_0, 1;
    %load/v 9, v0079A410_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079A8E0_0, 1;
    %xor 8, 9, 1;
    %set/v v0079A6D0_0, 8, 1;
    %load/v 8, v0079AA98_0, 1;
    %load/v 9, v0079A410_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079A410_0, 1;
    %load/v 10, v0079A8E0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079AA98_0, 1;
    %load/v 10, v0079A8E0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079A678_0, 8, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0075CB18;
T_9 ;
    %wait E_00765AE8;
    %load/v 8, v0079A5C8_0, 1;
    %load/v 9, v0079A620_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0079A780_0, 1;
    %xor 8, 9, 1;
    %set/v v0079A830_0, 8, 1;
    %load/v 8, v0079A5C8_0, 1;
    %load/v 9, v0079A620_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0079A620_0, 1;
    %load/v 10, v0079A780_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0079A5C8_0, 1;
    %load/v 10, v0079A780_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0079A7D8_0, 8, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0075C8F8;
T_10 ;
    %wait E_00765AE8;
    %load/v 8, v0075DC88_0, 1;
    %load/v 9, v0075DCE0_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v0075DD38_0, 1;
    %xor 8, 9, 1;
    %set/v v0079A570_0, 8, 1;
    %load/v 8, v0075DC88_0, 1;
    %load/v 9, v0075DCE0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0075DCE0_0, 1;
    %load/v 10, v0075DD38_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v0075DC88_0, 1;
    %load/v 10, v0075DD38_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v00763D78_0, 8, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0075C5C8;
T_11 ;
    %wait E_00765AE8;
    %load/v 8, v00756068_0, 1;
    %load/v 9, v00757548_0, 1;
    %xor 8, 9, 1;
    %load/v 9, v00757F88_0, 1;
    %xor 8, 9, 1;
    %set/v v00756AD0_0, 8, 1;
    %load/v 8, v00756068_0, 1;
    %load/v 9, v00757548_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00757548_0, 1;
    %load/v 10, v00757F88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %load/v 9, v00756068_0, 1;
    %load/v 10, v00757F88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v007581C8_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0075D178;
T_12 ;
    %wait E_00765AE8;
    %load/v 8, v0079BD78_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0079BCC8_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0079BC70_0, 0, 8;
    %load/v 8, v0079C198_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0079BED8_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0079BFE0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0079BC70_0, 0, 8;
    %load/v 8, v0079C2A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0079BED8_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0075C870;
T_13 ;
    %vpi_call 2 72 "$dumpfile", "addsub.vcd";
    %vpi_call 2 73 "$dumpvars";
    %end;
    .thread T_13;
    .scope S_0075C870;
T_14 ;
    %set/v v0079C458_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0075C870;
T_15 ;
    %delay 5, 0;
    %load/v 8, v0079C458_0, 1;
    %inv 8, 1;
    %set/v v0079C458_0, 8, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0075C870;
T_16 ;
    %set/v v0079C248_0, 0, 4;
    %movi 8, 1, 4;
    %set/v v0079BF30_0, 8, 4;
    %set/v v0079BE28_0, 0, 1;
    %delay 5, 0;
    %movi 8, 2, 4;
    %set/v v0079C248_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0079BF30_0, 8, 4;
    %set/v v0079BE28_0, 1, 1;
    %delay 20, 0;
    %movi 8, 4, 4;
    %set/v v0079C248_0, 8, 4;
    %movi 8, 7, 4;
    %set/v v0079BF30_0, 8, 4;
    %set/v v0079BE28_0, 0, 1;
    %delay 40, 0;
    %set/v v0079C248_0, 0, 4;
    %set/v v0079BF30_0, 1, 4;
    %set/v v0079BE28_0, 1, 1;
    %delay 60, 0;
    %movi 8, 1, 4;
    %set/v v0079C248_0, 8, 4;
    %movi 8, 14, 4;
    %set/v v0079BF30_0, 8, 4;
    %set/v v0079BE28_0, 0, 1;
    %vpi_call 2 102 "$finish";
    %end;
    .thread T_16;
    .scope S_0075C870;
T_17 ;
    %load/v 8, v0079C140_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0079C090_0, 0, 8;
    %vpi_call 2 107 "$monitor", " ~%b=%b", v0079C140_0, v0079C090_0;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "addsub.v";
