# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do COMPARATOR_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.1/DASHA {C:/altera/13.1/DASHA/COMPARATOR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module COMPARATOR
# 
# Top level modules:
# 	COMPARATOR
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.1/DASHA/simulation/qsim {C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module COMPARATOR_vlg_tst
# -- Compiling module counter4
# 
# Top level modules:
# 	COMPARATOR_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  COMPARATOR_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps COMPARATOR_vlg_tst 
# Loading work.COMPARATOR_vlg_tst
# Loading work.COMPARATOR
# Loading work.counter4
# ** Warning: (vsim-3017) C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt(32): [TFMPC] - Too few port connections. Expected 8, found 7.
# 
#         Region: /COMPARATOR_vlg_tst/i1_1
# ** Warning: (vsim-3722) C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt(32): [TFMPC] - Missing connection for port 'state'.
# 
# ** Warning: (vsim-3017) C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt(42): [TFMPC] - Too few port connections. Expected 8, found 7.
# 
#         Region: /COMPARATOR_vlg_tst/i1_2
# ** Warning: (vsim-3722) C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt(42): [TFMPC] - Missing connection for port 'state'.
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module COMPARATOR_vlg_tst at C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt line 63
# Simulation Breakpoint: Break in Module COMPARATOR_vlg_tst at C:/altera/13.1/DASHA/simulation/qsim/COMPARATOR.vt line 63
# MACRO ./COMPARATOR_run_msim_rtl_verilog.do PAUSED at line 17
