set ::env(PROJECT_NAME) fpga-median
set ::env(DESIGN_TOP) median
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/fpga-median/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/fpga-median/rtl/median.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
