// Seed: 3184094158
module module_0 (
    input  wor   id_0,
    input  tri0  id_1
    , id_7,
    input  uwire id_2,
    input  wand  id_3,
    output tri1  id_4,
    output wire  id_5
);
  logic id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_7 = 32'd36
) (
    input  wor   id_0,
    input  wor   _id_1,
    output uwire id_2,
    input  uwire id_3,
    output uwire id_4,
    output uwire id_5
);
  parameter id_7 = 1 && 1;
  wire id_8[-1 'b0 : id_1], id_9;
  uwire [id_1 : 1] id_10;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_5,
      id_5
  );
  logic [7:0][-1 : id_7] id_11;
  assign id_10 = 1;
endmodule
