#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CW0 */
CW0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
CW0__0__MASK EQU 0x01
CW0__0__PC EQU CYREG_PRT5_PC0
CW0__0__PORT EQU 5
CW0__0__SHIFT EQU 0
CW0__AG EQU CYREG_PRT5_AG
CW0__AMUX EQU CYREG_PRT5_AMUX
CW0__BIE EQU CYREG_PRT5_BIE
CW0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CW0__BYP EQU CYREG_PRT5_BYP
CW0__CTL EQU CYREG_PRT5_CTL
CW0__DM0 EQU CYREG_PRT5_DM0
CW0__DM1 EQU CYREG_PRT5_DM1
CW0__DM2 EQU CYREG_PRT5_DM2
CW0__DR EQU CYREG_PRT5_DR
CW0__INP_DIS EQU CYREG_PRT5_INP_DIS
CW0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CW0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CW0__LCD_EN EQU CYREG_PRT5_LCD_EN
CW0__MASK EQU 0x01
CW0__PORT EQU 5
CW0__PRT EQU CYREG_PRT5_PRT
CW0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CW0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CW0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CW0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CW0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CW0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CW0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CW0__PS EQU CYREG_PRT5_PS
CW0__SHIFT EQU 0
CW0__SLW EQU CYREG_PRT5_SLW

/* CW1 */
CW1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
CW1__0__MASK EQU 0x01
CW1__0__PC EQU CYREG_PRT6_PC0
CW1__0__PORT EQU 6
CW1__0__SHIFT EQU 0
CW1__AG EQU CYREG_PRT6_AG
CW1__AMUX EQU CYREG_PRT6_AMUX
CW1__BIE EQU CYREG_PRT6_BIE
CW1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CW1__BYP EQU CYREG_PRT6_BYP
CW1__CTL EQU CYREG_PRT6_CTL
CW1__DM0 EQU CYREG_PRT6_DM0
CW1__DM1 EQU CYREG_PRT6_DM1
CW1__DM2 EQU CYREG_PRT6_DM2
CW1__DR EQU CYREG_PRT6_DR
CW1__INP_DIS EQU CYREG_PRT6_INP_DIS
CW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CW1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CW1__LCD_EN EQU CYREG_PRT6_LCD_EN
CW1__MASK EQU 0x01
CW1__PORT EQU 6
CW1__PRT EQU CYREG_PRT6_PRT
CW1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CW1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CW1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CW1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CW1__PS EQU CYREG_PRT6_PS
CW1__SHIFT EQU 0
CW1__SLW EQU CYREG_PRT6_SLW

/* SS0 */
SS0__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
SS0__0__MASK EQU 0x80
SS0__0__PC EQU CYREG_PRT3_PC7
SS0__0__PORT EQU 3
SS0__0__SHIFT EQU 7
SS0__AG EQU CYREG_PRT3_AG
SS0__AMUX EQU CYREG_PRT3_AMUX
SS0__BIE EQU CYREG_PRT3_BIE
SS0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS0__BYP EQU CYREG_PRT3_BYP
SS0__CTL EQU CYREG_PRT3_CTL
SS0__DM0 EQU CYREG_PRT3_DM0
SS0__DM1 EQU CYREG_PRT3_DM1
SS0__DM2 EQU CYREG_PRT3_DM2
SS0__DR EQU CYREG_PRT3_DR
SS0__INP_DIS EQU CYREG_PRT3_INP_DIS
SS0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS0__LCD_EN EQU CYREG_PRT3_LCD_EN
SS0__MASK EQU 0x80
SS0__PORT EQU 3
SS0__PRT EQU CYREG_PRT3_PRT
SS0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS0__PS EQU CYREG_PRT3_PS
SS0__SHIFT EQU 7
SS0__SLW EQU CYREG_PRT3_SLW

/* SS0_B */
SS0_B_Sync_ctrl_reg__0__MASK EQU 0x01
SS0_B_Sync_ctrl_reg__0__POS EQU 0
SS0_B_Sync_ctrl_reg__1__MASK EQU 0x02
SS0_B_Sync_ctrl_reg__1__POS EQU 1
SS0_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SS0_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SS0_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SS0_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SS0_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SS0_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SS0_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SS0_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SS0_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SS0_B_Sync_ctrl_reg__4__MASK EQU 0x10
SS0_B_Sync_ctrl_reg__4__POS EQU 4
SS0_B_Sync_ctrl_reg__5__MASK EQU 0x20
SS0_B_Sync_ctrl_reg__5__POS EQU 5
SS0_B_Sync_ctrl_reg__6__MASK EQU 0x40
SS0_B_Sync_ctrl_reg__6__POS EQU 6
SS0_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SS0_B_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
SS0_B_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SS0_B_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
SS0_B_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SS0_B_Sync_ctrl_reg__MASK EQU 0x73
SS0_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SS0_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SS0_B_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* SS1 */
SS1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SS1__0__MASK EQU 0x01
SS1__0__PC EQU CYREG_PRT0_PC0
SS1__0__PORT EQU 0
SS1__0__SHIFT EQU 0
SS1__AG EQU CYREG_PRT0_AG
SS1__AMUX EQU CYREG_PRT0_AMUX
SS1__BIE EQU CYREG_PRT0_BIE
SS1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS1__BYP EQU CYREG_PRT0_BYP
SS1__CTL EQU CYREG_PRT0_CTL
SS1__DM0 EQU CYREG_PRT0_DM0
SS1__DM1 EQU CYREG_PRT0_DM1
SS1__DM2 EQU CYREG_PRT0_DM2
SS1__DR EQU CYREG_PRT0_DR
SS1__INP_DIS EQU CYREG_PRT0_INP_DIS
SS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS1__LCD_EN EQU CYREG_PRT0_LCD_EN
SS1__MASK EQU 0x01
SS1__PORT EQU 0
SS1__PRT EQU CYREG_PRT0_PRT
SS1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS1__PS EQU CYREG_PRT0_PS
SS1__SHIFT EQU 0
SS1__SLW EQU CYREG_PRT0_SLW

/* hu0 */
hu0__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
hu0__0__MASK EQU 0x20
hu0__0__PC EQU CYREG_PRT3_PC5
hu0__0__PORT EQU 3
hu0__0__SHIFT EQU 5
hu0__AG EQU CYREG_PRT3_AG
hu0__AMUX EQU CYREG_PRT3_AMUX
hu0__BIE EQU CYREG_PRT3_BIE
hu0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
hu0__BYP EQU CYREG_PRT3_BYP
hu0__CTL EQU CYREG_PRT3_CTL
hu0__DM0 EQU CYREG_PRT3_DM0
hu0__DM1 EQU CYREG_PRT3_DM1
hu0__DM2 EQU CYREG_PRT3_DM2
hu0__DR EQU CYREG_PRT3_DR
hu0__INP_DIS EQU CYREG_PRT3_INP_DIS
hu0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
hu0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
hu0__LCD_EN EQU CYREG_PRT3_LCD_EN
hu0__MASK EQU 0x20
hu0__PORT EQU 3
hu0__PRT EQU CYREG_PRT3_PRT
hu0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
hu0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
hu0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
hu0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
hu0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
hu0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
hu0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
hu0__PS EQU CYREG_PRT3_PS
hu0__SHIFT EQU 5
hu0__SLW EQU CYREG_PRT3_SLW

/* hu1 */
hu1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
hu1__0__MASK EQU 0x80
hu1__0__PC EQU CYREG_PRT12_PC7
hu1__0__PORT EQU 12
hu1__0__SHIFT EQU 7
hu1__AG EQU CYREG_PRT12_AG
hu1__BIE EQU CYREG_PRT12_BIE
hu1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
hu1__BYP EQU CYREG_PRT12_BYP
hu1__DM0 EQU CYREG_PRT12_DM0
hu1__DM1 EQU CYREG_PRT12_DM1
hu1__DM2 EQU CYREG_PRT12_DM2
hu1__DR EQU CYREG_PRT12_DR
hu1__INP_DIS EQU CYREG_PRT12_INP_DIS
hu1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
hu1__MASK EQU 0x80
hu1__PORT EQU 12
hu1__PRT EQU CYREG_PRT12_PRT
hu1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
hu1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
hu1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
hu1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
hu1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
hu1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
hu1__PS EQU CYREG_PRT12_PS
hu1__SHIFT EQU 7
hu1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
hu1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
hu1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
hu1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
hu1__SLW EQU CYREG_PRT12_SLW

/* hv0 */
hv0__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
hv0__0__MASK EQU 0x04
hv0__0__PC EQU CYREG_PRT3_PC2
hv0__0__PORT EQU 3
hv0__0__SHIFT EQU 2
hv0__AG EQU CYREG_PRT3_AG
hv0__AMUX EQU CYREG_PRT3_AMUX
hv0__BIE EQU CYREG_PRT3_BIE
hv0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
hv0__BYP EQU CYREG_PRT3_BYP
hv0__CTL EQU CYREG_PRT3_CTL
hv0__DM0 EQU CYREG_PRT3_DM0
hv0__DM1 EQU CYREG_PRT3_DM1
hv0__DM2 EQU CYREG_PRT3_DM2
hv0__DR EQU CYREG_PRT3_DR
hv0__INP_DIS EQU CYREG_PRT3_INP_DIS
hv0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
hv0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
hv0__LCD_EN EQU CYREG_PRT3_LCD_EN
hv0__MASK EQU 0x04
hv0__PORT EQU 3
hv0__PRT EQU CYREG_PRT3_PRT
hv0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
hv0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
hv0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
hv0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
hv0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
hv0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
hv0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
hv0__PS EQU CYREG_PRT3_PS
hv0__SHIFT EQU 2
hv0__SLW EQU CYREG_PRT3_SLW

/* hv1 */
hv1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
hv1__0__MASK EQU 0x04
hv1__0__PC EQU CYREG_PRT1_PC2
hv1__0__PORT EQU 1
hv1__0__SHIFT EQU 2
hv1__AG EQU CYREG_PRT1_AG
hv1__AMUX EQU CYREG_PRT1_AMUX
hv1__BIE EQU CYREG_PRT1_BIE
hv1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
hv1__BYP EQU CYREG_PRT1_BYP
hv1__CTL EQU CYREG_PRT1_CTL
hv1__DM0 EQU CYREG_PRT1_DM0
hv1__DM1 EQU CYREG_PRT1_DM1
hv1__DM2 EQU CYREG_PRT1_DM2
hv1__DR EQU CYREG_PRT1_DR
hv1__INP_DIS EQU CYREG_PRT1_INP_DIS
hv1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
hv1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
hv1__LCD_EN EQU CYREG_PRT1_LCD_EN
hv1__MASK EQU 0x04
hv1__PORT EQU 1
hv1__PRT EQU CYREG_PRT1_PRT
hv1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
hv1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
hv1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
hv1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
hv1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
hv1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
hv1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
hv1__PS EQU CYREG_PRT1_PS
hv1__SHIFT EQU 2
hv1__SLW EQU CYREG_PRT1_SLW

/* hw0 */
hw0__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
hw0__0__MASK EQU 0x02
hw0__0__PC EQU CYREG_PRT3_PC1
hw0__0__PORT EQU 3
hw0__0__SHIFT EQU 1
hw0__AG EQU CYREG_PRT3_AG
hw0__AMUX EQU CYREG_PRT3_AMUX
hw0__BIE EQU CYREG_PRT3_BIE
hw0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
hw0__BYP EQU CYREG_PRT3_BYP
hw0__CTL EQU CYREG_PRT3_CTL
hw0__DM0 EQU CYREG_PRT3_DM0
hw0__DM1 EQU CYREG_PRT3_DM1
hw0__DM2 EQU CYREG_PRT3_DM2
hw0__DR EQU CYREG_PRT3_DR
hw0__INP_DIS EQU CYREG_PRT3_INP_DIS
hw0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
hw0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
hw0__LCD_EN EQU CYREG_PRT3_LCD_EN
hw0__MASK EQU 0x02
hw0__PORT EQU 3
hw0__PRT EQU CYREG_PRT3_PRT
hw0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
hw0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
hw0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
hw0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
hw0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
hw0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
hw0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
hw0__PS EQU CYREG_PRT3_PS
hw0__SHIFT EQU 1
hw0__SLW EQU CYREG_PRT3_SLW

/* hw1 */
hw1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
hw1__0__MASK EQU 0x20
hw1__0__PC EQU CYREG_PRT1_PC5
hw1__0__PORT EQU 1
hw1__0__SHIFT EQU 5
hw1__AG EQU CYREG_PRT1_AG
hw1__AMUX EQU CYREG_PRT1_AMUX
hw1__BIE EQU CYREG_PRT1_BIE
hw1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
hw1__BYP EQU CYREG_PRT1_BYP
hw1__CTL EQU CYREG_PRT1_CTL
hw1__DM0 EQU CYREG_PRT1_DM0
hw1__DM1 EQU CYREG_PRT1_DM1
hw1__DM2 EQU CYREG_PRT1_DM2
hw1__DR EQU CYREG_PRT1_DR
hw1__INP_DIS EQU CYREG_PRT1_INP_DIS
hw1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
hw1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
hw1__LCD_EN EQU CYREG_PRT1_LCD_EN
hw1__MASK EQU 0x20
hw1__PORT EQU 1
hw1__PRT EQU CYREG_PRT1_PRT
hw1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
hw1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
hw1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
hw1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
hw1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
hw1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
hw1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
hw1__PS EQU CYREG_PRT1_PS
hw1__SHIFT EQU 5
hw1__SLW EQU CYREG_PRT1_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
MISO__0__MASK EQU 0x01
MISO__0__PC EQU CYREG_PRT12_PC0
MISO__0__PORT EQU 12
MISO__0__SHIFT EQU 0
MISO__AG EQU CYREG_PRT12_AG
MISO__BIE EQU CYREG_PRT12_BIE
MISO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MISO__BYP EQU CYREG_PRT12_BYP
MISO__DM0 EQU CYREG_PRT12_DM0
MISO__DM1 EQU CYREG_PRT12_DM1
MISO__DM2 EQU CYREG_PRT12_DM2
MISO__DR EQU CYREG_PRT12_DR
MISO__INP_DIS EQU CYREG_PRT12_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MISO__MASK EQU 0x01
MISO__PORT EQU 12
MISO__PRT EQU CYREG_PRT12_PRT
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MISO__PS EQU CYREG_PRT12_PS
MISO__SHIFT EQU 0
MISO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MISO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MISO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MISO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MISO__SLW EQU CYREG_PRT12_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MOSI__0__MASK EQU 0x02
MOSI__0__PC EQU CYREG_PRT12_PC1
MOSI__0__PORT EQU 12
MOSI__0__SHIFT EQU 1
MOSI__AG EQU CYREG_PRT12_AG
MOSI__BIE EQU CYREG_PRT12_BIE
MOSI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI__BYP EQU CYREG_PRT12_BYP
MOSI__DM0 EQU CYREG_PRT12_DM0
MOSI__DM1 EQU CYREG_PRT12_DM1
MOSI__DM2 EQU CYREG_PRT12_DM2
MOSI__DR EQU CYREG_PRT12_DR
MOSI__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI__MASK EQU 0x02
MOSI__PORT EQU 12
MOSI__PRT EQU CYREG_PRT12_PRT
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI__PS EQU CYREG_PRT12_PS
MOSI__SHIFT EQU 1
MOSI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI__SLW EQU CYREG_PRT12_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT12_PC2
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 2
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SCLK__0__MASK EQU 0x04
SCLK__0__PC EQU CYREG_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 2
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x04
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 2
SCLK__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT12_PC3
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 3
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* P_out */
P_out__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P_out__0__MASK EQU 0x10
P_out__0__PC EQU CYREG_PRT2_PC4
P_out__0__PORT EQU 2
P_out__0__SHIFT EQU 4
P_out__1__INTTYPE EQU CYREG_PICU2_INTTYPE5
P_out__1__MASK EQU 0x20
P_out__1__PC EQU CYREG_PRT2_PC5
P_out__1__PORT EQU 2
P_out__1__SHIFT EQU 5
P_out__2__INTTYPE EQU CYREG_PICU2_INTTYPE6
P_out__2__MASK EQU 0x40
P_out__2__PC EQU CYREG_PRT2_PC6
P_out__2__PORT EQU 2
P_out__2__SHIFT EQU 6
P_out__3__INTTYPE EQU CYREG_PICU2_INTTYPE7
P_out__3__MASK EQU 0x80
P_out__3__PC EQU CYREG_PRT2_PC7
P_out__3__PORT EQU 2
P_out__3__SHIFT EQU 7
P_out__AG EQU CYREG_PRT2_AG
P_out__AMUX EQU CYREG_PRT2_AMUX
P_out__BIE EQU CYREG_PRT2_BIE
P_out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P_out__BYP EQU CYREG_PRT2_BYP
P_out__CTL EQU CYREG_PRT2_CTL
P_out__DM0 EQU CYREG_PRT2_DM0
P_out__DM1 EQU CYREG_PRT2_DM1
P_out__DM2 EQU CYREG_PRT2_DM2
P_out__DR EQU CYREG_PRT2_DR
P_out__INP_DIS EQU CYREG_PRT2_INP_DIS
P_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P_out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P_out__LCD_EN EQU CYREG_PRT2_LCD_EN
P_out__MASK EQU 0xF0
P_out__PORT EQU 2
P_out__PRT EQU CYREG_PRT2_PRT
P_out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P_out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P_out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P_out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P_out__PS EQU CYREG_PRT2_PS
P_out__SHIFT EQU 4
P_out__SLW EQU CYREG_PRT2_SLW

/* P_out_1 */
P_out_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
P_out_1__0__MASK EQU 0x10
P_out_1__0__PC EQU CYREG_PRT6_PC4
P_out_1__0__PORT EQU 6
P_out_1__0__SHIFT EQU 4
P_out_1__1__INTTYPE EQU CYREG_PICU6_INTTYPE5
P_out_1__1__MASK EQU 0x20
P_out_1__1__PC EQU CYREG_PRT6_PC5
P_out_1__1__PORT EQU 6
P_out_1__1__SHIFT EQU 5
P_out_1__AG EQU CYREG_PRT6_AG
P_out_1__AMUX EQU CYREG_PRT6_AMUX
P_out_1__BIE EQU CYREG_PRT6_BIE
P_out_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P_out_1__BYP EQU CYREG_PRT6_BYP
P_out_1__CTL EQU CYREG_PRT6_CTL
P_out_1__DM0 EQU CYREG_PRT6_DM0
P_out_1__DM1 EQU CYREG_PRT6_DM1
P_out_1__DM2 EQU CYREG_PRT6_DM2
P_out_1__DR EQU CYREG_PRT6_DR
P_out_1__INP_DIS EQU CYREG_PRT6_INP_DIS
P_out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P_out_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P_out_1__LCD_EN EQU CYREG_PRT6_LCD_EN
P_out_1__MASK EQU 0x30
P_out_1__PORT EQU 6
P_out_1__PRT EQU CYREG_PRT6_PRT
P_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P_out_1__PS EQU CYREG_PRT6_PS
P_out_1__SHIFT EQU 4
P_out_1__SLW EQU CYREG_PRT6_SLW

/* P_out_2 */
P_out_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
P_out_2__0__MASK EQU 0x40
P_out_2__0__PC EQU CYREG_PRT6_PC6
P_out_2__0__PORT EQU 6
P_out_2__0__SHIFT EQU 6
P_out_2__1__INTTYPE EQU CYREG_PICU6_INTTYPE7
P_out_2__1__MASK EQU 0x80
P_out_2__1__PC EQU CYREG_PRT6_PC7
P_out_2__1__PORT EQU 6
P_out_2__1__SHIFT EQU 7
P_out_2__AG EQU CYREG_PRT6_AG
P_out_2__AMUX EQU CYREG_PRT6_AMUX
P_out_2__BIE EQU CYREG_PRT6_BIE
P_out_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P_out_2__BYP EQU CYREG_PRT6_BYP
P_out_2__CTL EQU CYREG_PRT6_CTL
P_out_2__DM0 EQU CYREG_PRT6_DM0
P_out_2__DM1 EQU CYREG_PRT6_DM1
P_out_2__DM2 EQU CYREG_PRT6_DM2
P_out_2__DR EQU CYREG_PRT6_DR
P_out_2__INP_DIS EQU CYREG_PRT6_INP_DIS
P_out_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P_out_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P_out_2__LCD_EN EQU CYREG_PRT6_LCD_EN
P_out_2__MASK EQU 0xC0
P_out_2__PORT EQU 6
P_out_2__PRT EQU CYREG_PRT6_PRT
P_out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P_out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P_out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P_out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P_out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P_out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P_out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P_out_2__PS EQU CYREG_PRT6_PS
P_out_2__SHIFT EQU 6
P_out_2__SLW EQU CYREG_PRT6_SLW

/* RTC_1_isr */
RTC_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_1_isr__INTC_MASK EQU 0x04
RTC_1_isr__INTC_NUMBER EQU 2
RTC_1_isr__INTC_PRIOR_NUM EQU 7
RTC_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
RTC_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BMP_SW */
BMP_SW_sts_sts_reg__0__MASK EQU 0x01
BMP_SW_sts_sts_reg__0__POS EQU 0
BMP_SW_sts_sts_reg__1__MASK EQU 0x02
BMP_SW_sts_sts_reg__1__POS EQU 1
BMP_SW_sts_sts_reg__2__MASK EQU 0x04
BMP_SW_sts_sts_reg__2__POS EQU 2
BMP_SW_sts_sts_reg__3__MASK EQU 0x08
BMP_SW_sts_sts_reg__3__POS EQU 3
BMP_SW_sts_sts_reg__4__MASK EQU 0x10
BMP_SW_sts_sts_reg__4__POS EQU 4
BMP_SW_sts_sts_reg__5__MASK EQU 0x20
BMP_SW_sts_sts_reg__5__POS EQU 5
BMP_SW_sts_sts_reg__6__MASK EQU 0x40
BMP_SW_sts_sts_reg__6__POS EQU 6
BMP_SW_sts_sts_reg__7__MASK EQU 0x80
BMP_SW_sts_sts_reg__7__POS EQU 7
BMP_SW_sts_sts_reg__MASK EQU 0xFF
BMP_SW_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB11_MSK
BMP_SW_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
BMP_SW_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* BREAK0 */
BREAK0__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
BREAK0__0__MASK EQU 0x08
BREAK0__0__PC EQU CYREG_PRT5_PC3
BREAK0__0__PORT EQU 5
BREAK0__0__SHIFT EQU 3
BREAK0__AG EQU CYREG_PRT5_AG
BREAK0__AMUX EQU CYREG_PRT5_AMUX
BREAK0__BIE EQU CYREG_PRT5_BIE
BREAK0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BREAK0__BYP EQU CYREG_PRT5_BYP
BREAK0__CTL EQU CYREG_PRT5_CTL
BREAK0__DM0 EQU CYREG_PRT5_DM0
BREAK0__DM1 EQU CYREG_PRT5_DM1
BREAK0__DM2 EQU CYREG_PRT5_DM2
BREAK0__DR EQU CYREG_PRT5_DR
BREAK0__INP_DIS EQU CYREG_PRT5_INP_DIS
BREAK0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
BREAK0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BREAK0__LCD_EN EQU CYREG_PRT5_LCD_EN
BREAK0__MASK EQU 0x08
BREAK0__PORT EQU 5
BREAK0__PRT EQU CYREG_PRT5_PRT
BREAK0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BREAK0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BREAK0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BREAK0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BREAK0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BREAK0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BREAK0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BREAK0__PS EQU CYREG_PRT5_PS
BREAK0__SHIFT EQU 3
BREAK0__SLW EQU CYREG_PRT5_SLW

/* BREAK1 */
BREAK1__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
BREAK1__0__MASK EQU 0x08
BREAK1__0__PC EQU CYREG_PRT6_PC3
BREAK1__0__PORT EQU 6
BREAK1__0__SHIFT EQU 3
BREAK1__AG EQU CYREG_PRT6_AG
BREAK1__AMUX EQU CYREG_PRT6_AMUX
BREAK1__BIE EQU CYREG_PRT6_BIE
BREAK1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BREAK1__BYP EQU CYREG_PRT6_BYP
BREAK1__CTL EQU CYREG_PRT6_CTL
BREAK1__DM0 EQU CYREG_PRT6_DM0
BREAK1__DM1 EQU CYREG_PRT6_DM1
BREAK1__DM2 EQU CYREG_PRT6_DM2
BREAK1__DR EQU CYREG_PRT6_DR
BREAK1__INP_DIS EQU CYREG_PRT6_INP_DIS
BREAK1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BREAK1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BREAK1__LCD_EN EQU CYREG_PRT6_LCD_EN
BREAK1__MASK EQU 0x08
BREAK1__PORT EQU 6
BREAK1__PRT EQU CYREG_PRT6_PRT
BREAK1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BREAK1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BREAK1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BREAK1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BREAK1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BREAK1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BREAK1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BREAK1__PS EQU CYREG_PRT6_PS
BREAK1__SHIFT EQU 3
BREAK1__SLW EQU CYREG_PRT6_SLW

/* PIC_CS */
PIC_CS__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
PIC_CS__0__MASK EQU 0x20
PIC_CS__0__PC EQU CYREG_PRT5_PC5
PIC_CS__0__PORT EQU 5
PIC_CS__0__SHIFT EQU 5
PIC_CS__AG EQU CYREG_PRT5_AG
PIC_CS__AMUX EQU CYREG_PRT5_AMUX
PIC_CS__BIE EQU CYREG_PRT5_BIE
PIC_CS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PIC_CS__BYP EQU CYREG_PRT5_BYP
PIC_CS__CTL EQU CYREG_PRT5_CTL
PIC_CS__DM0 EQU CYREG_PRT5_DM0
PIC_CS__DM1 EQU CYREG_PRT5_DM1
PIC_CS__DM2 EQU CYREG_PRT5_DM2
PIC_CS__DR EQU CYREG_PRT5_DR
PIC_CS__INP_DIS EQU CYREG_PRT5_INP_DIS
PIC_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PIC_CS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PIC_CS__LCD_EN EQU CYREG_PRT5_LCD_EN
PIC_CS__MASK EQU 0x20
PIC_CS__PORT EQU 5
PIC_CS__PRT EQU CYREG_PRT5_PRT
PIC_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PIC_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PIC_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PIC_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PIC_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PIC_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PIC_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PIC_CS__PS EQU CYREG_PRT5_PS
PIC_CS__SHIFT EQU 5
PIC_CS__SLW EQU CYREG_PRT5_SLW

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
SPIM_1_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
SPIM_1_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
SPIM_1_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
SPIM_1_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
SPIM_1_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
SPIM_1_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
SPIM_1_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB07_A0
SPIM_1_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB07_A1
SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
SPIM_1_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB07_D0
SPIM_1_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB07_D1
SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
SPIM_1_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB07_F0
SPIM_1_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB07_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* SPIM_1_IntClock */
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

/* SPIM_2_BSPIM */
SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_2_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_2_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
SPIM_2_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
SPIM_2_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIM_2_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_RxStsReg__4__POS EQU 4
SPIM_2_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_2_BSPIM_RxStsReg__5__POS EQU 5
SPIM_2_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_2_BSPIM_RxStsReg__6__POS EQU 6
SPIM_2_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_2_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_2_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
SPIM_2_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB15_A0
SPIM_2_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB15_A1
SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
SPIM_2_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB15_D0
SPIM_2_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB15_D1
SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
SPIM_2_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB15_F0
SPIM_2_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB15_F1
SPIM_2_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
SPIM_2_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_2_BSPIM_TxStsReg__0__POS EQU 0
SPIM_2_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_2_BSPIM_TxStsReg__1__POS EQU 1
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SPIM_2_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_2_BSPIM_TxStsReg__2__POS EQU 2
SPIM_2_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_2_BSPIM_TxStsReg__3__POS EQU 3
SPIM_2_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_TxStsReg__4__POS EQU 4
SPIM_2_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_2_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPIM_2_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST

/* SPIM_2_IntClock */
SPIM_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_2_IntClock__INDEX EQU 0x02
SPIM_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_2_IntClock__PM_ACT_MSK EQU 0x04
SPIM_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_2_IntClock__PM_STBY_MSK EQU 0x04

/* DOF9_CS */
DOF9_CS__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
DOF9_CS__0__MASK EQU 0x10
DOF9_CS__0__PC EQU CYREG_PRT5_PC4
DOF9_CS__0__PORT EQU 5
DOF9_CS__0__SHIFT EQU 4
DOF9_CS__AG EQU CYREG_PRT5_AG
DOF9_CS__AMUX EQU CYREG_PRT5_AMUX
DOF9_CS__BIE EQU CYREG_PRT5_BIE
DOF9_CS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
DOF9_CS__BYP EQU CYREG_PRT5_BYP
DOF9_CS__CTL EQU CYREG_PRT5_CTL
DOF9_CS__DM0 EQU CYREG_PRT5_DM0
DOF9_CS__DM1 EQU CYREG_PRT5_DM1
DOF9_CS__DM2 EQU CYREG_PRT5_DM2
DOF9_CS__DR EQU CYREG_PRT5_DR
DOF9_CS__INP_DIS EQU CYREG_PRT5_INP_DIS
DOF9_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
DOF9_CS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
DOF9_CS__LCD_EN EQU CYREG_PRT5_LCD_EN
DOF9_CS__MASK EQU 0x10
DOF9_CS__PORT EQU 5
DOF9_CS__PRT EQU CYREG_PRT5_PRT
DOF9_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
DOF9_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
DOF9_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
DOF9_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
DOF9_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
DOF9_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
DOF9_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
DOF9_CS__PS EQU CYREG_PRT5_PS
DOF9_CS__SHIFT EQU 4
DOF9_CS__SLW EQU CYREG_PRT5_SLW

/* DRV_ENA */
DRV_ENA__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
DRV_ENA__0__MASK EQU 0x02
DRV_ENA__0__PC EQU CYREG_PRT4_PC1
DRV_ENA__0__PORT EQU 4
DRV_ENA__0__SHIFT EQU 1
DRV_ENA__AG EQU CYREG_PRT4_AG
DRV_ENA__AMUX EQU CYREG_PRT4_AMUX
DRV_ENA__BIE EQU CYREG_PRT4_BIE
DRV_ENA__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DRV_ENA__BYP EQU CYREG_PRT4_BYP
DRV_ENA__CTL EQU CYREG_PRT4_CTL
DRV_ENA__DM0 EQU CYREG_PRT4_DM0
DRV_ENA__DM1 EQU CYREG_PRT4_DM1
DRV_ENA__DM2 EQU CYREG_PRT4_DM2
DRV_ENA__DR EQU CYREG_PRT4_DR
DRV_ENA__INP_DIS EQU CYREG_PRT4_INP_DIS
DRV_ENA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DRV_ENA__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DRV_ENA__LCD_EN EQU CYREG_PRT4_LCD_EN
DRV_ENA__MASK EQU 0x02
DRV_ENA__PORT EQU 4
DRV_ENA__PRT EQU CYREG_PRT4_PRT
DRV_ENA__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DRV_ENA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DRV_ENA__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DRV_ENA__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DRV_ENA__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DRV_ENA__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DRV_ENA__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DRV_ENA__PS EQU CYREG_PRT4_PS
DRV_ENA__SHIFT EQU 1
DRV_ENA__SLW EQU CYREG_PRT4_SLW

/* EM_STOP */
EM_STOP__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
EM_STOP__0__MASK EQU 0x80
EM_STOP__0__PC EQU CYREG_PRT0_PC7
EM_STOP__0__PORT EQU 0
EM_STOP__0__SHIFT EQU 7
EM_STOP__AG EQU CYREG_PRT0_AG
EM_STOP__AMUX EQU CYREG_PRT0_AMUX
EM_STOP__BIE EQU CYREG_PRT0_BIE
EM_STOP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EM_STOP__BYP EQU CYREG_PRT0_BYP
EM_STOP__CTL EQU CYREG_PRT0_CTL
EM_STOP__DM0 EQU CYREG_PRT0_DM0
EM_STOP__DM1 EQU CYREG_PRT0_DM1
EM_STOP__DM2 EQU CYREG_PRT0_DM2
EM_STOP__DR EQU CYREG_PRT0_DR
EM_STOP__INP_DIS EQU CYREG_PRT0_INP_DIS
EM_STOP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EM_STOP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EM_STOP__LCD_EN EQU CYREG_PRT0_LCD_EN
EM_STOP__MASK EQU 0x80
EM_STOP__PORT EQU 0
EM_STOP__PRT EQU CYREG_PRT0_PRT
EM_STOP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EM_STOP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EM_STOP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EM_STOP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EM_STOP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EM_STOP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EM_STOP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EM_STOP__PS EQU CYREG_PRT0_PS
EM_STOP__SHIFT EQU 7
EM_STOP__SLW EQU CYREG_PRT0_SLW

/* PWMOUT0 */
PWMOUT0__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
PWMOUT0__0__MASK EQU 0x04
PWMOUT0__0__PC EQU CYREG_PRT5_PC2
PWMOUT0__0__PORT EQU 5
PWMOUT0__0__SHIFT EQU 2
PWMOUT0__AG EQU CYREG_PRT5_AG
PWMOUT0__AMUX EQU CYREG_PRT5_AMUX
PWMOUT0__BIE EQU CYREG_PRT5_BIE
PWMOUT0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PWMOUT0__BYP EQU CYREG_PRT5_BYP
PWMOUT0__CTL EQU CYREG_PRT5_CTL
PWMOUT0__DM0 EQU CYREG_PRT5_DM0
PWMOUT0__DM1 EQU CYREG_PRT5_DM1
PWMOUT0__DM2 EQU CYREG_PRT5_DM2
PWMOUT0__DR EQU CYREG_PRT5_DR
PWMOUT0__INP_DIS EQU CYREG_PRT5_INP_DIS
PWMOUT0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PWMOUT0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PWMOUT0__LCD_EN EQU CYREG_PRT5_LCD_EN
PWMOUT0__MASK EQU 0x04
PWMOUT0__PORT EQU 5
PWMOUT0__PRT EQU CYREG_PRT5_PRT
PWMOUT0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PWMOUT0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PWMOUT0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PWMOUT0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PWMOUT0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PWMOUT0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PWMOUT0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PWMOUT0__PS EQU CYREG_PRT5_PS
PWMOUT0__SHIFT EQU 2
PWMOUT0__SLW EQU CYREG_PRT5_SLW

/* PWMOUT1 */
PWMOUT1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
PWMOUT1__0__MASK EQU 0x04
PWMOUT1__0__PC EQU CYREG_PRT6_PC2
PWMOUT1__0__PORT EQU 6
PWMOUT1__0__SHIFT EQU 2
PWMOUT1__AG EQU CYREG_PRT6_AG
PWMOUT1__AMUX EQU CYREG_PRT6_AMUX
PWMOUT1__BIE EQU CYREG_PRT6_BIE
PWMOUT1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWMOUT1__BYP EQU CYREG_PRT6_BYP
PWMOUT1__CTL EQU CYREG_PRT6_CTL
PWMOUT1__DM0 EQU CYREG_PRT6_DM0
PWMOUT1__DM1 EQU CYREG_PRT6_DM1
PWMOUT1__DM2 EQU CYREG_PRT6_DM2
PWMOUT1__DR EQU CYREG_PRT6_DR
PWMOUT1__INP_DIS EQU CYREG_PRT6_INP_DIS
PWMOUT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWMOUT1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWMOUT1__LCD_EN EQU CYREG_PRT6_LCD_EN
PWMOUT1__MASK EQU 0x04
PWMOUT1__PORT EQU 6
PWMOUT1__PRT EQU CYREG_PRT6_PRT
PWMOUT1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWMOUT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWMOUT1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWMOUT1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWMOUT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWMOUT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWMOUT1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWMOUT1__PS EQU CYREG_PRT6_PS
PWMOUT1__SHIFT EQU 2
PWMOUT1__SLW EQU CYREG_PRT6_SLW

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC1_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

/* WDT_int */
WDT_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
WDT_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
WDT_int__INTC_MASK EQU 0x01
WDT_int__INTC_NUMBER EQU 0
WDT_int__INTC_PRIOR_NUM EQU 7
WDT_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
WDT_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
WDT_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DEB_UART_BUART */
DEB_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
DEB_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
DEB_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
DEB_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
DEB_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
DEB_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
DEB_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
DEB_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
DEB_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
DEB_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
DEB_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
DEB_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
DEB_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
DEB_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
DEB_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DEB_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DEB_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
DEB_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
DEB_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
DEB_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
DEB_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DEB_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
DEB_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
DEB_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
DEB_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
DEB_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
DEB_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
DEB_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
DEB_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
DEB_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
DEB_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
DEB_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
DEB_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
DEB_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
DEB_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
DEB_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
DEB_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
DEB_UART_BUART_sRX_RxSts__3__POS EQU 3
DEB_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
DEB_UART_BUART_sRX_RxSts__4__POS EQU 4
DEB_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
DEB_UART_BUART_sRX_RxSts__5__POS EQU 5
DEB_UART_BUART_sRX_RxSts__MASK EQU 0x38
DEB_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
DEB_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
DEB_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DEB_UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
DEB_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
DEB_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
DEB_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
DEB_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
DEB_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
DEB_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
DEB_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
DEB_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
DEB_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
DEB_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
DEB_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
DEB_UART_BUART_sTX_TxSts__0__POS EQU 0
DEB_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
DEB_UART_BUART_sTX_TxSts__1__POS EQU 1
DEB_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
DEB_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
DEB_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
DEB_UART_BUART_sTX_TxSts__2__POS EQU 2
DEB_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
DEB_UART_BUART_sTX_TxSts__3__POS EQU 3
DEB_UART_BUART_sTX_TxSts__MASK EQU 0x0F
DEB_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
DEB_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
DEB_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
DEB_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
DEB_UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
DEB_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
DEB_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

/* DEB_UART_IntClock */
DEB_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
DEB_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
DEB_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
DEB_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DEB_UART_IntClock__INDEX EQU 0x04
DEB_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEB_UART_IntClock__PM_ACT_MSK EQU 0x10
DEB_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEB_UART_IntClock__PM_STBY_MSK EQU 0x10

/* Dist0_FR */
Dist0_FR__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Dist0_FR__0__MASK EQU 0x02
Dist0_FR__0__PC EQU CYREG_PRT2_PC1
Dist0_FR__0__PORT EQU 2
Dist0_FR__0__SHIFT EQU 1
Dist0_FR__AG EQU CYREG_PRT2_AG
Dist0_FR__AMUX EQU CYREG_PRT2_AMUX
Dist0_FR__BIE EQU CYREG_PRT2_BIE
Dist0_FR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dist0_FR__BYP EQU CYREG_PRT2_BYP
Dist0_FR__CTL EQU CYREG_PRT2_CTL
Dist0_FR__DM0 EQU CYREG_PRT2_DM0
Dist0_FR__DM1 EQU CYREG_PRT2_DM1
Dist0_FR__DM2 EQU CYREG_PRT2_DM2
Dist0_FR__DR EQU CYREG_PRT2_DR
Dist0_FR__INP_DIS EQU CYREG_PRT2_INP_DIS
Dist0_FR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dist0_FR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dist0_FR__LCD_EN EQU CYREG_PRT2_LCD_EN
Dist0_FR__MASK EQU 0x02
Dist0_FR__PORT EQU 2
Dist0_FR__PRT EQU CYREG_PRT2_PRT
Dist0_FR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dist0_FR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dist0_FR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dist0_FR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dist0_FR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dist0_FR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dist0_FR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dist0_FR__PS EQU CYREG_PRT2_PS
Dist0_FR__SHIFT EQU 1
Dist0_FR__SLW EQU CYREG_PRT2_SLW

/* Dist2_FL */
Dist2_FL__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Dist2_FL__0__MASK EQU 0x10
Dist2_FL__0__PC EQU CYREG_PRT4_PC4
Dist2_FL__0__PORT EQU 4
Dist2_FL__0__SHIFT EQU 4
Dist2_FL__AG EQU CYREG_PRT4_AG
Dist2_FL__AMUX EQU CYREG_PRT4_AMUX
Dist2_FL__BIE EQU CYREG_PRT4_BIE
Dist2_FL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Dist2_FL__BYP EQU CYREG_PRT4_BYP
Dist2_FL__CTL EQU CYREG_PRT4_CTL
Dist2_FL__DM0 EQU CYREG_PRT4_DM0
Dist2_FL__DM1 EQU CYREG_PRT4_DM1
Dist2_FL__DM2 EQU CYREG_PRT4_DM2
Dist2_FL__DR EQU CYREG_PRT4_DR
Dist2_FL__INP_DIS EQU CYREG_PRT4_INP_DIS
Dist2_FL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Dist2_FL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Dist2_FL__LCD_EN EQU CYREG_PRT4_LCD_EN
Dist2_FL__MASK EQU 0x10
Dist2_FL__PORT EQU 4
Dist2_FL__PRT EQU CYREG_PRT4_PRT
Dist2_FL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Dist2_FL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Dist2_FL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Dist2_FL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Dist2_FL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Dist2_FL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Dist2_FL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Dist2_FL__PS EQU CYREG_PRT4_PS
Dist2_FL__SHIFT EQU 4
Dist2_FL__SLW EQU CYREG_PRT4_SLW

/* MOTOR_EN */
MOTOR_EN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
MOTOR_EN__0__MASK EQU 0x20
MOTOR_EN__0__PC EQU CYREG_IO_PC_PRT15_PC5
MOTOR_EN__0__PORT EQU 15
MOTOR_EN__0__SHIFT EQU 5
MOTOR_EN__AG EQU CYREG_PRT15_AG
MOTOR_EN__AMUX EQU CYREG_PRT15_AMUX
MOTOR_EN__BIE EQU CYREG_PRT15_BIE
MOTOR_EN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MOTOR_EN__BYP EQU CYREG_PRT15_BYP
MOTOR_EN__CTL EQU CYREG_PRT15_CTL
MOTOR_EN__DM0 EQU CYREG_PRT15_DM0
MOTOR_EN__DM1 EQU CYREG_PRT15_DM1
MOTOR_EN__DM2 EQU CYREG_PRT15_DM2
MOTOR_EN__DR EQU CYREG_PRT15_DR
MOTOR_EN__INP_DIS EQU CYREG_PRT15_INP_DIS
MOTOR_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MOTOR_EN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MOTOR_EN__LCD_EN EQU CYREG_PRT15_LCD_EN
MOTOR_EN__MASK EQU 0x20
MOTOR_EN__PORT EQU 15
MOTOR_EN__PRT EQU CYREG_PRT15_PRT
MOTOR_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MOTOR_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MOTOR_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MOTOR_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MOTOR_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MOTOR_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MOTOR_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MOTOR_EN__PS EQU CYREG_PRT15_PS
MOTOR_EN__SHIFT EQU 5
MOTOR_EN__SLW EQU CYREG_PRT15_SLW

/* motor0_a */
motor0_a__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
motor0_a__0__MASK EQU 0x02
motor0_a__0__PC EQU CYREG_PRT5_PC1
motor0_a__0__PORT EQU 5
motor0_a__0__SHIFT EQU 1
motor0_a__AG EQU CYREG_PRT5_AG
motor0_a__AMUX EQU CYREG_PRT5_AMUX
motor0_a__BIE EQU CYREG_PRT5_BIE
motor0_a__BIT_MASK EQU CYREG_PRT5_BIT_MASK
motor0_a__BYP EQU CYREG_PRT5_BYP
motor0_a__CTL EQU CYREG_PRT5_CTL
motor0_a__DM0 EQU CYREG_PRT5_DM0
motor0_a__DM1 EQU CYREG_PRT5_DM1
motor0_a__DM2 EQU CYREG_PRT5_DM2
motor0_a__DR EQU CYREG_PRT5_DR
motor0_a__INP_DIS EQU CYREG_PRT5_INP_DIS
motor0_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
motor0_a__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
motor0_a__LCD_EN EQU CYREG_PRT5_LCD_EN
motor0_a__MASK EQU 0x02
motor0_a__PORT EQU 5
motor0_a__PRT EQU CYREG_PRT5_PRT
motor0_a__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
motor0_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
motor0_a__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
motor0_a__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
motor0_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
motor0_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
motor0_a__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
motor0_a__PS EQU CYREG_PRT5_PS
motor0_a__SHIFT EQU 1
motor0_a__SLW EQU CYREG_PRT5_SLW

/* motor0_b */
motor0_b__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
motor0_b__0__MASK EQU 0x40
motor0_b__0__PC EQU CYREG_PRT1_PC6
motor0_b__0__PORT EQU 1
motor0_b__0__SHIFT EQU 6
motor0_b__AG EQU CYREG_PRT1_AG
motor0_b__AMUX EQU CYREG_PRT1_AMUX
motor0_b__BIE EQU CYREG_PRT1_BIE
motor0_b__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor0_b__BYP EQU CYREG_PRT1_BYP
motor0_b__CTL EQU CYREG_PRT1_CTL
motor0_b__DM0 EQU CYREG_PRT1_DM0
motor0_b__DM1 EQU CYREG_PRT1_DM1
motor0_b__DM2 EQU CYREG_PRT1_DM2
motor0_b__DR EQU CYREG_PRT1_DR
motor0_b__INP_DIS EQU CYREG_PRT1_INP_DIS
motor0_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor0_b__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor0_b__LCD_EN EQU CYREG_PRT1_LCD_EN
motor0_b__MASK EQU 0x40
motor0_b__PORT EQU 1
motor0_b__PRT EQU CYREG_PRT1_PRT
motor0_b__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor0_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor0_b__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor0_b__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor0_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor0_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor0_b__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor0_b__PS EQU CYREG_PRT1_PS
motor0_b__SHIFT EQU 6
motor0_b__SLW EQU CYREG_PRT1_SLW

/* motor1_a */
motor1_a__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
motor1_a__0__MASK EQU 0x02
motor1_a__0__PC EQU CYREG_PRT6_PC1
motor1_a__0__PORT EQU 6
motor1_a__0__SHIFT EQU 1
motor1_a__AG EQU CYREG_PRT6_AG
motor1_a__AMUX EQU CYREG_PRT6_AMUX
motor1_a__BIE EQU CYREG_PRT6_BIE
motor1_a__BIT_MASK EQU CYREG_PRT6_BIT_MASK
motor1_a__BYP EQU CYREG_PRT6_BYP
motor1_a__CTL EQU CYREG_PRT6_CTL
motor1_a__DM0 EQU CYREG_PRT6_DM0
motor1_a__DM1 EQU CYREG_PRT6_DM1
motor1_a__DM2 EQU CYREG_PRT6_DM2
motor1_a__DR EQU CYREG_PRT6_DR
motor1_a__INP_DIS EQU CYREG_PRT6_INP_DIS
motor1_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
motor1_a__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
motor1_a__LCD_EN EQU CYREG_PRT6_LCD_EN
motor1_a__MASK EQU 0x02
motor1_a__PORT EQU 6
motor1_a__PRT EQU CYREG_PRT6_PRT
motor1_a__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
motor1_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
motor1_a__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
motor1_a__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
motor1_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
motor1_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
motor1_a__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
motor1_a__PS EQU CYREG_PRT6_PS
motor1_a__SHIFT EQU 1
motor1_a__SLW EQU CYREG_PRT6_SLW

/* motor1_b */
motor1_b__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
motor1_b__0__MASK EQU 0x10
motor1_b__0__PC EQU CYREG_IO_PC_PRT15_PC4
motor1_b__0__PORT EQU 15
motor1_b__0__SHIFT EQU 4
motor1_b__AG EQU CYREG_PRT15_AG
motor1_b__AMUX EQU CYREG_PRT15_AMUX
motor1_b__BIE EQU CYREG_PRT15_BIE
motor1_b__BIT_MASK EQU CYREG_PRT15_BIT_MASK
motor1_b__BYP EQU CYREG_PRT15_BYP
motor1_b__CTL EQU CYREG_PRT15_CTL
motor1_b__DM0 EQU CYREG_PRT15_DM0
motor1_b__DM1 EQU CYREG_PRT15_DM1
motor1_b__DM2 EQU CYREG_PRT15_DM2
motor1_b__DR EQU CYREG_PRT15_DR
motor1_b__INP_DIS EQU CYREG_PRT15_INP_DIS
motor1_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
motor1_b__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
motor1_b__LCD_EN EQU CYREG_PRT15_LCD_EN
motor1_b__MASK EQU 0x10
motor1_b__PORT EQU 15
motor1_b__PRT EQU CYREG_PRT15_PRT
motor1_b__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
motor1_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
motor1_b__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
motor1_b__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
motor1_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
motor1_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
motor1_b__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
motor1_b__PS EQU CYREG_PRT15_PS
motor1_b__SHIFT EQU 4
motor1_b__SLW EQU CYREG_PRT15_SLW

/* psoc_nop */
psoc_nop__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
psoc_nop__0__MASK EQU 0x01
psoc_nop__0__PC EQU CYREG_PRT3_PC0
psoc_nop__0__PORT EQU 3
psoc_nop__0__SHIFT EQU 0
psoc_nop__AG EQU CYREG_PRT3_AG
psoc_nop__AMUX EQU CYREG_PRT3_AMUX
psoc_nop__BIE EQU CYREG_PRT3_BIE
psoc_nop__BIT_MASK EQU CYREG_PRT3_BIT_MASK
psoc_nop__BYP EQU CYREG_PRT3_BYP
psoc_nop__CTL EQU CYREG_PRT3_CTL
psoc_nop__DM0 EQU CYREG_PRT3_DM0
psoc_nop__DM1 EQU CYREG_PRT3_DM1
psoc_nop__DM2 EQU CYREG_PRT3_DM2
psoc_nop__DR EQU CYREG_PRT3_DR
psoc_nop__INP_DIS EQU CYREG_PRT3_INP_DIS
psoc_nop__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
psoc_nop__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
psoc_nop__LCD_EN EQU CYREG_PRT3_LCD_EN
psoc_nop__MASK EQU 0x01
psoc_nop__PORT EQU 3
psoc_nop__PRT EQU CYREG_PRT3_PRT
psoc_nop__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
psoc_nop__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
psoc_nop__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
psoc_nop__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
psoc_nop__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
psoc_nop__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
psoc_nop__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
psoc_nop__PS EQU CYREG_PRT3_PS
psoc_nop__SHIFT EQU 0
psoc_nop__SLW EQU CYREG_PRT3_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x03
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x08
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x08

/* FirstLine */
FirstLine__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
FirstLine__0__MASK EQU 0x10
FirstLine__0__PC EQU CYREG_PRT0_PC4
FirstLine__0__PORT EQU 0
FirstLine__0__SHIFT EQU 4
FirstLine__AG EQU CYREG_PRT0_AG
FirstLine__AMUX EQU CYREG_PRT0_AMUX
FirstLine__BIE EQU CYREG_PRT0_BIE
FirstLine__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FirstLine__BYP EQU CYREG_PRT0_BYP
FirstLine__CTL EQU CYREG_PRT0_CTL
FirstLine__DM0 EQU CYREG_PRT0_DM0
FirstLine__DM1 EQU CYREG_PRT0_DM1
FirstLine__DM2 EQU CYREG_PRT0_DM2
FirstLine__DR EQU CYREG_PRT0_DR
FirstLine__INP_DIS EQU CYREG_PRT0_INP_DIS
FirstLine__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FirstLine__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FirstLine__LCD_EN EQU CYREG_PRT0_LCD_EN
FirstLine__MASK EQU 0x10
FirstLine__PORT EQU 0
FirstLine__PRT EQU CYREG_PRT0_PRT
FirstLine__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FirstLine__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FirstLine__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FirstLine__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FirstLine__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FirstLine__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FirstLine__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FirstLine__PS EQU CYREG_PRT0_PS
FirstLine__SHIFT EQU 4
FirstLine__SLW EQU CYREG_PRT0_SLW

/* Timer_PWM_TimerUDB */
Timer_PWM_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_PWM_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_PWM_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_PWM_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_PWM_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_PWM_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_PWM_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_PWM_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_PWM_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_PWM_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_PWM_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_PWM_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_PWM_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_PWM_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_PWM_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Timer_PWM_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Timer_PWM_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_PWM_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Timer_PWM_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Timer_PWM_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_PWM_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_PWM_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Timer_PWM_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB13_F1

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x08
USBUART_1_ep_1__INTC_NUMBER EQU 3
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x10
USBUART_1_ep_2__INTC_NUMBER EQU 4
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x20
USBUART_1_ep_3__INTC_NUMBER EQU 5
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* V_battery */
V_battery__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
V_battery__0__MASK EQU 0x08
V_battery__0__PC EQU CYREG_PRT0_PC3
V_battery__0__PORT EQU 0
V_battery__0__SHIFT EQU 3
V_battery__AG EQU CYREG_PRT0_AG
V_battery__AMUX EQU CYREG_PRT0_AMUX
V_battery__BIE EQU CYREG_PRT0_BIE
V_battery__BIT_MASK EQU CYREG_PRT0_BIT_MASK
V_battery__BYP EQU CYREG_PRT0_BYP
V_battery__CTL EQU CYREG_PRT0_CTL
V_battery__DM0 EQU CYREG_PRT0_DM0
V_battery__DM1 EQU CYREG_PRT0_DM1
V_battery__DM2 EQU CYREG_PRT0_DM2
V_battery__DR EQU CYREG_PRT0_DR
V_battery__INP_DIS EQU CYREG_PRT0_INP_DIS
V_battery__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
V_battery__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
V_battery__LCD_EN EQU CYREG_PRT0_LCD_EN
V_battery__MASK EQU 0x08
V_battery__PORT EQU 0
V_battery__PRT EQU CYREG_PRT0_PRT
V_battery__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
V_battery__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
V_battery__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
V_battery__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
V_battery__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
V_battery__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
V_battery__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
V_battery__PS EQU CYREG_PRT0_PS
V_battery__SHIFT EQU 3
V_battery__SLW EQU CYREG_PRT0_SLW

/* BMP_SW0_RF */
BMP_SW0_RF__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
BMP_SW0_RF__0__MASK EQU 0x04
BMP_SW0_RF__0__PC EQU CYREG_PRT2_PC2
BMP_SW0_RF__0__PORT EQU 2
BMP_SW0_RF__0__SHIFT EQU 2
BMP_SW0_RF__AG EQU CYREG_PRT2_AG
BMP_SW0_RF__AMUX EQU CYREG_PRT2_AMUX
BMP_SW0_RF__BIE EQU CYREG_PRT2_BIE
BMP_SW0_RF__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BMP_SW0_RF__BYP EQU CYREG_PRT2_BYP
BMP_SW0_RF__CTL EQU CYREG_PRT2_CTL
BMP_SW0_RF__DM0 EQU CYREG_PRT2_DM0
BMP_SW0_RF__DM1 EQU CYREG_PRT2_DM1
BMP_SW0_RF__DM2 EQU CYREG_PRT2_DM2
BMP_SW0_RF__DR EQU CYREG_PRT2_DR
BMP_SW0_RF__INP_DIS EQU CYREG_PRT2_INP_DIS
BMP_SW0_RF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BMP_SW0_RF__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BMP_SW0_RF__LCD_EN EQU CYREG_PRT2_LCD_EN
BMP_SW0_RF__MASK EQU 0x04
BMP_SW0_RF__PORT EQU 2
BMP_SW0_RF__PRT EQU CYREG_PRT2_PRT
BMP_SW0_RF__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BMP_SW0_RF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BMP_SW0_RF__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BMP_SW0_RF__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BMP_SW0_RF__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BMP_SW0_RF__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BMP_SW0_RF__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BMP_SW0_RF__PS EQU CYREG_PRT2_PS
BMP_SW0_RF__SHIFT EQU 2
BMP_SW0_RF__SLW EQU CYREG_PRT2_SLW

/* BMP_SW1_FR */
BMP_SW1_FR__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
BMP_SW1_FR__0__MASK EQU 0x08
BMP_SW1_FR__0__PC EQU CYREG_PRT2_PC3
BMP_SW1_FR__0__PORT EQU 2
BMP_SW1_FR__0__SHIFT EQU 3
BMP_SW1_FR__AG EQU CYREG_PRT2_AG
BMP_SW1_FR__AMUX EQU CYREG_PRT2_AMUX
BMP_SW1_FR__BIE EQU CYREG_PRT2_BIE
BMP_SW1_FR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BMP_SW1_FR__BYP EQU CYREG_PRT2_BYP
BMP_SW1_FR__CTL EQU CYREG_PRT2_CTL
BMP_SW1_FR__DM0 EQU CYREG_PRT2_DM0
BMP_SW1_FR__DM1 EQU CYREG_PRT2_DM1
BMP_SW1_FR__DM2 EQU CYREG_PRT2_DM2
BMP_SW1_FR__DR EQU CYREG_PRT2_DR
BMP_SW1_FR__INP_DIS EQU CYREG_PRT2_INP_DIS
BMP_SW1_FR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BMP_SW1_FR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BMP_SW1_FR__LCD_EN EQU CYREG_PRT2_LCD_EN
BMP_SW1_FR__MASK EQU 0x08
BMP_SW1_FR__PORT EQU 2
BMP_SW1_FR__PRT EQU CYREG_PRT2_PRT
BMP_SW1_FR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BMP_SW1_FR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BMP_SW1_FR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BMP_SW1_FR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BMP_SW1_FR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BMP_SW1_FR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BMP_SW1_FR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BMP_SW1_FR__PS EQU CYREG_PRT2_PS
BMP_SW1_FR__SHIFT EQU 3
BMP_SW1_FR__SLW EQU CYREG_PRT2_SLW

/* BMP_SW2_FL */
BMP_SW2_FL__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
BMP_SW2_FL__0__MASK EQU 0x40
BMP_SW2_FL__0__PC EQU CYREG_PRT4_PC6
BMP_SW2_FL__0__PORT EQU 4
BMP_SW2_FL__0__SHIFT EQU 6
BMP_SW2_FL__AG EQU CYREG_PRT4_AG
BMP_SW2_FL__AMUX EQU CYREG_PRT4_AMUX
BMP_SW2_FL__BIE EQU CYREG_PRT4_BIE
BMP_SW2_FL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BMP_SW2_FL__BYP EQU CYREG_PRT4_BYP
BMP_SW2_FL__CTL EQU CYREG_PRT4_CTL
BMP_SW2_FL__DM0 EQU CYREG_PRT4_DM0
BMP_SW2_FL__DM1 EQU CYREG_PRT4_DM1
BMP_SW2_FL__DM2 EQU CYREG_PRT4_DM2
BMP_SW2_FL__DR EQU CYREG_PRT4_DR
BMP_SW2_FL__INP_DIS EQU CYREG_PRT4_INP_DIS
BMP_SW2_FL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
BMP_SW2_FL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BMP_SW2_FL__LCD_EN EQU CYREG_PRT4_LCD_EN
BMP_SW2_FL__MASK EQU 0x40
BMP_SW2_FL__PORT EQU 4
BMP_SW2_FL__PRT EQU CYREG_PRT4_PRT
BMP_SW2_FL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BMP_SW2_FL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BMP_SW2_FL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BMP_SW2_FL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BMP_SW2_FL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BMP_SW2_FL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BMP_SW2_FL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BMP_SW2_FL__PS EQU CYREG_PRT4_PS
BMP_SW2_FL__SHIFT EQU 6
BMP_SW2_FL__SLW EQU CYREG_PRT4_SLW

/* BMP_SW3_LF */
BMP_SW3_LF__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
BMP_SW3_LF__0__MASK EQU 0x80
BMP_SW3_LF__0__PC EQU CYREG_PRT4_PC7
BMP_SW3_LF__0__PORT EQU 4
BMP_SW3_LF__0__SHIFT EQU 7
BMP_SW3_LF__AG EQU CYREG_PRT4_AG
BMP_SW3_LF__AMUX EQU CYREG_PRT4_AMUX
BMP_SW3_LF__BIE EQU CYREG_PRT4_BIE
BMP_SW3_LF__BIT_MASK EQU CYREG_PRT4_BIT_MASK
BMP_SW3_LF__BYP EQU CYREG_PRT4_BYP
BMP_SW3_LF__CTL EQU CYREG_PRT4_CTL
BMP_SW3_LF__DM0 EQU CYREG_PRT4_DM0
BMP_SW3_LF__DM1 EQU CYREG_PRT4_DM1
BMP_SW3_LF__DM2 EQU CYREG_PRT4_DM2
BMP_SW3_LF__DR EQU CYREG_PRT4_DR
BMP_SW3_LF__INP_DIS EQU CYREG_PRT4_INP_DIS
BMP_SW3_LF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
BMP_SW3_LF__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
BMP_SW3_LF__LCD_EN EQU CYREG_PRT4_LCD_EN
BMP_SW3_LF__MASK EQU 0x80
BMP_SW3_LF__PORT EQU 4
BMP_SW3_LF__PRT EQU CYREG_PRT4_PRT
BMP_SW3_LF__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
BMP_SW3_LF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
BMP_SW3_LF__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
BMP_SW3_LF__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
BMP_SW3_LF__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
BMP_SW3_LF__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
BMP_SW3_LF__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
BMP_SW3_LF__PS EQU CYREG_PRT4_PS
BMP_SW3_LF__SHIFT EQU 7
BMP_SW3_LF__SLW EQU CYREG_PRT4_SLW

/* BMP_SW4_LR */
BMP_SW4_LR__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
BMP_SW4_LR__0__MASK EQU 0x40
BMP_SW4_LR__0__PC EQU CYREG_PRT12_PC6
BMP_SW4_LR__0__PORT EQU 12
BMP_SW4_LR__0__SHIFT EQU 6
BMP_SW4_LR__AG EQU CYREG_PRT12_AG
BMP_SW4_LR__BIE EQU CYREG_PRT12_BIE
BMP_SW4_LR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BMP_SW4_LR__BYP EQU CYREG_PRT12_BYP
BMP_SW4_LR__DM0 EQU CYREG_PRT12_DM0
BMP_SW4_LR__DM1 EQU CYREG_PRT12_DM1
BMP_SW4_LR__DM2 EQU CYREG_PRT12_DM2
BMP_SW4_LR__DR EQU CYREG_PRT12_DR
BMP_SW4_LR__INP_DIS EQU CYREG_PRT12_INP_DIS
BMP_SW4_LR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BMP_SW4_LR__MASK EQU 0x40
BMP_SW4_LR__PORT EQU 12
BMP_SW4_LR__PRT EQU CYREG_PRT12_PRT
BMP_SW4_LR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BMP_SW4_LR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BMP_SW4_LR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BMP_SW4_LR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BMP_SW4_LR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BMP_SW4_LR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BMP_SW4_LR__PS EQU CYREG_PRT12_PS
BMP_SW4_LR__SHIFT EQU 6
BMP_SW4_LR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BMP_SW4_LR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BMP_SW4_LR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BMP_SW4_LR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BMP_SW4_LR__SLW EQU CYREG_PRT12_SLW

/* BMP_SW5_RL */
BMP_SW5_RL__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
BMP_SW5_RL__0__MASK EQU 0x80
BMP_SW5_RL__0__PC EQU CYREG_PRT1_PC7
BMP_SW5_RL__0__PORT EQU 1
BMP_SW5_RL__0__SHIFT EQU 7
BMP_SW5_RL__AG EQU CYREG_PRT1_AG
BMP_SW5_RL__AMUX EQU CYREG_PRT1_AMUX
BMP_SW5_RL__BIE EQU CYREG_PRT1_BIE
BMP_SW5_RL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BMP_SW5_RL__BYP EQU CYREG_PRT1_BYP
BMP_SW5_RL__CTL EQU CYREG_PRT1_CTL
BMP_SW5_RL__DM0 EQU CYREG_PRT1_DM0
BMP_SW5_RL__DM1 EQU CYREG_PRT1_DM1
BMP_SW5_RL__DM2 EQU CYREG_PRT1_DM2
BMP_SW5_RL__DR EQU CYREG_PRT1_DR
BMP_SW5_RL__INP_DIS EQU CYREG_PRT1_INP_DIS
BMP_SW5_RL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BMP_SW5_RL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BMP_SW5_RL__LCD_EN EQU CYREG_PRT1_LCD_EN
BMP_SW5_RL__MASK EQU 0x80
BMP_SW5_RL__PORT EQU 1
BMP_SW5_RL__PRT EQU CYREG_PRT1_PRT
BMP_SW5_RL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BMP_SW5_RL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BMP_SW5_RL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BMP_SW5_RL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BMP_SW5_RL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BMP_SW5_RL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BMP_SW5_RL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BMP_SW5_RL__PS EQU CYREG_PRT1_PS
BMP_SW5_RL__SHIFT EQU 7
BMP_SW5_RL__SLW EQU CYREG_PRT1_SLW

/* BMP_SW6_RR */
BMP_SW6_RR__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
BMP_SW6_RR__0__MASK EQU 0x10
BMP_SW6_RR__0__PC EQU CYREG_PRT3_PC4
BMP_SW6_RR__0__PORT EQU 3
BMP_SW6_RR__0__SHIFT EQU 4
BMP_SW6_RR__AG EQU CYREG_PRT3_AG
BMP_SW6_RR__AMUX EQU CYREG_PRT3_AMUX
BMP_SW6_RR__BIE EQU CYREG_PRT3_BIE
BMP_SW6_RR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BMP_SW6_RR__BYP EQU CYREG_PRT3_BYP
BMP_SW6_RR__CTL EQU CYREG_PRT3_CTL
BMP_SW6_RR__DM0 EQU CYREG_PRT3_DM0
BMP_SW6_RR__DM1 EQU CYREG_PRT3_DM1
BMP_SW6_RR__DM2 EQU CYREG_PRT3_DM2
BMP_SW6_RR__DR EQU CYREG_PRT3_DR
BMP_SW6_RR__INP_DIS EQU CYREG_PRT3_INP_DIS
BMP_SW6_RR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BMP_SW6_RR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BMP_SW6_RR__LCD_EN EQU CYREG_PRT3_LCD_EN
BMP_SW6_RR__MASK EQU 0x10
BMP_SW6_RR__PORT EQU 3
BMP_SW6_RR__PRT EQU CYREG_PRT3_PRT
BMP_SW6_RR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BMP_SW6_RR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BMP_SW6_RR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BMP_SW6_RR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BMP_SW6_RR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BMP_SW6_RR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BMP_SW6_RR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BMP_SW6_RR__PS EQU CYREG_PRT3_PS
BMP_SW6_RR__SHIFT EQU 4
BMP_SW6_RR__SLW EQU CYREG_PRT3_SLW

/* CycleStart */
CycleStart__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
CycleStart__0__MASK EQU 0x20
CycleStart__0__PC EQU CYREG_PRT0_PC5
CycleStart__0__PORT EQU 0
CycleStart__0__SHIFT EQU 5
CycleStart__AG EQU CYREG_PRT0_AG
CycleStart__AMUX EQU CYREG_PRT0_AMUX
CycleStart__BIE EQU CYREG_PRT0_BIE
CycleStart__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CycleStart__BYP EQU CYREG_PRT0_BYP
CycleStart__CTL EQU CYREG_PRT0_CTL
CycleStart__DM0 EQU CYREG_PRT0_DM0
CycleStart__DM1 EQU CYREG_PRT0_DM1
CycleStart__DM2 EQU CYREG_PRT0_DM2
CycleStart__DR EQU CYREG_PRT0_DR
CycleStart__INP_DIS EQU CYREG_PRT0_INP_DIS
CycleStart__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CycleStart__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CycleStart__LCD_EN EQU CYREG_PRT0_LCD_EN
CycleStart__MASK EQU 0x20
CycleStart__PORT EQU 0
CycleStart__PRT EQU CYREG_PRT0_PRT
CycleStart__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CycleStart__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CycleStart__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CycleStart__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CycleStart__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CycleStart__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CycleStart__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CycleStart__PS EQU CYREG_PRT0_PS
CycleStart__SHIFT EQU 5
CycleStart__SLW EQU CYREG_PRT0_SLW

/* Dist3_Rear */
Dist3_Rear__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Dist3_Rear__0__MASK EQU 0x08
Dist3_Rear__0__PC EQU CYREG_PRT4_PC3
Dist3_Rear__0__PORT EQU 4
Dist3_Rear__0__SHIFT EQU 3
Dist3_Rear__AG EQU CYREG_PRT4_AG
Dist3_Rear__AMUX EQU CYREG_PRT4_AMUX
Dist3_Rear__BIE EQU CYREG_PRT4_BIE
Dist3_Rear__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Dist3_Rear__BYP EQU CYREG_PRT4_BYP
Dist3_Rear__CTL EQU CYREG_PRT4_CTL
Dist3_Rear__DM0 EQU CYREG_PRT4_DM0
Dist3_Rear__DM1 EQU CYREG_PRT4_DM1
Dist3_Rear__DM2 EQU CYREG_PRT4_DM2
Dist3_Rear__DR EQU CYREG_PRT4_DR
Dist3_Rear__INP_DIS EQU CYREG_PRT4_INP_DIS
Dist3_Rear__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Dist3_Rear__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Dist3_Rear__LCD_EN EQU CYREG_PRT4_LCD_EN
Dist3_Rear__MASK EQU 0x08
Dist3_Rear__PORT EQU 4
Dist3_Rear__PRT EQU CYREG_PRT4_PRT
Dist3_Rear__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Dist3_Rear__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Dist3_Rear__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Dist3_Rear__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Dist3_Rear__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Dist3_Rear__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Dist3_Rear__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Dist3_Rear__PS EQU CYREG_PRT4_PS
Dist3_Rear__SHIFT EQU 3
Dist3_Rear__SLW EQU CYREG_PRT4_SLW

/* Dist6_PVM1 */
Dist6_PVM1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Dist6_PVM1__0__MASK EQU 0x01
Dist6_PVM1__0__PC EQU CYREG_PRT4_PC0
Dist6_PVM1__0__PORT EQU 4
Dist6_PVM1__0__SHIFT EQU 0
Dist6_PVM1__AG EQU CYREG_PRT4_AG
Dist6_PVM1__AMUX EQU CYREG_PRT4_AMUX
Dist6_PVM1__BIE EQU CYREG_PRT4_BIE
Dist6_PVM1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Dist6_PVM1__BYP EQU CYREG_PRT4_BYP
Dist6_PVM1__CTL EQU CYREG_PRT4_CTL
Dist6_PVM1__DM0 EQU CYREG_PRT4_DM0
Dist6_PVM1__DM1 EQU CYREG_PRT4_DM1
Dist6_PVM1__DM2 EQU CYREG_PRT4_DM2
Dist6_PVM1__DR EQU CYREG_PRT4_DR
Dist6_PVM1__INP_DIS EQU CYREG_PRT4_INP_DIS
Dist6_PVM1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Dist6_PVM1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Dist6_PVM1__LCD_EN EQU CYREG_PRT4_LCD_EN
Dist6_PVM1__MASK EQU 0x01
Dist6_PVM1__PORT EQU 4
Dist6_PVM1__PRT EQU CYREG_PRT4_PRT
Dist6_PVM1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Dist6_PVM1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Dist6_PVM1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Dist6_PVM1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Dist6_PVM1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Dist6_PVM1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Dist6_PVM1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Dist6_PVM1__PS EQU CYREG_PRT4_PS
Dist6_PVM1__SHIFT EQU 0
Dist6_PVM1__SLW EQU CYREG_PRT4_SLW

/* Dist1_Front */
Dist1_Front__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Dist1_Front__0__MASK EQU 0x20
Dist1_Front__0__PC EQU CYREG_PRT4_PC5
Dist1_Front__0__PORT EQU 4
Dist1_Front__0__SHIFT EQU 5
Dist1_Front__AG EQU CYREG_PRT4_AG
Dist1_Front__AMUX EQU CYREG_PRT4_AMUX
Dist1_Front__BIE EQU CYREG_PRT4_BIE
Dist1_Front__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Dist1_Front__BYP EQU CYREG_PRT4_BYP
Dist1_Front__CTL EQU CYREG_PRT4_CTL
Dist1_Front__DM0 EQU CYREG_PRT4_DM0
Dist1_Front__DM1 EQU CYREG_PRT4_DM1
Dist1_Front__DM2 EQU CYREG_PRT4_DM2
Dist1_Front__DR EQU CYREG_PRT4_DR
Dist1_Front__INP_DIS EQU CYREG_PRT4_INP_DIS
Dist1_Front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Dist1_Front__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Dist1_Front__LCD_EN EQU CYREG_PRT4_LCD_EN
Dist1_Front__MASK EQU 0x20
Dist1_Front__PORT EQU 4
Dist1_Front__PRT EQU CYREG_PRT4_PRT
Dist1_Front__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Dist1_Front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Dist1_Front__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Dist1_Front__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Dist1_Front__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Dist1_Front__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Dist1_Front__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Dist1_Front__PS EQU CYREG_PRT4_PS
Dist1_Front__SHIFT EQU 5
Dist1_Front__SLW EQU CYREG_PRT4_SLW

/* MOTOR_FAULT */
MOTOR_FAULT__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
MOTOR_FAULT__0__MASK EQU 0x01
MOTOR_FAULT__0__PC EQU CYREG_PRT2_PC0
MOTOR_FAULT__0__PORT EQU 2
MOTOR_FAULT__0__SHIFT EQU 0
MOTOR_FAULT__AG EQU CYREG_PRT2_AG
MOTOR_FAULT__AMUX EQU CYREG_PRT2_AMUX
MOTOR_FAULT__BIE EQU CYREG_PRT2_BIE
MOTOR_FAULT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOTOR_FAULT__BYP EQU CYREG_PRT2_BYP
MOTOR_FAULT__CTL EQU CYREG_PRT2_CTL
MOTOR_FAULT__DM0 EQU CYREG_PRT2_DM0
MOTOR_FAULT__DM1 EQU CYREG_PRT2_DM1
MOTOR_FAULT__DM2 EQU CYREG_PRT2_DM2
MOTOR_FAULT__DR EQU CYREG_PRT2_DR
MOTOR_FAULT__INP_DIS EQU CYREG_PRT2_INP_DIS
MOTOR_FAULT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOTOR_FAULT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOTOR_FAULT__LCD_EN EQU CYREG_PRT2_LCD_EN
MOTOR_FAULT__MASK EQU 0x01
MOTOR_FAULT__PORT EQU 2
MOTOR_FAULT__PRT EQU CYREG_PRT2_PRT
MOTOR_FAULT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOTOR_FAULT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOTOR_FAULT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOTOR_FAULT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOTOR_FAULT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOTOR_FAULT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOTOR_FAULT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOTOR_FAULT__PS EQU CYREG_PRT2_PS
MOTOR_FAULT__SHIFT EQU 0
MOTOR_FAULT__SLW EQU CYREG_PRT2_SLW

/* Sonr_TRG_x4 */
Sonr_TRG_x4__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Sonr_TRG_x4__0__MASK EQU 0x10
Sonr_TRG_x4__0__PC EQU CYREG_PRT12_PC4
Sonr_TRG_x4__0__PORT EQU 12
Sonr_TRG_x4__0__SHIFT EQU 4
Sonr_TRG_x4__AG EQU CYREG_PRT12_AG
Sonr_TRG_x4__BIE EQU CYREG_PRT12_BIE
Sonr_TRG_x4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Sonr_TRG_x4__BYP EQU CYREG_PRT12_BYP
Sonr_TRG_x4__DM0 EQU CYREG_PRT12_DM0
Sonr_TRG_x4__DM1 EQU CYREG_PRT12_DM1
Sonr_TRG_x4__DM2 EQU CYREG_PRT12_DM2
Sonr_TRG_x4__DR EQU CYREG_PRT12_DR
Sonr_TRG_x4__INP_DIS EQU CYREG_PRT12_INP_DIS
Sonr_TRG_x4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Sonr_TRG_x4__MASK EQU 0x10
Sonr_TRG_x4__PORT EQU 12
Sonr_TRG_x4__PRT EQU CYREG_PRT12_PRT
Sonr_TRG_x4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Sonr_TRG_x4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Sonr_TRG_x4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Sonr_TRG_x4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Sonr_TRG_x4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Sonr_TRG_x4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Sonr_TRG_x4__PS EQU CYREG_PRT12_PS
Sonr_TRG_x4__SHIFT EQU 4
Sonr_TRG_x4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Sonr_TRG_x4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Sonr_TRG_x4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Sonr_TRG_x4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Sonr_TRG_x4__SLW EQU CYREG_PRT12_SLW

/* Timer_cycle_TimerUDB */
Timer_cycle_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_cycle_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_cycle_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_cycle_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Timer_cycle_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_cycle_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_cycle_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_cycle_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_cycle_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_cycle_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Timer_cycle_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_cycle_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_cycle_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_cycle_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Timer_cycle_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Timer_cycle_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Timer_cycle_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Timer_cycle_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Timer_cycle_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Timer_cycle_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Timer_cycle_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Timer_cycle_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_cycle_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Timer_cycle_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Timer_cycle_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Timer_cycle_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_cycle_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

/* motor_enc_0 */
motor_enc_0_motor_enc_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
motor_enc_0_motor_enc_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
motor_enc_0_motor_enc_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
motor_enc_0_motor_enc_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
motor_enc_0_motor_enc_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
motor_enc_0_motor_enc_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
motor_enc_0_motor_enc_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
motor_enc_0_motor_enc_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
motor_enc_0_motor_enc_u0__A0_REG EQU CYREG_B0_UDB08_A0
motor_enc_0_motor_enc_u0__A1_REG EQU CYREG_B0_UDB08_A1
motor_enc_0_motor_enc_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
motor_enc_0_motor_enc_u0__D0_REG EQU CYREG_B0_UDB08_D0
motor_enc_0_motor_enc_u0__D1_REG EQU CYREG_B0_UDB08_D1
motor_enc_0_motor_enc_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
motor_enc_0_motor_enc_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
motor_enc_0_motor_enc_u0__F0_REG EQU CYREG_B0_UDB08_F0
motor_enc_0_motor_enc_u0__F1_REG EQU CYREG_B0_UDB08_F1
motor_enc_0_motor_enc_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_enc_0_motor_enc_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_enc_0_motor_enc_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
motor_enc_0_motor_enc_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
motor_enc_0_motor_enc_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
motor_enc_0_motor_enc_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
motor_enc_0_motor_enc_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
motor_enc_0_motor_enc_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
motor_enc_0_motor_enc_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
motor_enc_0_motor_enc_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
motor_enc_0_motor_enc_u1__A0_REG EQU CYREG_B0_UDB09_A0
motor_enc_0_motor_enc_u1__A1_REG EQU CYREG_B0_UDB09_A1
motor_enc_0_motor_enc_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
motor_enc_0_motor_enc_u1__D0_REG EQU CYREG_B0_UDB09_D0
motor_enc_0_motor_enc_u1__D1_REG EQU CYREG_B0_UDB09_D1
motor_enc_0_motor_enc_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
motor_enc_0_motor_enc_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
motor_enc_0_motor_enc_u1__F0_REG EQU CYREG_B0_UDB09_F0
motor_enc_0_motor_enc_u1__F1_REG EQU CYREG_B0_UDB09_F1
motor_enc_0_motor_enc_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
motor_enc_0_motor_enc_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* motor_enc_1 */
motor_enc_1_motor_enc_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
motor_enc_1_motor_enc_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
motor_enc_1_motor_enc_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
motor_enc_1_motor_enc_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
motor_enc_1_motor_enc_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
motor_enc_1_motor_enc_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
motor_enc_1_motor_enc_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
motor_enc_1_motor_enc_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
motor_enc_1_motor_enc_u0__A0_REG EQU CYREG_B1_UDB06_A0
motor_enc_1_motor_enc_u0__A1_REG EQU CYREG_B1_UDB06_A1
motor_enc_1_motor_enc_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
motor_enc_1_motor_enc_u0__D0_REG EQU CYREG_B1_UDB06_D0
motor_enc_1_motor_enc_u0__D1_REG EQU CYREG_B1_UDB06_D1
motor_enc_1_motor_enc_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
motor_enc_1_motor_enc_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
motor_enc_1_motor_enc_u0__F0_REG EQU CYREG_B1_UDB06_F0
motor_enc_1_motor_enc_u0__F1_REG EQU CYREG_B1_UDB06_F1
motor_enc_1_motor_enc_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
motor_enc_1_motor_enc_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
motor_enc_1_motor_enc_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
motor_enc_1_motor_enc_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
motor_enc_1_motor_enc_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
motor_enc_1_motor_enc_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
motor_enc_1_motor_enc_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
motor_enc_1_motor_enc_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
motor_enc_1_motor_enc_u1__A0_REG EQU CYREG_B1_UDB07_A0
motor_enc_1_motor_enc_u1__A1_REG EQU CYREG_B1_UDB07_A1
motor_enc_1_motor_enc_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
motor_enc_1_motor_enc_u1__D0_REG EQU CYREG_B1_UDB07_D0
motor_enc_1_motor_enc_u1__D1_REG EQU CYREG_B1_UDB07_D1
motor_enc_1_motor_enc_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
motor_enc_1_motor_enc_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
motor_enc_1_motor_enc_u1__F0_REG EQU CYREG_B1_UDB07_F0
motor_enc_1_motor_enc_u1__F1_REG EQU CYREG_B1_UDB07_F1

/* motor_enc_2 */
motor_enc_2_motor_enc_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
motor_enc_2_motor_enc_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
motor_enc_2_motor_enc_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
motor_enc_2_motor_enc_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
motor_enc_2_motor_enc_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
motor_enc_2_motor_enc_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
motor_enc_2_motor_enc_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
motor_enc_2_motor_enc_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
motor_enc_2_motor_enc_u0__A0_REG EQU CYREG_B1_UDB04_A0
motor_enc_2_motor_enc_u0__A1_REG EQU CYREG_B1_UDB04_A1
motor_enc_2_motor_enc_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
motor_enc_2_motor_enc_u0__D0_REG EQU CYREG_B1_UDB04_D0
motor_enc_2_motor_enc_u0__D1_REG EQU CYREG_B1_UDB04_D1
motor_enc_2_motor_enc_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
motor_enc_2_motor_enc_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
motor_enc_2_motor_enc_u0__F0_REG EQU CYREG_B1_UDB04_F0
motor_enc_2_motor_enc_u0__F1_REG EQU CYREG_B1_UDB04_F1
motor_enc_2_motor_enc_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
motor_enc_2_motor_enc_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
motor_enc_2_motor_enc_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
motor_enc_2_motor_enc_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
motor_enc_2_motor_enc_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
motor_enc_2_motor_enc_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
motor_enc_2_motor_enc_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
motor_enc_2_motor_enc_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
motor_enc_2_motor_enc_u1__A0_REG EQU CYREG_B1_UDB05_A0
motor_enc_2_motor_enc_u1__A1_REG EQU CYREG_B1_UDB05_A1
motor_enc_2_motor_enc_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
motor_enc_2_motor_enc_u1__D0_REG EQU CYREG_B1_UDB05_D0
motor_enc_2_motor_enc_u1__D1_REG EQU CYREG_B1_UDB05_D1
motor_enc_2_motor_enc_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
motor_enc_2_motor_enc_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
motor_enc_2_motor_enc_u1__F0_REG EQU CYREG_B1_UDB05_F0
motor_enc_2_motor_enc_u1__F1_REG EQU CYREG_B1_UDB05_F1
motor_enc_2_motor_enc_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
motor_enc_2_motor_enc_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* motor_enc_3 */
motor_enc_3_motor_enc_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
motor_enc_3_motor_enc_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
motor_enc_3_motor_enc_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
motor_enc_3_motor_enc_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
motor_enc_3_motor_enc_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
motor_enc_3_motor_enc_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
motor_enc_3_motor_enc_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
motor_enc_3_motor_enc_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
motor_enc_3_motor_enc_u0__A0_REG EQU CYREG_B0_UDB04_A0
motor_enc_3_motor_enc_u0__A1_REG EQU CYREG_B0_UDB04_A1
motor_enc_3_motor_enc_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
motor_enc_3_motor_enc_u0__D0_REG EQU CYREG_B0_UDB04_D0
motor_enc_3_motor_enc_u0__D1_REG EQU CYREG_B0_UDB04_D1
motor_enc_3_motor_enc_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
motor_enc_3_motor_enc_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
motor_enc_3_motor_enc_u0__F0_REG EQU CYREG_B0_UDB04_F0
motor_enc_3_motor_enc_u0__F1_REG EQU CYREG_B0_UDB04_F1
motor_enc_3_motor_enc_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
motor_enc_3_motor_enc_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
motor_enc_3_motor_enc_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
motor_enc_3_motor_enc_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
motor_enc_3_motor_enc_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
motor_enc_3_motor_enc_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
motor_enc_3_motor_enc_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
motor_enc_3_motor_enc_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
motor_enc_3_motor_enc_u1__A0_REG EQU CYREG_B0_UDB05_A0
motor_enc_3_motor_enc_u1__A1_REG EQU CYREG_B0_UDB05_A1
motor_enc_3_motor_enc_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
motor_enc_3_motor_enc_u1__D0_REG EQU CYREG_B0_UDB05_D0
motor_enc_3_motor_enc_u1__D1_REG EQU CYREG_B0_UDB05_D1
motor_enc_3_motor_enc_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
motor_enc_3_motor_enc_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
motor_enc_3_motor_enc_u1__F0_REG EQU CYREG_B0_UDB05_F0
motor_enc_3_motor_enc_u1__F1_REG EQU CYREG_B0_UDB05_F1
motor_enc_3_motor_enc_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
motor_enc_3_motor_enc_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* KeisokuTimer_isr */
KeisokuTimer_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
KeisokuTimer_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
KeisokuTimer_isr__INTC_MASK EQU 0x20000
KeisokuTimer_isr__INTC_NUMBER EQU 17
KeisokuTimer_isr__INTC_PRIOR_NUM EQU 7
KeisokuTimer_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
KeisokuTimer_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
KeisokuTimer_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* KeisokuTimer_TimerHW */
KeisokuTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
KeisokuTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
KeisokuTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
KeisokuTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
KeisokuTimer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
KeisokuTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
KeisokuTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
KeisokuTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
KeisokuTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
KeisokuTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
KeisokuTimer_TimerHW__PM_ACT_MSK EQU 0x01
KeisokuTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
KeisokuTimer_TimerHW__PM_STBY_MSK EQU 0x01
KeisokuTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
KeisokuTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
KeisokuTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* dist8_SW_DET */
dist8_SW_DET__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
dist8_SW_DET__0__MASK EQU 0x04
dist8_SW_DET__0__PC EQU CYREG_PRT4_PC2
dist8_SW_DET__0__PORT EQU 4
dist8_SW_DET__0__SHIFT EQU 2
dist8_SW_DET__AG EQU CYREG_PRT4_AG
dist8_SW_DET__AMUX EQU CYREG_PRT4_AMUX
dist8_SW_DET__BIE EQU CYREG_PRT4_BIE
dist8_SW_DET__BIT_MASK EQU CYREG_PRT4_BIT_MASK
dist8_SW_DET__BYP EQU CYREG_PRT4_BYP
dist8_SW_DET__CTL EQU CYREG_PRT4_CTL
dist8_SW_DET__DM0 EQU CYREG_PRT4_DM0
dist8_SW_DET__DM1 EQU CYREG_PRT4_DM1
dist8_SW_DET__DM2 EQU CYREG_PRT4_DM2
dist8_SW_DET__DR EQU CYREG_PRT4_DR
dist8_SW_DET__INP_DIS EQU CYREG_PRT4_INP_DIS
dist8_SW_DET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
dist8_SW_DET__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
dist8_SW_DET__LCD_EN EQU CYREG_PRT4_LCD_EN
dist8_SW_DET__MASK EQU 0x04
dist8_SW_DET__PORT EQU 4
dist8_SW_DET__PRT EQU CYREG_PRT4_PRT
dist8_SW_DET__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
dist8_SW_DET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
dist8_SW_DET__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
dist8_SW_DET__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
dist8_SW_DET__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
dist8_SW_DET__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
dist8_SW_DET__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
dist8_SW_DET__PS EQU CYREG_PRT4_PS
dist8_SW_DET__SHIFT EQU 2
dist8_SW_DET__SLW EQU CYREG_PRT4_SLW

/* motor_en_reg */
motor_en_reg_Sync_ctrl_reg__0__MASK EQU 0x01
motor_en_reg_Sync_ctrl_reg__0__POS EQU 0
motor_en_reg_Sync_ctrl_reg__1__MASK EQU 0x02
motor_en_reg_Sync_ctrl_reg__1__POS EQU 1
motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
motor_en_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
motor_en_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
motor_en_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
motor_en_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
motor_en_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
motor_en_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
motor_en_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
motor_en_reg_Sync_ctrl_reg__2__MASK EQU 0x04
motor_en_reg_Sync_ctrl_reg__2__POS EQU 2
motor_en_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
motor_en_reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
motor_en_reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
motor_en_reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
motor_en_reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
motor_en_reg_Sync_ctrl_reg__MASK EQU 0x07
motor_en_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motor_en_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
motor_en_reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* Dist4_PVM_CUR */
Dist4_PVM_CUR__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dist4_PVM_CUR__0__MASK EQU 0x40
Dist4_PVM_CUR__0__PC EQU CYREG_PRT3_PC6
Dist4_PVM_CUR__0__PORT EQU 3
Dist4_PVM_CUR__0__SHIFT EQU 6
Dist4_PVM_CUR__AG EQU CYREG_PRT3_AG
Dist4_PVM_CUR__AMUX EQU CYREG_PRT3_AMUX
Dist4_PVM_CUR__BIE EQU CYREG_PRT3_BIE
Dist4_PVM_CUR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Dist4_PVM_CUR__BYP EQU CYREG_PRT3_BYP
Dist4_PVM_CUR__CTL EQU CYREG_PRT3_CTL
Dist4_PVM_CUR__DM0 EQU CYREG_PRT3_DM0
Dist4_PVM_CUR__DM1 EQU CYREG_PRT3_DM1
Dist4_PVM_CUR__DM2 EQU CYREG_PRT3_DM2
Dist4_PVM_CUR__DR EQU CYREG_PRT3_DR
Dist4_PVM_CUR__INP_DIS EQU CYREG_PRT3_INP_DIS
Dist4_PVM_CUR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Dist4_PVM_CUR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Dist4_PVM_CUR__LCD_EN EQU CYREG_PRT3_LCD_EN
Dist4_PVM_CUR__MASK EQU 0x40
Dist4_PVM_CUR__PORT EQU 3
Dist4_PVM_CUR__PRT EQU CYREG_PRT3_PRT
Dist4_PVM_CUR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Dist4_PVM_CUR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Dist4_PVM_CUR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Dist4_PVM_CUR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Dist4_PVM_CUR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Dist4_PVM_CUR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Dist4_PVM_CUR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Dist4_PVM_CUR__PS EQU CYREG_PRT3_PS
Dist4_PVM_CUR__SHIFT EQU 6
Dist4_PVM_CUR__SLW EQU CYREG_PRT3_SLW

/* SubCycleStart */
SubCycleStart__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SubCycleStart__0__MASK EQU 0x40
SubCycleStart__0__PC EQU CYREG_PRT0_PC6
SubCycleStart__0__PORT EQU 0
SubCycleStart__0__SHIFT EQU 6
SubCycleStart__AG EQU CYREG_PRT0_AG
SubCycleStart__AMUX EQU CYREG_PRT0_AMUX
SubCycleStart__BIE EQU CYREG_PRT0_BIE
SubCycleStart__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SubCycleStart__BYP EQU CYREG_PRT0_BYP
SubCycleStart__CTL EQU CYREG_PRT0_CTL
SubCycleStart__DM0 EQU CYREG_PRT0_DM0
SubCycleStart__DM1 EQU CYREG_PRT0_DM1
SubCycleStart__DM2 EQU CYREG_PRT0_DM2
SubCycleStart__DR EQU CYREG_PRT0_DR
SubCycleStart__INP_DIS EQU CYREG_PRT0_INP_DIS
SubCycleStart__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SubCycleStart__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SubCycleStart__LCD_EN EQU CYREG_PRT0_LCD_EN
SubCycleStart__MASK EQU 0x40
SubCycleStart__PORT EQU 0
SubCycleStart__PRT EQU CYREG_PRT0_PRT
SubCycleStart__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SubCycleStart__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SubCycleStart__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SubCycleStart__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SubCycleStart__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SubCycleStart__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SubCycleStart__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SubCycleStart__PS EQU CYREG_PRT0_PS
SubCycleStart__SHIFT EQU 6
SubCycleStart__SLW EQU CYREG_PRT0_SLW

/* sub_cycle_int */
sub_cycle_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sub_cycle_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sub_cycle_int__INTC_MASK EQU 0x40000
sub_cycle_int__INTC_NUMBER EQU 18
sub_cycle_int__INTC_PRIOR_NUM EQU 7
sub_cycle_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
sub_cycle_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sub_cycle_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BMP_SW7_rightR */
BMP_SW7_rightR__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
BMP_SW7_rightR__0__MASK EQU 0x08
BMP_SW7_rightR__0__PC EQU CYREG_PRT3_PC3
BMP_SW7_rightR__0__PORT EQU 3
BMP_SW7_rightR__0__SHIFT EQU 3
BMP_SW7_rightR__AG EQU CYREG_PRT3_AG
BMP_SW7_rightR__AMUX EQU CYREG_PRT3_AMUX
BMP_SW7_rightR__BIE EQU CYREG_PRT3_BIE
BMP_SW7_rightR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BMP_SW7_rightR__BYP EQU CYREG_PRT3_BYP
BMP_SW7_rightR__CTL EQU CYREG_PRT3_CTL
BMP_SW7_rightR__DM0 EQU CYREG_PRT3_DM0
BMP_SW7_rightR__DM1 EQU CYREG_PRT3_DM1
BMP_SW7_rightR__DM2 EQU CYREG_PRT3_DM2
BMP_SW7_rightR__DR EQU CYREG_PRT3_DR
BMP_SW7_rightR__INP_DIS EQU CYREG_PRT3_INP_DIS
BMP_SW7_rightR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BMP_SW7_rightR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BMP_SW7_rightR__LCD_EN EQU CYREG_PRT3_LCD_EN
BMP_SW7_rightR__MASK EQU 0x08
BMP_SW7_rightR__PORT EQU 3
BMP_SW7_rightR__PRT EQU CYREG_PRT3_PRT
BMP_SW7_rightR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BMP_SW7_rightR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BMP_SW7_rightR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BMP_SW7_rightR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BMP_SW7_rightR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BMP_SW7_rightR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BMP_SW7_rightR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BMP_SW7_rightR__PS EQU CYREG_PRT3_PS
BMP_SW7_rightR__SHIFT EQU 3
BMP_SW7_rightR__SLW EQU CYREG_PRT3_SLW

/* Timer_sub_cycle_TimerHW */
Timer_sub_cycle_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_sub_cycle_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_sub_cycle_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_sub_cycle_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_sub_cycle_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_sub_cycle_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_sub_cycle_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_sub_cycle_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_sub_cycle_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_sub_cycle_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_sub_cycle_TimerHW__PM_ACT_MSK EQU 0x02
Timer_sub_cycle_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_sub_cycle_TimerHW__PM_STBY_MSK EQU 0x02
Timer_sub_cycle_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_sub_cycle_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_sub_cycle_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* motor_contl_reg_0 */
motor_contl_reg_0_Sync_ctrl_reg__0__MASK EQU 0x01
motor_contl_reg_0_Sync_ctrl_reg__0__POS EQU 0
motor_contl_reg_0_Sync_ctrl_reg__1__MASK EQU 0x02
motor_contl_reg_0_Sync_ctrl_reg__1__POS EQU 1
motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
motor_contl_reg_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
motor_contl_reg_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
motor_contl_reg_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
motor_contl_reg_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
motor_contl_reg_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
motor_contl_reg_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
motor_contl_reg_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
motor_contl_reg_0_Sync_ctrl_reg__2__MASK EQU 0x04
motor_contl_reg_0_Sync_ctrl_reg__2__POS EQU 2
motor_contl_reg_0_Sync_ctrl_reg__3__MASK EQU 0x08
motor_contl_reg_0_Sync_ctrl_reg__3__POS EQU 3
motor_contl_reg_0_Sync_ctrl_reg__4__MASK EQU 0x10
motor_contl_reg_0_Sync_ctrl_reg__4__POS EQU 4
motor_contl_reg_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
motor_contl_reg_0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
motor_contl_reg_0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
motor_contl_reg_0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
motor_contl_reg_0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
motor_contl_reg_0_Sync_ctrl_reg__MASK EQU 0x1F
motor_contl_reg_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
motor_contl_reg_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
motor_contl_reg_0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* motor_contl_reg_1 */
motor_contl_reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
motor_contl_reg_1_Sync_ctrl_reg__0__POS EQU 0
motor_contl_reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
motor_contl_reg_1_Sync_ctrl_reg__1__POS EQU 1
motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
motor_contl_reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
motor_contl_reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
motor_contl_reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
motor_contl_reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
motor_contl_reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
motor_contl_reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
motor_contl_reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
motor_contl_reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
motor_contl_reg_1_Sync_ctrl_reg__2__POS EQU 2
motor_contl_reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
motor_contl_reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
motor_contl_reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
motor_contl_reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
motor_contl_reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
motor_contl_reg_1_Sync_ctrl_reg__MASK EQU 0x07
motor_contl_reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_contl_reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_contl_reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* WDT_detect_com_err_TimerUDB */
WDT_detect_com_err_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
WDT_detect_com_err_TimerUDB_rstSts_stsreg__0__POS EQU 0
WDT_detect_com_err_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
WDT_detect_com_err_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
WDT_detect_com_err_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
WDT_detect_com_err_TimerUDB_rstSts_stsreg__2__POS EQU 2
WDT_detect_com_err_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
WDT_detect_com_err_TimerUDB_rstSts_stsreg__3__POS EQU 3
WDT_detect_com_err_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
WDT_detect_com_err_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
WDT_detect_com_err_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
WDT_detect_com_err_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
WDT_detect_com_err_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
WDT_detect_com_err_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

/* Direct_dual_8bPWM_0 */
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A0_REG EQU CYREG_B0_UDB10_A0
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__A1_REG EQU CYREG_B0_UDB10_A1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D0_REG EQU CYREG_B0_UDB10_D0
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__D1_REG EQU CYREG_B0_UDB10_D1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F0_REG EQU CYREG_B0_UDB10_F0
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__F1_REG EQU CYREG_B0_UDB10_F1
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Direct_dual_8bPWM_0_Direct_dual_8bPWM_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

/* Direct_dual_8bPWM_1 */
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A0_REG EQU CYREG_B0_UDB03_A0
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__A1_REG EQU CYREG_B0_UDB03_A1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D0_REG EQU CYREG_B0_UDB03_D0
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__D1_REG EQU CYREG_B0_UDB03_D1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F0_REG EQU CYREG_B0_UDB03_F0
Direct_dual_8bPWM_1_Direct_dual_8bPWM_u0__F1_REG EQU CYREG_B0_UDB03_F1

/* Dist_9_Detect_dwn_step */
Dist_9_Detect_dwn_step__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dist_9_Detect_dwn_step__0__MASK EQU 0x02
Dist_9_Detect_dwn_step__0__PC EQU CYREG_PRT0_PC1
Dist_9_Detect_dwn_step__0__PORT EQU 0
Dist_9_Detect_dwn_step__0__SHIFT EQU 1
Dist_9_Detect_dwn_step__AG EQU CYREG_PRT0_AG
Dist_9_Detect_dwn_step__AMUX EQU CYREG_PRT0_AMUX
Dist_9_Detect_dwn_step__BIE EQU CYREG_PRT0_BIE
Dist_9_Detect_dwn_step__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Dist_9_Detect_dwn_step__BYP EQU CYREG_PRT0_BYP
Dist_9_Detect_dwn_step__CTL EQU CYREG_PRT0_CTL
Dist_9_Detect_dwn_step__DM0 EQU CYREG_PRT0_DM0
Dist_9_Detect_dwn_step__DM1 EQU CYREG_PRT0_DM1
Dist_9_Detect_dwn_step__DM2 EQU CYREG_PRT0_DM2
Dist_9_Detect_dwn_step__DR EQU CYREG_PRT0_DR
Dist_9_Detect_dwn_step__INP_DIS EQU CYREG_PRT0_INP_DIS
Dist_9_Detect_dwn_step__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Dist_9_Detect_dwn_step__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Dist_9_Detect_dwn_step__LCD_EN EQU CYREG_PRT0_LCD_EN
Dist_9_Detect_dwn_step__MASK EQU 0x02
Dist_9_Detect_dwn_step__PORT EQU 0
Dist_9_Detect_dwn_step__PRT EQU CYREG_PRT0_PRT
Dist_9_Detect_dwn_step__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Dist_9_Detect_dwn_step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Dist_9_Detect_dwn_step__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Dist_9_Detect_dwn_step__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Dist_9_Detect_dwn_step__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Dist_9_Detect_dwn_step__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Dist_9_Detect_dwn_step__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Dist_9_Detect_dwn_step__PS EQU CYREG_PRT0_PS
Dist_9_Detect_dwn_step__SHIFT EQU 1
Dist_9_Detect_dwn_step__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
