{"vcs1":{"timestamp_begin":1747221905.849491518, "rt":8.14, "ut":8.22, "st":0.63}}
{"vcselab":{"timestamp_begin":1747221914.070533263, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747221914.510646166, "rt":0.43, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747221905.218834375}
{"VCS_COMP_START_TIME": 1747221905.218834375}
{"VCS_COMP_END_TIME": 1747221915.092161672}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483240}}
{"vcselab": {"peak_mem": 183888}}
