{
  "design": {
    "design_info": {
      "boundary_crc": "0xFF982DEAAC3A62F0",
      "device": "xcu55c-fsvh2892-2L-e",
      "gen_directory": "../../../../prj.gen/my_rm/bd/ulp",
      "name": "ulp",
      "pfm_name": "xilinx.com:xd:xilinx_u55c_gen3x16_xdma_2_202110_1:202110.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "ii_level0_wire": "",
      "ulp_cmp": "",
      "axi_ic_ctrl_mgmt_slr1": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "memory_subsystem": "",
      "hmss_0": "",
      "axi_vip_data": "",
      "axi_data_sc": "",
      "satellite_gpio_slice_1": "",
      "ulp_ucs": "",
      "axi_regslice_slr0": "",
      "axi_regslice_slr1": "",
      "axi_regslice_slr2": "",
      "proc_sys_reset_ctrl_slr0": "",
      "proc_sys_reset_ctrl_slr1": "",
      "proc_sys_reset_ctrl_slr2": "",
      "proc_sys_reset_kernel_slr0": "",
      "proc_sys_reset_kernel_slr1": "",
      "proc_sys_reset_kernel_slr2": "",
      "proc_sys_reset_kernel2_slr0": "",
      "proc_sys_reset_kernel2_slr1": "",
      "proc_sys_reset_kernel2_slr2": "",
      "proc_sys_reset_freerun_slr0": "",
      "proc_sys_reset_freerun_slr1": "",
      "proc_sys_reset_freerun_slr2": "",
      "SLR0": {
        "axi_gpio_null": "",
        "axi_vip_ctrl_userpf": "",
        "interconnect_axilite_user": {
          "s00_couplers": {
            "s00_regslice": "",
            "auto_cc": ""
          }
        },
        "regslice_control_userpf": "",
        "regslice_data": "",
        "axi_vip_data": ""
      },
      "SLR1": {
        "axi_gpio_null": "",
        "axi_vip_ctrl_userpf": "",
        "interconnect_axilite_user": {
          "s00_couplers": {
            "s00_regslice": "",
            "auto_cc": ""
          }
        },
        "regslice_control_userpf": "",
        "regslice_data": "",
        "axi_vip_data": ""
      },
      "SLR2": {
        "axi_gpio_null": "",
        "axi_vip_ctrl_userpf": "",
        "interconnect_axilite_user": {
          "s00_couplers": {
            "s00_regslice": "",
            "auto_cc": ""
          }
        },
        "regslice_control_userpf": "",
        "regslice_data": "",
        "axi_vip_data": ""
      }
    },
    "interface_ports": {
      "io_gt_qsfp0_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp0_4x"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "gtx_n": {
            "physical_name": "io_gt_qsfp0_00_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "gtx_p": {
            "physical_name": "io_gt_qsfp0_00_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "grx_n": {
            "physical_name": "io_gt_qsfp0_00_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "grx_p": {
            "physical_name": "io_gt_qsfp0_00_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "io_gt_qsfp1_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp1_4x"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "gtx_n": {
            "physical_name": "io_gt_qsfp1_00_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "gtx_p": {
            "physical_name": "io_gt_qsfp1_00_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "grx_n": {
            "physical_name": "io_gt_qsfp1_00_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "grx_p": {
            "physical_name": "io_gt_qsfp1_00_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "io_clk_qsfp0_refclka_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp0_refclk0"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_qsfp0_refclka_00_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_qsfp0_refclka_00_clk_n",
            "direction": "I"
          }
        }
      },
      "io_clk_qsfp1_refclka_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp1_refclk0"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_qsfp1_refclka_00_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_qsfp1_refclka_00_clk_n",
            "direction": "I"
          }
        }
      },
      "BLP_M_AXI_DATA_C2H_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "2",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "64"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "const_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "BLP_M_AXI_DATA_C2H_00",
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_araddr",
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_arid",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_arready",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_awaddr",
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_awid",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_awready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_awvalid",
            "direction": "O"
          },
          "BID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_bid",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_rid",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_M_AXI_DATA_C2H_00_wvalid",
            "direction": "O"
          }
        }
      },
      "BLP_S_AXI_CTRL_MGMT_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_MGMT_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_00_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_MGMT_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_MGMT_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_MGMT_01_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_USER_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_USER_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_USER_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_USER_03": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_03",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_03_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_DATA_H2C_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "64"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "io_gt_qsfp0_00_gtx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp0_00_gtx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp0_00_grx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp0_00_grx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp1_00_gtx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp1_00_gtx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp1_00_grx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp1_00_grx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_clk_qsfp0_refclka_00_clk_p": {
        "direction": "I"
      },
      "io_clk_qsfp0_refclka_00_clk_n": {
        "direction": "I"
      },
      "io_clk_qsfp1_refclka_00_clk_p": {
        "direction": "I"
      },
      "io_clk_qsfp1_refclka_00_clk_n": {
        "direction": "I"
      },
      "blp_m_data_hbm_temp_00": {
        "type": "data",
        "direction": "O",
        "left": "6",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_m_data_hbm_temp_01": {
        "type": "data",
        "direction": "O",
        "left": "6",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_m_data_memory_calib_complete_00": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_m_irq_cu_00": {
        "type": "intr",
        "direction": "O",
        "left": "127",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "128",
            "value_src": "const_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "blp_m_irq_hbm_cattrip_00": {
        "type": "intr",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "const_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "blp_s_aclk_ctrl_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BLP_S_AXI_CTRL_MGMT_00:BLP_S_AXI_CTRL_MGMT_01:BLP_S_AXI_CTRL_USER_03",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "blp_s_aresetn_ctrl_00",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aclk_freerun_ref_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_freerun_ref_00"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        },
        "pfm_attributes": {
          "CLOCK": "\n    blp_s_aclk_freerun_ref  {id \"2\" is_default \"false\"   proc_sys_reset \"proc_sys_reset_freerun_slr0\"  status \"fixed\"}\n    blp_s_aclk_freerun_ref  {id \"2\" is_default \"false\"   proc_sys_reset \"proc_sys_reset_freerun_slr1\"  status \"fixed\"}\n    blp_s_aclk_freerun_ref  {id \"2\" is_default \"false\"   proc_sys_reset \"proc_sys_reset_freerun_slr2\"  status \"fixed\"}\n"
        }
      },
      "blp_s_aclk_pcie_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BLP_M_AXI_DATA_C2H_00:BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "blp_s_aresetn_pcie_00",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aresetn_ctrl_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "blp_s_aresetn_pcie_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_satellite_ctrl_data_00": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "BLP_M_AXI_DATA_C2H_00_araddr": {
        "direction": "O",
        "left": "38",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_arid": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_arready": {
        "direction": "I"
      },
      "BLP_M_AXI_DATA_C2H_00_arvalid": {
        "direction": "O"
      },
      "BLP_M_AXI_DATA_C2H_00_awaddr": {
        "direction": "O",
        "left": "38",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_awid": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_awready": {
        "direction": "I"
      },
      "BLP_M_AXI_DATA_C2H_00_awvalid": {
        "direction": "O"
      },
      "BLP_M_AXI_DATA_C2H_00_bid": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_bready": {
        "direction": "O"
      },
      "BLP_M_AXI_DATA_C2H_00_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_bvalid": {
        "direction": "I"
      },
      "BLP_M_AXI_DATA_C2H_00_rdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_rid": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_rlast": {
        "direction": "I"
      },
      "BLP_M_AXI_DATA_C2H_00_rready": {
        "direction": "O"
      },
      "BLP_M_AXI_DATA_C2H_00_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_rvalid": {
        "direction": "I"
      },
      "BLP_M_AXI_DATA_C2H_00_wdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_wlast": {
        "direction": "O"
      },
      "BLP_M_AXI_DATA_C2H_00_wready": {
        "direction": "I"
      },
      "BLP_M_AXI_DATA_C2H_00_wstrb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "BLP_M_AXI_DATA_C2H_00_wvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_00_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_00_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_00_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_00_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_00_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_00_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_00_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_00_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_00_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_01_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_01_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_01_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_01_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_01_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_01_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_MGMT_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_01_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_MGMT_01_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_MGMT_01_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_03_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_03_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_03_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_03_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_03_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_03_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_03_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_03_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_03_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_03_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_03_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_rlast": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_wlast": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "ii_level0_wire": {
        "vlnv": "xilinx.com:ip:ii_level0_wire:1.0",
        "xci_name": "ulp_ii_level0_wire_0",
        "xci_path": "ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.xci",
        "inst_hier_path": "ii_level0_wire",
        "interface_ports": {
          "BLP_M_AXI_DATA_C2H_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "blp_m_axi_data_c2h_00",
            "base_address": {
              "minimum": "0x002000000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "BLP_S_AXI_CTRL_MGMT_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_mgmt_00"
          },
          "BLP_S_AXI_CTRL_MGMT_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_mgmt_01"
          },
          "BLP_S_AXI_CTRL_USER_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_00"
          },
          "BLP_S_AXI_CTRL_USER_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_01"
          },
          "BLP_S_AXI_CTRL_USER_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_02"
          },
          "BLP_S_AXI_CTRL_USER_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_03"
          },
          "BLP_S_AXI_DATA_H2C_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_data_h2c_00"
          },
          "ULP_M_AXI_CTRL_MGMT_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_mgmt_00",
            "base_address": {
              "minimum": "0x00800000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_MGMT_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_mgmt_01",
            "base_address": {
              "minimum": "0x01000000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_00",
            "base_address": {
              "minimum": "0x00800000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_01",
            "base_address": {
              "minimum": "0x00C00000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_02",
            "base_address": {
              "minimum": "0x01000000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_03",
            "base_address": {
              "minimum": "0x01400000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_DATA_H2C_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_00",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "ULP_S_AXI_DATA_C2H_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "ulp_s_axi_data_c2h_00"
          }
        },
        "addressing": {
          "address_spaces": {
            "blp_m_axi_data_c2h_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "blp_m_axi_data_c2h_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "HOST_MEM_00": {
                    "name": "HOST_MEM_00",
                    "display_name": "host_mem_00",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_mgmt_00": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_mgmt_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x00800000",
                    "range": "8M",
                    "width": "24",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_mgmt_01": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_mgmt_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x01000000",
                    "range": "2M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_00": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x00800000",
                    "range": "4M",
                    "width": "24",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_01": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x00C00000",
                    "range": "4M",
                    "width": "24",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_02": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_02",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x01000000",
                    "range": "4M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_03": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_03",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x01400000",
                    "range": "2M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "HOST_MEM_00": {
                    "name": "HOST_MEM_00",
                    "display_name": "HOST_MEM_00",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "register"
                  },
                  "HBM_MEM_00": {
                    "name": "HBM_MEM_00",
                    "display_name": "hbm_mem_00",
                    "base_address": "0x00000000",
                    "range": "16G",
                    "width": "34",
                    "usage": "register"
                  },
                  "PLRAM_MEM_00": {
                    "name": "PLRAM_MEM_00",
                    "display_name": "plram_mem_00",
                    "base_address": "0x000400000000",
                    "range": "4M",
                    "width": "35",
                    "usage": "register"
                  },
                  "PLRAM_MEM_01": {
                    "name": "PLRAM_MEM_01",
                    "display_name": "plram_mem_01",
                    "base_address": "0x000400400000",
                    "range": "4M",
                    "width": "35",
                    "usage": "register"
                  },
                  "PLRAM_MEM_02": {
                    "name": "PLRAM_MEM_02",
                    "display_name": "plram_mem_02",
                    "base_address": "0x000401000000",
                    "range": "4M",
                    "width": "35",
                    "usage": "register"
                  },
                  "PLRAM_MEM_03": {
                    "name": "PLRAM_MEM_03",
                    "display_name": "plram_mem_03",
                    "base_address": "0x000401400000",
                    "range": "4M",
                    "width": "35",
                    "usage": "register"
                  },
                  "PLRAM_MEM_04": {
                    "name": "PLRAM_MEM_04",
                    "display_name": "plram_mem_04",
                    "base_address": "0x000402000000",
                    "range": "4M",
                    "width": "35",
                    "usage": "register"
                  },
                  "PLRAM_MEM_05": {
                    "name": "PLRAM_MEM_05",
                    "display_name": "plram_mem_05",
                    "base_address": "0x000402400000",
                    "range": "4M",
                    "width": "35",
                    "usage": "register"
                  },
                  "PROFILE_MEM_00": {
                    "name": "PROFILE_MEM_00",
                    "display_name": "profile_mem_00",
                    "base_address": "0x002400000000",
                    "range": "1M",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "IRQ": " ulp_s_irq_cu_00 { id 0 range 128} "
        }
      },
      "ulp_cmp": {
        "vlnv": "xilinx.com:ip:shell_cmp_subsystem:3.0",
        "xci_name": "ulp_ulp_cmp_0",
        "xci_path": "ip/ulp_ulp_cmp_0/ulp_ulp_cmp_0.xci",
        "inst_hier_path": "ulp_cmp",
        "parameters": {
          "PARTITION_NAME": {
            "value": "ULP"
          },
          "USER_PF_BASE_ADDRESS_ULP": {
            "value": "0x01400000"
          }
        },
        "interface_ports": {
          "s_axi_ctrl_mgmt": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BURST": {
                "value": "0"
              },
              "HAS_CACHE": {
                "value": "0"
              },
              "HAS_LOCK": {
                "value": "0"
              },
              "HAS_QOS": {
                "value": "0"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl_mgmt"
          },
          "s_axi_ctrl_user_debug": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BURST": {
                "value": "0"
              },
              "HAS_CACHE": {
                "value": "0"
              },
              "HAS_LOCK": {
                "value": "0"
              },
              "HAS_QOS": {
                "value": "0"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl_user_debug"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_ctrl_mgmt": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1020000",
                  "range": "4K",
                  "width": "25",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_build_info_reg0;/build_info/S_AXI/reg0;xilinx.com:ip:shell_utils_build_info:1.0;/build_info;S_AXI;NONE;NONE": {
                      "base_address": "0x1020000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi_ctrl_user_debug": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1400000",
                  "range": "64K",
                  "width": "25",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_user_debug_bridge_REG;/user_debug_bridge/S_AXI/REG;xilinx.com:ip:debug_bridge:3.0;/user_debug_bridge;S_AXI;NONE;NONE": {
                      "base_address": "0x1400000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_ic_ctrl_mgmt_slr1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_axi_ic_ctrl_mgmt_slr1_0/ulp_axi_ic_ctrl_mgmt_slr1_0.xci",
        "inst_hier_path": "axi_ic_ctrl_mgmt_slr1",
        "xci_name": "ulp_axi_ic_ctrl_mgmt_slr1_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ulp_xbar_0",
            "xci_path": "ip/ulp_xbar_0/ulp_xbar_0.xci",
            "inst_hier_path": "axi_ic_ctrl_mgmt_slr1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_ic_ctrl_mgmt_slr1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_ic_ctrl_mgmt_slr1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_ic_ctrl_mgmt_slr1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_ic_ctrl_mgmt_slr1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_ic_ctrl_mgmt_slr1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "memory_subsystem": {
        "vlnv": "xilinx.com:ip:sdx_memory_subsystem:1.0",
        "xci_name": "ulp_memory_subsystem_0",
        "xci_path": "ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0.xci",
        "inst_hier_path": "memory_subsystem",
        "parameters": {
          "ADVANCED_PROPERTIES": {
            "value": "                                                                  resource_access_constraints {                                                                    S00_AXI {PLRAM_MEM00 PLRAM_MEM01}                                                             S01_AXI {PLRAM_MEM02 PLRAM_MEM03}                                               S02_AXI {PLRAM_MEM04 PLRAM_MEM05 M00_AXI_MEM00}     }                                                                                            resource_map_replication {                                                                     S00_AXI {} S01_AXI {} S02_AXI {}     }                                                                                            __temp_dsa_info {        axi_passthrough {           M00_AXI {            offset 0x002000000000             range 16G            slr SLR2          }        }      }      plram_specifications {                                                                         { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 }       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 }       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 }       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 }       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 }       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 }     }                                                                                        "
          },
          "NUM_CLKS": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "35"
              }
            },
            "memory_map_ref": "S00_AXI"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "35"
              }
            },
            "memory_map_ref": "S01_AXI"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "38"
              }
            },
            "memory_map_ref": "S02_AXI"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "38"
              }
            },
            "address_space_ref": "M00_AXI",
            "base_address": {
              "minimum": "0x002000000000",
              "maximum": "0x0023FFFFFFFF",
              "width": "38"
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "PLRAM_MEM00;/memory/plram_mem00/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/memory/plram_mem00;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "PLRAM_MEM01;/memory/plram_mem01/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/memory/plram_mem01;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "PLRAM_MEM02;/memory/plram_mem02/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/memory/plram_mem02;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "PLRAM_MEM03;/memory/plram_mem03/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/memory/plram_mem03;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_AXI": {
              "address_blocks": {
                "PLRAM_MEM04": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "PLRAM_MEM04;/memory/plram_mem04/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/memory/plram_mem04;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM05": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "PLRAM_MEM05;/memory/plram_mem05/S_AXI/Mem0;xilinx.com:ip:axi_bram_ctrl:4.1;/memory/plram_mem05;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                },
                "M00_AXI_MEM00": {
                  "base_address": "0x2000000000",
                  "range": "16G",
                  "width": "38",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::M00_AXI_MEM00;/M00_AXI/Reg;xilinx.com:sdx_mem_ss:passthru:1.0;/;M00_AXI;NONE;NONE": {
                      "base_address": "0x2000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "M00_AXI": {
              "range": "256G",
              "width": "38",
              "local_memory_map": {
                "name": "M00_AXI",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M00_AXI:APERTURE_0": {
                    "name": "M00_AXI:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "MEMSS": "                       \n  PLRAM {                                      \n    PLRAM_MEM00 \"auto true\"                           \n    PLRAM_MEM01 \"auto true\"                           \n    PLRAM_MEM02 \"auto true\"                           \n    PLRAM_MEM03 \"auto true\"\n    PLRAM_MEM04 \"auto true\"\n    PLRAM_MEM05 \"auto true\"\n  }\n  HOST {\n    M00_AXI_MEM00 \"\"\n  }                                          \n"
        }
      },
      "hmss_0": {
        "vlnv": "xilinx.com:ip:hbm_memory_subsystem:2.0",
        "xci_name": "ulp_hmss_0_0",
        "xci_path": "ip/ulp_hmss_0_0/ulp_hmss_0_0.xci",
        "inst_hier_path": "hmss_0",
        "parameters": {
          "DISABLE_HBM_REF_CLK_BUFG": {
            "value": "true"
          },
          "S00_DATA_WIDTH": {
            "value": "512"
          },
          "S00_SLR": {
            "value": "SLR2"
          }
        },
        "interface_ports": {
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "23"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "S_AXI_CTRL"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "34"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "memory_map_ref": "S00_AXI"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CTRL": {
              "address_blocks": {
                "HBM_CTRL00": {
                  "base_address": "0x000000",
                  "range": "4M",
                  "width": "22",
                  "usage": "register",
                  "bank_blocks": {
                    "HBM_CTRL00;/hbm_inst/SAPB_0/Reg;xilinx.com:ip:hbm:1.0;/hbm_inst;SAPB_0;NONE;NONE": {
                      "base_address": "0x000000",
                      "range": "4M",
                      "width": "22",
                      "usage": "register"
                    }
                  }
                },
                "HBM_CTRL01": {
                  "base_address": "0x400000",
                  "range": "4M",
                  "width": "23",
                  "usage": "register",
                  "bank_blocks": {
                    "HBM_CTRL01;/hbm_inst/SAPB_1/Reg;xilinx.com:ip:hbm:1.0;/hbm_inst;SAPB_1;NONE;NONE": {
                      "base_address": "0x400000",
                      "range": "4M",
                      "width": "22",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "S00_AXI": {
              "address_blocks": {
                "HBM_MEM00": {
                  "base_address": "0x000000000",
                  "range": "512M",
                  "width": "29",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM00;/hbm_inst/SAXI_12_8HI/HBM_MEM00;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM01": {
                  "base_address": "0x020000000",
                  "range": "512M",
                  "width": "30",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM01;/hbm_inst/SAXI_12_8HI/HBM_MEM01;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x020000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM02": {
                  "base_address": "0x040000000",
                  "range": "512M",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM02;/hbm_inst/SAXI_12_8HI/HBM_MEM02;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x040000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM03": {
                  "base_address": "0x060000000",
                  "range": "512M",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM03;/hbm_inst/SAXI_12_8HI/HBM_MEM03;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x060000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM04": {
                  "base_address": "0x080000000",
                  "range": "512M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM04;/hbm_inst/SAXI_12_8HI/HBM_MEM04;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x080000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM05": {
                  "base_address": "0x0A0000000",
                  "range": "512M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM05;/hbm_inst/SAXI_12_8HI/HBM_MEM05;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x0A0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM06": {
                  "base_address": "0x0C0000000",
                  "range": "512M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM06;/hbm_inst/SAXI_12_8HI/HBM_MEM06;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x0C0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM07": {
                  "base_address": "0x0E0000000",
                  "range": "512M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM07;/hbm_inst/SAXI_12_8HI/HBM_MEM07;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x0E0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM08": {
                  "base_address": "0x100000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM08;/hbm_inst/SAXI_12_8HI/HBM_MEM08;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x100000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM09": {
                  "base_address": "0x120000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM09;/hbm_inst/SAXI_12_8HI/HBM_MEM09;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x120000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM10": {
                  "base_address": "0x140000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM10;/hbm_inst/SAXI_12_8HI/HBM_MEM10;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x140000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM11": {
                  "base_address": "0x160000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM11;/hbm_inst/SAXI_12_8HI/HBM_MEM11;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x160000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM12": {
                  "base_address": "0x180000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM12;/hbm_inst/SAXI_12_8HI/HBM_MEM12;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x180000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM13": {
                  "base_address": "0x1A0000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM13;/hbm_inst/SAXI_12_8HI/HBM_MEM13;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x1A0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM14": {
                  "base_address": "0x1C0000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM14;/hbm_inst/SAXI_12_8HI/HBM_MEM14;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x1C0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM15": {
                  "base_address": "0x1E0000000",
                  "range": "512M",
                  "width": "33",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM15;/hbm_inst/SAXI_12_8HI/HBM_MEM15;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x1E0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM16": {
                  "base_address": "0x200000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM16;/hbm_inst/SAXI_12_8HI/HBM_MEM16;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x200000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM17": {
                  "base_address": "0x220000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM17;/hbm_inst/SAXI_12_8HI/HBM_MEM17;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x220000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM18": {
                  "base_address": "0x240000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM18;/hbm_inst/SAXI_12_8HI/HBM_MEM18;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x240000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM19": {
                  "base_address": "0x260000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM19;/hbm_inst/SAXI_12_8HI/HBM_MEM19;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x260000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM20": {
                  "base_address": "0x280000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM20;/hbm_inst/SAXI_12_8HI/HBM_MEM20;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x280000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM21": {
                  "base_address": "0x2A0000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM21;/hbm_inst/SAXI_12_8HI/HBM_MEM21;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x2A0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM22": {
                  "base_address": "0x2C0000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM22;/hbm_inst/SAXI_12_8HI/HBM_MEM22;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x2C0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM23": {
                  "base_address": "0x2E0000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM23;/hbm_inst/SAXI_12_8HI/HBM_MEM23;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x2E0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM24": {
                  "base_address": "0x300000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM24;/hbm_inst/SAXI_12_8HI/HBM_MEM24;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x300000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM25": {
                  "base_address": "0x320000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM25;/hbm_inst/SAXI_12_8HI/HBM_MEM25;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x320000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM26": {
                  "base_address": "0x340000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM26;/hbm_inst/SAXI_12_8HI/HBM_MEM26;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x340000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM27": {
                  "base_address": "0x360000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM27;/hbm_inst/SAXI_12_8HI/HBM_MEM27;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x360000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM28": {
                  "base_address": "0x380000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM28;/hbm_inst/SAXI_12_8HI/HBM_MEM28;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x380000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM29": {
                  "base_address": "0x3A0000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM29;/hbm_inst/SAXI_12_8HI/HBM_MEM29;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x3A0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM30": {
                  "base_address": "0x3C0000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM30;/hbm_inst/SAXI_12_8HI/HBM_MEM30;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x3C0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM31": {
                  "base_address": "0x3E0000000",
                  "range": "512M",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM31;/hbm_inst/SAXI_12_8HI/HBM_MEM31;xilinx.com:ip:hbm:1.0;/hbm_inst;SAXI_12_8HI;NONE;NONE": {
                      "base_address": "0x3E0000000",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "MEMSS": "HBM {  HBM_MEM00 \"auto preferred\"  HBM_MEM01 \"auto true\"  HBM_MEM02 \"auto true\"  HBM_MEM03 \"auto true\"  HBM_MEM04 \"auto true\"  HBM_MEM05 \"auto true\"  HBM_MEM06 \"auto true\"  HBM_MEM07 \"auto true\"  HBM_MEM08 \"auto true\"  HBM_MEM09 \"auto true\"  HBM_MEM10 \"auto true\"  HBM_MEM11 \"auto true\"  HBM_MEM12 \"auto true\"  HBM_MEM13 \"auto true\"  HBM_MEM14 \"auto true\"  HBM_MEM15 \"auto true\"  HBM_MEM16 \"auto true\"  HBM_MEM17 \"auto true\"  HBM_MEM18 \"auto true\"  HBM_MEM19 \"auto true\"  HBM_MEM20 \"auto true\"  HBM_MEM21 \"auto true\"  HBM_MEM22 \"auto true\"  HBM_MEM23 \"auto true\"  HBM_MEM24 \"auto true\"  HBM_MEM25 \"auto true\"  HBM_MEM26 \"auto true\"  HBM_MEM27 \"auto true\"  HBM_MEM28 \"auto true\"  HBM_MEM29 \"auto true\"  HBM_MEM30 \"auto true\"  HBM_MEM31 \"auto true\"  } "
        }
      },
      "axi_vip_data": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "ulp_axi_vip_data_0",
        "xci_path": "ip/ulp_axi_vip_data_0/ulp_axi_vip_data_0.xci",
        "inst_hier_path": "axi_vip_data",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_data_sc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "ulp_axi_data_sc_0",
        "xci_path": "ip/ulp_axi_data_sc_0/ulp_axi_data_sc_0.xci",
        "inst_hier_path": "axi_data_sc",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "satellite_gpio_slice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_satellite_gpio_slice_1_0",
        "xci_path": "ip/ulp_satellite_gpio_slice_1_0/ulp_satellite_gpio_slice_1_0.xci",
        "inst_hier_path": "satellite_gpio_slice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "ulp_ucs": {
        "vlnv": "xilinx.com:ip:shell_ucs_subsystem:3.0",
        "xci_name": "ulp_ulp_ucs_0",
        "xci_path": "ip/ulp_ulp_ucs_0/ulp_ulp_ucs_0.xci",
        "inst_hier_path": "ulp_ucs",
        "parameters": {
          "HAS_HBM_CLK": {
            "value": "3"
          },
          "NUM_SLR": {
            "value": "3"
          }
        },
        "interface_ports": {
          "s_axi_ctrl_mgmt": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl_mgmt"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_ctrl_mgmt": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1000000",
                  "range": "128K",
                  "width": "25",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_build_info_reg0;/build_info/S_AXI/reg0;xilinx.com:ip:shell_utils_build_info:1.0;/build_info;S_AXI;NONE;NONE": {
                      "base_address": "0x1000000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_gpio_gapping_demand_Reg;/gapping_demand/gpio_gapping_demand/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/gapping_demand/gpio_gapping_demand;S_AXI;NONE;NONE": {
                      "base_address": "0x1001000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_gpio_ucs_control_status_Reg;/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/ucs_control_status/gpio_ucs_control_status;S_AXI;NONE;NONE": {
                      "base_address": "0x1002000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_clkwiz_aclk_kernel_00_Reg;/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg;xilinx.com:ip:clk_wiz:6.0;/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00;s_axi_lite;NONE;NONE": {
                      "base_address": "0x1003000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_clkwiz_aclk_kernel_01_Reg;/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg;xilinx.com:ip:clk_wiz:6.0;/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01;s_axi_lite;NONE;NONE": {
                      "base_address": "0x1004000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_kernel_00_reg0;/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk_kernel_00;S_AXI;NONE;NONE": {
                      "base_address": "0x1009000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_kernel_01_reg0;/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk_kernel_01;S_AXI;NONE;NONE": {
                      "base_address": "0x100A000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_clkwiz_hbm_Reg;/aclk_hbm_hierarchy/clkwiz_hbm/s_axi_lite/Reg;xilinx.com:ip:clk_wiz:6.0;/aclk_hbm_hierarchy/clkwiz_hbm;s_axi_lite;NONE;NONE": {
                      "base_address": "0x100F000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_hbm_reg0;/frequency_counters/frequency_counter_aclk_hbm/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk_hbm;S_AXI;NONE;NONE": {
                      "base_address": "0x1010000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_reg0;/frequency_counters/frequency_counter_aclk/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk;S_AXI;NONE;NONE": {
                      "base_address": "0x1011000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "CLOCK": "\n    aclk_kernel_00  {id \"0\" is_default \"true\"   proc_sys_reset \"proc_sys_reset_kernel_slr0\"  status \"scalable\"}\n    aclk_kernel_00  {id \"0\" is_default \"true\"   proc_sys_reset \"proc_sys_reset_kernel_slr1\"  status \"scalable\"}\n    aclk_kernel_00  {id \"0\" is_default \"true\"   proc_sys_reset \"proc_sys_reset_kernel_slr2\"  status \"scalable\"}\n    aclk_kernel_01  {id \"1\" is_default \"false\"  proc_sys_reset \"proc_sys_reset_kernel2_slr0\" status \"scalable\"}\n    aclk_kernel_01  {id \"1\" is_default \"false\"  proc_sys_reset \"proc_sys_reset_kernel2_slr1\" status \"scalable\"}\n    aclk_kernel_01  {id \"1\" is_default \"false\"  proc_sys_reset \"proc_sys_reset_kernel2_slr2\" status \"scalable\"}\n"
        }
      },
      "axi_regslice_slr0": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_axi_regslice_slr0_0",
        "xci_path": "ip/ulp_axi_regslice_slr0_0/ulp_axi_regslice_slr0_0.xci",
        "inst_hier_path": "axi_regslice_slr0",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "2"
          },
          "PIPELINES_MASTER_AR": {
            "value": "0"
          },
          "PIPELINES_MASTER_AW": {
            "value": "0"
          },
          "PIPELINES_MASTER_B": {
            "value": "0"
          },
          "PIPELINES_MASTER_R": {
            "value": "0"
          },
          "PIPELINES_MASTER_W": {
            "value": "0"
          },
          "PIPELINES_MIDDLE_AR": {
            "value": "1"
          },
          "PIPELINES_MIDDLE_AW": {
            "value": "1"
          },
          "PIPELINES_MIDDLE_B": {
            "value": "1"
          },
          "PIPELINES_MIDDLE_R": {
            "value": "1"
          },
          "PIPELINES_MIDDLE_W": {
            "value": "1"
          },
          "PIPELINES_SLAVE_AR": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AW": {
            "value": "0"
          },
          "PIPELINES_SLAVE_B": {
            "value": "0"
          },
          "PIPELINES_SLAVE_R": {
            "value": "0"
          },
          "PIPELINES_SLAVE_W": {
            "value": "0"
          },
          "REG_AR": {
            "value": "15"
          },
          "REG_AW": {
            "value": "15"
          },
          "REG_B": {
            "value": "15"
          },
          "REG_R": {
            "value": "15"
          },
          "REG_W": {
            "value": "15"
          },
          "USE_AUTOPIPELINING": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_regslice_slr1": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_axi_regslice_slr1_0",
        "xci_path": "ip/ulp_axi_regslice_slr1_0/ulp_axi_regslice_slr1_0.xci",
        "inst_hier_path": "axi_regslice_slr1",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER_AR": {
            "value": "0"
          },
          "PIPELINES_MASTER_AW": {
            "value": "0"
          },
          "PIPELINES_MASTER_B": {
            "value": "0"
          },
          "PIPELINES_MASTER_R": {
            "value": "0"
          },
          "PIPELINES_MASTER_W": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AR": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AW": {
            "value": "0"
          },
          "PIPELINES_SLAVE_B": {
            "value": "0"
          },
          "PIPELINES_SLAVE_R": {
            "value": "0"
          },
          "PIPELINES_SLAVE_W": {
            "value": "0"
          },
          "REG_AR": {
            "value": "15"
          },
          "REG_AW": {
            "value": "15"
          },
          "REG_B": {
            "value": "15"
          },
          "REG_R": {
            "value": "15"
          },
          "REG_W": {
            "value": "15"
          },
          "USE_AUTOPIPELINING": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_regslice_slr2": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_axi_regslice_slr2_0",
        "xci_path": "ip/ulp_axi_regslice_slr2_0/ulp_axi_regslice_slr2_0.xci",
        "inst_hier_path": "axi_regslice_slr2",
        "parameters": {
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "proc_sys_reset_ctrl_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_ctrl_slr0_0",
        "xci_path": "ip/ulp_proc_sys_reset_ctrl_slr0_0/ulp_proc_sys_reset_ctrl_slr0_0.xci",
        "inst_hier_path": "proc_sys_reset_ctrl_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "proc_sys_reset_ctrl_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_ctrl_slr1_0",
        "xci_path": "ip/ulp_proc_sys_reset_ctrl_slr1_0/ulp_proc_sys_reset_ctrl_slr1_0.xci",
        "inst_hier_path": "proc_sys_reset_ctrl_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "proc_sys_reset_ctrl_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_ctrl_slr2_0",
        "xci_path": "ip/ulp_proc_sys_reset_ctrl_slr2_0/ulp_proc_sys_reset_ctrl_slr2_0.xci",
        "inst_hier_path": "proc_sys_reset_ctrl_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "proc_sys_reset_kernel_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_kernel_slr0_0",
        "xci_path": "ip/ulp_proc_sys_reset_kernel_slr0_0/ulp_proc_sys_reset_kernel_slr0_0.xci",
        "inst_hier_path": "proc_sys_reset_kernel_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "proc_sys_reset_kernel_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_kernel_slr1_0",
        "xci_path": "ip/ulp_proc_sys_reset_kernel_slr1_0/ulp_proc_sys_reset_kernel_slr1_0.xci",
        "inst_hier_path": "proc_sys_reset_kernel_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "proc_sys_reset_kernel_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_kernel_slr2_0",
        "xci_path": "ip/ulp_proc_sys_reset_kernel_slr2_0/ulp_proc_sys_reset_kernel_slr2_0.xci",
        "inst_hier_path": "proc_sys_reset_kernel_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "proc_sys_reset_kernel2_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_kernel2_slr0_0",
        "xci_path": "ip/ulp_proc_sys_reset_kernel2_slr0_0/ulp_proc_sys_reset_kernel2_slr0_0.xci",
        "inst_hier_path": "proc_sys_reset_kernel2_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "proc_sys_reset_kernel2_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_kernel2_slr1_0",
        "xci_path": "ip/ulp_proc_sys_reset_kernel2_slr1_0/ulp_proc_sys_reset_kernel2_slr1_0.xci",
        "inst_hier_path": "proc_sys_reset_kernel2_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "proc_sys_reset_kernel2_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_kernel2_slr2_0",
        "xci_path": "ip/ulp_proc_sys_reset_kernel2_slr2_0/ulp_proc_sys_reset_kernel2_slr2_0.xci",
        "inst_hier_path": "proc_sys_reset_kernel2_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "proc_sys_reset_freerun_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_freerun_slr0_0",
        "xci_path": "ip/ulp_proc_sys_reset_freerun_slr0_0/ulp_proc_sys_reset_freerun_slr0_0.xci",
        "inst_hier_path": "proc_sys_reset_freerun_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "proc_sys_reset_freerun_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_freerun_slr1_0",
        "xci_path": "ip/ulp_proc_sys_reset_freerun_slr1_0/ulp_proc_sys_reset_freerun_slr1_0.xci",
        "inst_hier_path": "proc_sys_reset_freerun_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "proc_sys_reset_freerun_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_proc_sys_reset_freerun_slr2_0",
        "xci_path": "ip/ulp_proc_sys_reset_freerun_slr2_0/ulp_proc_sys_reset_freerun_slr2_0.xci",
        "inst_hier_path": "proc_sys_reset_freerun_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "SLR0": {
        "interface_ports": {
          "s_axi_ctrl_user": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_data": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_sdx_memory": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aclk_pcie": {
            "type": "clk",
            "direction": "I"
          },
          "kernel_clk_1": {
            "type": "clk",
            "direction": "I"
          },
          "kernel_clk_2": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_pcie": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel2": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ulp_axi_gpio_null_0",
            "xci_path": "ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xci",
            "inst_hier_path": "SLR0/axi_gpio_null"
          },
          "axi_vip_ctrl_userpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_ctrl_userpf_0",
            "xci_path": "ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.xci",
            "inst_hier_path": "SLR0/axi_vip_ctrl_userpf",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ulp_interconnect_axilite_user_0/ulp_interconnect_axilite_user_0.xci",
            "inst_hier_path": "SLR0/interconnect_axilite_user",
            "xci_name": "ulp_interconnect_axilite_user_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ulp_s00_regslice_6",
                    "xci_path": "ip/ulp_s00_regslice_6/ulp_s00_regslice_6.xci",
                    "inst_hier_path": "SLR0/interconnect_axilite_user/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ulp_auto_cc_0",
                    "xci_path": "ip/ulp_auto_cc_0/ulp_auto_cc_0.xci",
                    "inst_hier_path": "SLR0/interconnect_axilite_user/s00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_cc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"} M32_AXI {memport \"M_AXI_GP\"} M33_AXI {memport \"M_AXI_GP\"} M34_AXI {memport \"M_AXI_GP\"} M35_AXI {memport \"M_AXI_GP\"} M36_AXI {memport \"M_AXI_GP\"} M37_AXI {memport \"M_AXI_GP\"} M38_AXI {memport \"M_AXI_GP\"} M39_AXI {memport \"M_AXI_GP\"} M40_AXI {memport \"M_AXI_GP\"} M41_AXI {memport \"M_AXI_GP\"} M42_AXI {memport \"M_AXI_GP\"} M43_AXI {memport \"M_AXI_GP\"} M44_AXI {memport \"M_AXI_GP\"} M45_AXI {memport \"M_AXI_GP\"} M46_AXI {memport \"M_AXI_GP\"} M47_AXI {memport \"M_AXI_GP\"} M48_AXI {memport \"M_AXI_GP\"} M49_AXI {memport \"M_AXI_GP\"} M50_AXI {memport \"M_AXI_GP\"} M51_AXI {memport \"M_AXI_GP\"} M52_AXI {memport \"M_AXI_GP\"} M53_AXI {memport \"M_AXI_GP\"} M54_AXI {memport \"M_AXI_GP\"} M55_AXI {memport \"M_AXI_GP\"} M56_AXI {memport \"M_AXI_GP\"} M57_AXI {memport \"M_AXI_GP\"} M58_AXI {memport \"M_AXI_GP\"} M59_AXI {memport \"M_AXI_GP\"} M60_AXI {memport \"M_AXI_GP\"} M61_AXI {memport \"M_AXI_GP\"} M62_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "regslice_control_userpf": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_control_userpf_0",
            "xci_path": "ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.xci",
            "inst_hier_path": "SLR0/regslice_control_userpf",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_data_0",
            "xci_path": "ip/ulp_regslice_data_0/ulp_regslice_data_0.xci",
            "inst_hier_path": "SLR0/regslice_data",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "4"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_data_1",
            "xci_path": "ip/ulp_axi_vip_data_1/ulp_axi_vip_data_1.xci",
            "inst_hier_path": "SLR0/axi_vip_data",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "interconnect_axilite_user/S00_AXI",
              "regslice_control_userpf/M_AXI"
            ]
          },
          "axi_vip_ctrl_userpf_M_AXI": {
            "interface_ports": [
              "axi_vip_ctrl_userpf/M_AXI",
              "regslice_control_userpf/S_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_data_M_AXI": {
            "interface_ports": [
              "m_axi_sdx_memory",
              "regslice_data/M_AXI"
            ]
          },
          "s_axi_ctrl_user_1": {
            "interface_ports": [
              "s_axi_ctrl_user",
              "axi_vip_ctrl_userpf/S_AXI"
            ]
          },
          "s_axi_data_1": {
            "interface_ports": [
              "s_axi_data",
              "axi_vip_data/S_AXI"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_1": {
            "ports": [
              "aclk_ctrl",
              "axi_gpio_null/s_axi_aclk",
              "interconnect_axilite_user/M00_ACLK"
            ]
          },
          "aclk_pcie_1": {
            "ports": [
              "aclk_pcie",
              "axi_vip_ctrl_userpf/aclk",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "regslice_control_userpf/aclk"
            ]
          },
          "aresetn_ctrl_1": {
            "ports": [
              "aresetn_ctrl",
              "axi_gpio_null/s_axi_aresetn",
              "interconnect_axilite_user/M00_ARESETN"
            ]
          },
          "aresetn_kernel_1": {
            "ports": [
              "aresetn_kernel",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "aresetn_pcie_1": {
            "ports": [
              "aresetn_pcie",
              "axi_vip_ctrl_userpf/aresetn",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "regslice_control_userpf/aresetn"
            ]
          },
          "kernel_clk_1_1": {
            "ports": [
              "kernel_clk_1",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          }
        }
      },
      "SLR1": {
        "interface_ports": {
          "s_axi_ctrl_user": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_data": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_sdx_memory": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aclk_pcie": {
            "type": "clk",
            "direction": "I"
          },
          "kernel_clk_1": {
            "type": "clk",
            "direction": "I"
          },
          "kernel_clk_2": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_pcie": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel2": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ulp_axi_gpio_null_1",
            "xci_path": "ip/ulp_axi_gpio_null_1/ulp_axi_gpio_null_1.xci",
            "inst_hier_path": "SLR1/axi_gpio_null"
          },
          "axi_vip_ctrl_userpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_ctrl_userpf_1",
            "xci_path": "ip/ulp_axi_vip_ctrl_userpf_1/ulp_axi_vip_ctrl_userpf_1.xci",
            "inst_hier_path": "SLR1/axi_vip_ctrl_userpf",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ulp_interconnect_axilite_user_1/ulp_interconnect_axilite_user_1.xci",
            "inst_hier_path": "SLR1/interconnect_axilite_user",
            "xci_name": "ulp_interconnect_axilite_user_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ulp_s00_regslice_7",
                    "xci_path": "ip/ulp_s00_regslice_7/ulp_s00_regslice_7.xci",
                    "inst_hier_path": "SLR1/interconnect_axilite_user/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ulp_auto_cc_1",
                    "xci_path": "ip/ulp_auto_cc_1/ulp_auto_cc_1.xci",
                    "inst_hier_path": "SLR1/interconnect_axilite_user/s00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_cc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"} M32_AXI {memport \"M_AXI_GP\"} M33_AXI {memport \"M_AXI_GP\"} M34_AXI {memport \"M_AXI_GP\"} M35_AXI {memport \"M_AXI_GP\"} M36_AXI {memport \"M_AXI_GP\"} M37_AXI {memport \"M_AXI_GP\"} M38_AXI {memport \"M_AXI_GP\"} M39_AXI {memport \"M_AXI_GP\"} M40_AXI {memport \"M_AXI_GP\"} M41_AXI {memport \"M_AXI_GP\"} M42_AXI {memport \"M_AXI_GP\"} M43_AXI {memport \"M_AXI_GP\"} M44_AXI {memport \"M_AXI_GP\"} M45_AXI {memport \"M_AXI_GP\"} M46_AXI {memport \"M_AXI_GP\"} M47_AXI {memport \"M_AXI_GP\"} M48_AXI {memport \"M_AXI_GP\"} M49_AXI {memport \"M_AXI_GP\"} M50_AXI {memport \"M_AXI_GP\"} M51_AXI {memport \"M_AXI_GP\"} M52_AXI {memport \"M_AXI_GP\"} M53_AXI {memport \"M_AXI_GP\"} M54_AXI {memport \"M_AXI_GP\"} M55_AXI {memport \"M_AXI_GP\"} M56_AXI {memport \"M_AXI_GP\"} M57_AXI {memport \"M_AXI_GP\"} M58_AXI {memport \"M_AXI_GP\"} M59_AXI {memport \"M_AXI_GP\"} M60_AXI {memport \"M_AXI_GP\"} M61_AXI {memport \"M_AXI_GP\"} M62_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "regslice_control_userpf": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_control_userpf_1",
            "xci_path": "ip/ulp_regslice_control_userpf_1/ulp_regslice_control_userpf_1.xci",
            "inst_hier_path": "SLR1/regslice_control_userpf",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_data_1",
            "xci_path": "ip/ulp_regslice_data_1/ulp_regslice_data_1.xci",
            "inst_hier_path": "SLR1/regslice_data",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "4"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_data_2",
            "xci_path": "ip/ulp_axi_vip_data_2/ulp_axi_vip_data_2.xci",
            "inst_hier_path": "SLR1/axi_vip_data",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "interconnect_axilite_user/S00_AXI",
              "regslice_control_userpf/M_AXI"
            ]
          },
          "axi_vip_ctrl_userpf_M_AXI": {
            "interface_ports": [
              "axi_vip_ctrl_userpf/M_AXI",
              "regslice_control_userpf/S_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_data_M_AXI": {
            "interface_ports": [
              "m_axi_sdx_memory",
              "regslice_data/M_AXI"
            ]
          },
          "s_axi_ctrl_user_1": {
            "interface_ports": [
              "s_axi_ctrl_user",
              "axi_vip_ctrl_userpf/S_AXI"
            ]
          },
          "s_axi_data_1": {
            "interface_ports": [
              "s_axi_data",
              "axi_vip_data/S_AXI"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_1": {
            "ports": [
              "aclk_ctrl",
              "axi_gpio_null/s_axi_aclk",
              "interconnect_axilite_user/M00_ACLK"
            ]
          },
          "aclk_pcie_1": {
            "ports": [
              "aclk_pcie",
              "axi_vip_ctrl_userpf/aclk",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "regslice_control_userpf/aclk"
            ]
          },
          "aresetn_ctrl_1": {
            "ports": [
              "aresetn_ctrl",
              "axi_gpio_null/s_axi_aresetn",
              "interconnect_axilite_user/M00_ARESETN"
            ]
          },
          "aresetn_kernel_1": {
            "ports": [
              "aresetn_kernel",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "aresetn_pcie_1": {
            "ports": [
              "aresetn_pcie",
              "axi_vip_ctrl_userpf/aresetn",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "regslice_control_userpf/aresetn"
            ]
          },
          "kernel_clk_1_1": {
            "ports": [
              "kernel_clk_1",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          }
        }
      },
      "SLR2": {
        "interface_ports": {
          "s_axi_ctrl_user": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_data": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_sdx_memory": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk_ctrl": {
            "type": "clk",
            "direction": "I"
          },
          "aclk_pcie": {
            "type": "clk",
            "direction": "I"
          },
          "kernel_clk_1": {
            "type": "clk",
            "direction": "I"
          },
          "kernel_clk_2": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_pcie": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_ctrl": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "aresetn_kernel2": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ulp_axi_gpio_null_2",
            "xci_path": "ip/ulp_axi_gpio_null_2/ulp_axi_gpio_null_2.xci",
            "inst_hier_path": "SLR2/axi_gpio_null"
          },
          "axi_vip_ctrl_userpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_ctrl_userpf_2",
            "xci_path": "ip/ulp_axi_vip_ctrl_userpf_2/ulp_axi_vip_ctrl_userpf_2.xci",
            "inst_hier_path": "SLR2/axi_vip_ctrl_userpf",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ulp_interconnect_axilite_user_2/ulp_interconnect_axilite_user_2.xci",
            "inst_hier_path": "SLR2/interconnect_axilite_user",
            "xci_name": "ulp_interconnect_axilite_user_2",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ulp_s00_regslice_8",
                    "xci_path": "ip/ulp_s00_regslice_8/ulp_s00_regslice_8.xci",
                    "inst_hier_path": "SLR2/interconnect_axilite_user/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ulp_auto_cc_2",
                    "xci_path": "ip/ulp_auto_cc_2/ulp_auto_cc_2.xci",
                    "inst_hier_path": "SLR2/interconnect_axilite_user/s00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_cc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"} M32_AXI {memport \"M_AXI_GP\"} M33_AXI {memport \"M_AXI_GP\"} M34_AXI {memport \"M_AXI_GP\"} M35_AXI {memport \"M_AXI_GP\"} M36_AXI {memport \"M_AXI_GP\"} M37_AXI {memport \"M_AXI_GP\"} M38_AXI {memport \"M_AXI_GP\"} M39_AXI {memport \"M_AXI_GP\"} M40_AXI {memport \"M_AXI_GP\"} M41_AXI {memport \"M_AXI_GP\"} M42_AXI {memport \"M_AXI_GP\"} M43_AXI {memport \"M_AXI_GP\"} M44_AXI {memport \"M_AXI_GP\"} M45_AXI {memport \"M_AXI_GP\"} M46_AXI {memport \"M_AXI_GP\"} M47_AXI {memport \"M_AXI_GP\"} M48_AXI {memport \"M_AXI_GP\"} M49_AXI {memport \"M_AXI_GP\"} M50_AXI {memport \"M_AXI_GP\"} M51_AXI {memport \"M_AXI_GP\"} M52_AXI {memport \"M_AXI_GP\"} M53_AXI {memport \"M_AXI_GP\"} M54_AXI {memport \"M_AXI_GP\"} M55_AXI {memport \"M_AXI_GP\"} M56_AXI {memport \"M_AXI_GP\"} M57_AXI {memport \"M_AXI_GP\"} M58_AXI {memport \"M_AXI_GP\"} M59_AXI {memport \"M_AXI_GP\"} M60_AXI {memport \"M_AXI_GP\"} M61_AXI {memport \"M_AXI_GP\"} M62_AXI {memport \"M_AXI_GP\"}"
            }
          },
          "regslice_control_userpf": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_control_userpf_2",
            "xci_path": "ip/ulp_regslice_control_userpf_2/ulp_regslice_control_userpf_2.xci",
            "inst_hier_path": "SLR2/regslice_control_userpf",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "regslice_data": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_data_2",
            "xci_path": "ip/ulp_regslice_data_2/ulp_regslice_data_2.xci",
            "inst_hier_path": "SLR2/regslice_data",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "4"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_data": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_data_3",
            "xci_path": "ip/ulp_axi_vip_data_3/ulp_axi_vip_data_3.xci",
            "inst_hier_path": "SLR2/axi_vip_data",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "interconnect_axilite_user/S00_AXI",
              "regslice_control_userpf/M_AXI"
            ]
          },
          "axi_vip_ctrl_userpf_M_AXI": {
            "interface_ports": [
              "axi_vip_ctrl_userpf/M_AXI",
              "regslice_control_userpf/S_AXI"
            ]
          },
          "axi_vip_data_M_AXI": {
            "interface_ports": [
              "axi_vip_data/M_AXI",
              "regslice_data/S_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_data_M_AXI": {
            "interface_ports": [
              "m_axi_sdx_memory",
              "regslice_data/M_AXI"
            ]
          },
          "s_axi_ctrl_user_1": {
            "interface_ports": [
              "s_axi_ctrl_user",
              "axi_vip_ctrl_userpf/S_AXI"
            ]
          },
          "s_axi_data_1": {
            "interface_ports": [
              "s_axi_data",
              "axi_vip_data/S_AXI"
            ]
          }
        },
        "nets": {
          "aclk_ctrl_1": {
            "ports": [
              "aclk_ctrl",
              "axi_gpio_null/s_axi_aclk",
              "interconnect_axilite_user/M00_ACLK"
            ]
          },
          "aclk_pcie_1": {
            "ports": [
              "aclk_pcie",
              "axi_vip_ctrl_userpf/aclk",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "regslice_control_userpf/aclk"
            ]
          },
          "aresetn_ctrl_1": {
            "ports": [
              "aresetn_ctrl",
              "axi_gpio_null/s_axi_aresetn",
              "interconnect_axilite_user/M00_ARESETN"
            ]
          },
          "aresetn_kernel_1": {
            "ports": [
              "aresetn_kernel",
              "axi_vip_data/aresetn",
              "regslice_data/aresetn"
            ]
          },
          "aresetn_pcie_1": {
            "ports": [
              "aresetn_pcie",
              "axi_vip_ctrl_userpf/aresetn",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "regslice_control_userpf/aresetn"
            ]
          },
          "kernel_clk_1_1": {
            "ports": [
              "kernel_clk_1",
              "axi_vip_data/aclk",
              "regslice_data/aclk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "BLP_S_AXI_CTRL_MGMT_00_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_MGMT_00",
          "ii_level0_wire/BLP_S_AXI_CTRL_MGMT_00"
        ]
      },
      "BLP_S_AXI_CTRL_MGMT_01_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_MGMT_01",
          "ii_level0_wire/BLP_S_AXI_CTRL_MGMT_01"
        ]
      },
      "BLP_S_AXI_CTRL_USER_00_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_00",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_00"
        ]
      },
      "BLP_S_AXI_CTRL_USER_01_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_01",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_01"
        ]
      },
      "BLP_S_AXI_CTRL_USER_02_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_02",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_02"
        ]
      },
      "BLP_S_AXI_CTRL_USER_03_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_03",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_03"
        ]
      },
      "BLP_S_AXI_DATA_H2C_00_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_00",
          "ii_level0_wire/BLP_S_AXI_DATA_H2C_00"
        ]
      },
      "SLR0_m_axi_sdx_memory": {
        "interface_ports": [
          "SLR0/m_axi_sdx_memory",
          "memory_subsystem/S00_AXI"
        ]
      },
      "SLR1_m_axi_sdx_memory": {
        "interface_ports": [
          "SLR1/m_axi_sdx_memory",
          "memory_subsystem/S01_AXI"
        ]
      },
      "SLR2_m_axi_sdx_memory": {
        "interface_ports": [
          "SLR2/m_axi_sdx_memory",
          "memory_subsystem/S02_AXI"
        ]
      },
      "axi_data_sc_M00_AXI": {
        "interface_ports": [
          "axi_data_sc/M00_AXI",
          "hmss_0/S00_AXI"
        ]
      },
      "axi_data_sc_M01_AXI": {
        "interface_ports": [
          "axi_data_sc/M01_AXI",
          "axi_regslice_slr0/S_AXI"
        ]
      },
      "axi_data_sc_M02_AXI": {
        "interface_ports": [
          "axi_regslice_slr1/S_AXI",
          "axi_data_sc/M02_AXI"
        ]
      },
      "axi_data_sc_M03_AXI": {
        "interface_ports": [
          "axi_regslice_slr2/S_AXI",
          "axi_data_sc/M03_AXI"
        ]
      },
      "axi_ic_ctrl_mgmt_slr1_M00_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_slr1/M00_AXI",
          "ulp_ucs/s_axi_ctrl_mgmt"
        ]
      },
      "axi_ic_ctrl_mgmt_slr1_M01_AXI": {
        "interface_ports": [
          "axi_ic_ctrl_mgmt_slr1/M01_AXI",
          "ulp_cmp/s_axi_ctrl_mgmt"
        ]
      },
      "axi_regslice_slr0_M_AXI": {
        "interface_ports": [
          "axi_regslice_slr0/M_AXI",
          "SLR0/s_axi_data"
        ]
      },
      "axi_vip_data_M_AXI": {
        "interface_ports": [
          "axi_vip_data/M_AXI",
          "axi_data_sc/S00_AXI"
        ]
      },
      "ii_level0_wire_BLP_M_AXI_DATA_C2H_00": {
        "interface_ports": [
          "BLP_M_AXI_DATA_C2H_00",
          "ii_level0_wire/BLP_M_AXI_DATA_C2H_00"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_CTRL_MGMT_00": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_CTRL_MGMT_00",
          "hmss_0/S_AXI_CTRL"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_CTRL_MGMT_01",
          "axi_ic_ctrl_mgmt_slr1/S00_AXI"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_CTRL_USER_03": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_03",
          "ulp_cmp/s_axi_ctrl_user_debug"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_DATA_H2C_00": {
        "interface_ports": [
          "axi_vip_data/S_AXI",
          "ii_level0_wire/ULP_M_AXI_DATA_H2C_00"
        ]
      },
      "memory_subsystem_M00_AXI": {
        "interface_ports": [
          "memory_subsystem/M00_AXI",
          "ii_level0_wire/ULP_S_AXI_DATA_C2H_00"
        ]
      },
      "s_axi_ctrl_user_1": {
        "interface_ports": [
          "SLR0/s_axi_ctrl_user",
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_00"
        ]
      },
      "s_axi_ctrl_user_2": {
        "interface_ports": [
          "SLR1/s_axi_ctrl_user",
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_01"
        ]
      },
      "s_axi_ctrl_user_3": {
        "interface_ports": [
          "SLR2/s_axi_ctrl_user",
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_02"
        ]
      },
      "s_axi_data_1": {
        "interface_ports": [
          "SLR1/s_axi_data",
          "axi_regslice_slr1/M_AXI"
        ]
      },
      "s_axi_data_2": {
        "interface_ports": [
          "SLR2/s_axi_data",
          "axi_regslice_slr2/M_AXI"
        ]
      }
    },
    "nets": {
      "blp_s_aclk_ctrl_00_1": {
        "ports": [
          "blp_s_aclk_ctrl_00",
          "ii_level0_wire/blp_s_aclk_ctrl_00"
        ]
      },
      "blp_s_aclk_freerun_ref_00_1": {
        "ports": [
          "blp_s_aclk_freerun_ref_00",
          "ii_level0_wire/blp_s_aclk_freerun_ref_00"
        ]
      },
      "blp_s_aclk_pcie_00_1": {
        "ports": [
          "blp_s_aclk_pcie_00",
          "ii_level0_wire/blp_s_aclk_pcie_00"
        ]
      },
      "blp_s_aresetn_ctrl_00_1": {
        "ports": [
          "blp_s_aresetn_ctrl_00",
          "ii_level0_wire/blp_s_aresetn_ctrl_00"
        ]
      },
      "blp_s_aresetn_pcie_00_1": {
        "ports": [
          "blp_s_aresetn_pcie_00",
          "ii_level0_wire/blp_s_aresetn_pcie_00"
        ]
      },
      "blp_s_data_satellite_ctrl_data_00_1": {
        "ports": [
          "blp_s_data_satellite_ctrl_data_00",
          "ii_level0_wire/blp_s_data_satellite_ctrl_data_00"
        ]
      },
      "hmss_0_DRAM_0_STAT_TEMP": {
        "ports": [
          "hmss_0/DRAM_0_STAT_TEMP",
          "ii_level0_wire/ulp_s_data_hbm_temp_00"
        ]
      },
      "hmss_0_DRAM_1_STAT_TEMP": {
        "ports": [
          "hmss_0/DRAM_1_STAT_TEMP",
          "ii_level0_wire/ulp_s_data_hbm_temp_01"
        ]
      },
      "hmss_0_DRAM_STAT_CATTRIP": {
        "ports": [
          "hmss_0/DRAM_STAT_CATTRIP",
          "ii_level0_wire/ulp_s_irq_hbm_cattrip_00"
        ]
      },
      "hmss_0_hbm_mc_init_seq_complete": {
        "ports": [
          "hmss_0/hbm_mc_init_seq_complete",
          "ii_level0_wire/ulp_s_data_memory_calib_complete_00"
        ]
      },
      "ii_level0_wire_blp_m_data_hbm_temp_00": {
        "ports": [
          "ii_level0_wire/blp_m_data_hbm_temp_00",
          "blp_m_data_hbm_temp_00"
        ]
      },
      "ii_level0_wire_blp_m_data_hbm_temp_01": {
        "ports": [
          "ii_level0_wire/blp_m_data_hbm_temp_01",
          "blp_m_data_hbm_temp_01"
        ]
      },
      "ii_level0_wire_blp_m_data_memory_calib_complete_00": {
        "ports": [
          "ii_level0_wire/blp_m_data_memory_calib_complete_00",
          "blp_m_data_memory_calib_complete_00"
        ]
      },
      "ii_level0_wire_blp_m_irq_cu_00": {
        "ports": [
          "ii_level0_wire/blp_m_irq_cu_00",
          "blp_m_irq_cu_00"
        ]
      },
      "ii_level0_wire_blp_m_irq_hbm_cattrip_00": {
        "ports": [
          "ii_level0_wire/blp_m_irq_hbm_cattrip_00",
          "blp_m_irq_hbm_cattrip_00"
        ]
      },
      "ii_level0_wire_ulp_m_aclk_ctrl_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_ctrl_00",
          "ulp_ucs/aclk_ctrl",
          "SLR0/aclk_ctrl",
          "SLR1/aclk_ctrl",
          "SLR2/aclk_ctrl",
          "hmss_0/ctrl_aclk",
          "memory_subsystem/aclk1",
          "ulp_cmp/aclk_ctrl",
          "proc_sys_reset_ctrl_slr0/slowest_sync_clk",
          "proc_sys_reset_ctrl_slr1/slowest_sync_clk",
          "proc_sys_reset_ctrl_slr2/slowest_sync_clk",
          "axi_ic_ctrl_mgmt_slr1/ACLK",
          "axi_ic_ctrl_mgmt_slr1/M00_ACLK",
          "axi_ic_ctrl_mgmt_slr1/M01_ACLK",
          "axi_ic_ctrl_mgmt_slr1/S00_ACLK"
        ]
      },
      "ii_level0_wire_ulp_m_aclk_freerun_ref_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_freerun_ref_00",
          "ulp_ucs/aclk_freerun",
          "hmss_0/hbm_ref_clk",
          "ulp_ucs/aclk_hbm_refclk",
          "proc_sys_reset_freerun_slr0/slowest_sync_clk",
          "proc_sys_reset_freerun_slr1/slowest_sync_clk",
          "proc_sys_reset_freerun_slr2/slowest_sync_clk"
        ]
      },
      "ii_level0_wire_ulp_m_aclk_pcie_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_pcie_00",
          "ulp_ucs/aclk_pcie",
          "SLR0/aclk_pcie",
          "SLR1/aclk_pcie",
          "SLR2/aclk_pcie",
          "hmss_0/aclk",
          "axi_data_sc/aclk",
          "axi_vip_data/aclk",
          "memory_subsystem/aclk2"
        ]
      },
      "ii_level0_wire_ulp_m_aresetn_ctrl_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aresetn_ctrl_00",
          "ulp_ucs/aresetn_ctrl",
          "ulp_cmp/aresetn_ctrl",
          "axi_ic_ctrl_mgmt_slr1/ARESETN",
          "axi_ic_ctrl_mgmt_slr1/M00_ARESETN",
          "axi_ic_ctrl_mgmt_slr1/M01_ARESETN",
          "axi_ic_ctrl_mgmt_slr1/S00_ARESETN",
          "proc_sys_reset_freerun_slr0/ext_reset_in",
          "proc_sys_reset_freerun_slr1/ext_reset_in",
          "proc_sys_reset_freerun_slr2/ext_reset_in"
        ]
      },
      "ii_level0_wire_ulp_m_aresetn_pcie_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aresetn_pcie_00",
          "ulp_ucs/aresetn_pcie"
        ]
      },
      "ii_level0_wire_ulp_m_data_satellite_ctrl_data_00": {
        "ports": [
          "ii_level0_wire/ulp_m_data_satellite_ctrl_data_00",
          "satellite_gpio_slice_1/Din"
        ]
      },
      "proc_sys_reset_ctrl_slr0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_ctrl_slr0/peripheral_aresetn",
          "SLR0/aresetn_ctrl",
          "hmss_0/ctrl_aresetn"
        ]
      },
      "proc_sys_reset_ctrl_slr1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_ctrl_slr1/peripheral_aresetn",
          "SLR1/aresetn_ctrl"
        ]
      },
      "proc_sys_reset_ctrl_slr2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_ctrl_slr2/peripheral_aresetn",
          "SLR2/aresetn_ctrl"
        ]
      },
      "proc_sys_reset_kernel2_slr0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_kernel2_slr0/peripheral_aresetn",
          "SLR0/aresetn_kernel2"
        ]
      },
      "proc_sys_reset_kernel2_slr1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_kernel2_slr1/peripheral_aresetn",
          "SLR1/aresetn_kernel2"
        ]
      },
      "proc_sys_reset_kernel2_slr2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_kernel2_slr2/peripheral_aresetn",
          "SLR2/aresetn_kernel2"
        ]
      },
      "proc_sys_reset_kernel_slr0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_kernel_slr0/peripheral_aresetn",
          "SLR0/aresetn_kernel"
        ]
      },
      "proc_sys_reset_kernel_slr1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_kernel_slr1/peripheral_aresetn",
          "SLR1/aresetn_kernel"
        ]
      },
      "proc_sys_reset_kernel_slr2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_kernel_slr2/peripheral_aresetn",
          "SLR2/aresetn_kernel"
        ]
      },
      "satellite_gpio_slice_1_Dout": {
        "ports": [
          "satellite_gpio_slice_1/Dout",
          "ulp_ucs/shutdown_clocks"
        ]
      },
      "ulp_ucs_aclk_hbm": {
        "ports": [
          "ulp_ucs/aclk_hbm",
          "hmss_0/hbm_aclk"
        ]
      },
      "ulp_ucs_aclk_kernel_00": {
        "ports": [
          "ulp_ucs/aclk_kernel_00",
          "SLR0/kernel_clk_1",
          "SLR1/kernel_clk_1",
          "SLR2/kernel_clk_1",
          "proc_sys_reset_kernel_slr0/slowest_sync_clk",
          "proc_sys_reset_kernel_slr1/slowest_sync_clk",
          "proc_sys_reset_kernel_slr2/slowest_sync_clk",
          "axi_data_sc/aclk1",
          "axi_regslice_slr0/aclk",
          "axi_regslice_slr1/aclk",
          "axi_regslice_slr2/aclk",
          "memory_subsystem/aclk"
        ]
      },
      "ulp_ucs_aclk_kernel_01": {
        "ports": [
          "ulp_ucs/aclk_kernel_01",
          "SLR0/kernel_clk_2",
          "SLR1/kernel_clk_2",
          "SLR2/kernel_clk_2",
          "proc_sys_reset_kernel2_slr0/slowest_sync_clk",
          "proc_sys_reset_kernel2_slr1/slowest_sync_clk",
          "proc_sys_reset_kernel2_slr2/slowest_sync_clk"
        ]
      },
      "ulp_ucs_aresetn_ctrl_slr0": {
        "ports": [
          "ulp_ucs/aresetn_ctrl_slr0",
          "proc_sys_reset_ctrl_slr0/ext_reset_in"
        ]
      },
      "ulp_ucs_aresetn_ctrl_slr1": {
        "ports": [
          "ulp_ucs/aresetn_ctrl_slr1",
          "proc_sys_reset_ctrl_slr1/ext_reset_in"
        ]
      },
      "ulp_ucs_aresetn_ctrl_slr2": {
        "ports": [
          "ulp_ucs/aresetn_ctrl_slr2",
          "proc_sys_reset_ctrl_slr2/ext_reset_in"
        ]
      },
      "ulp_ucs_aresetn_hbm": {
        "ports": [
          "ulp_ucs/aresetn_hbm",
          "hmss_0/hbm_aresetn"
        ]
      },
      "ulp_ucs_aresetn_kernel_00_slr0": {
        "ports": [
          "ulp_ucs/aresetn_kernel_00_slr0",
          "proc_sys_reset_kernel_slr0/ext_reset_in",
          "axi_regslice_slr0/aresetn"
        ]
      },
      "ulp_ucs_aresetn_kernel_00_slr1": {
        "ports": [
          "ulp_ucs/aresetn_kernel_00_slr1",
          "proc_sys_reset_kernel_slr1/ext_reset_in",
          "axi_regslice_slr1/aresetn"
        ]
      },
      "ulp_ucs_aresetn_kernel_00_slr2": {
        "ports": [
          "ulp_ucs/aresetn_kernel_00_slr2",
          "proc_sys_reset_kernel_slr2/ext_reset_in",
          "axi_regslice_slr2/aresetn"
        ]
      },
      "ulp_ucs_aresetn_kernel_01_slr0": {
        "ports": [
          "ulp_ucs/aresetn_kernel_01_slr0",
          "proc_sys_reset_kernel2_slr0/ext_reset_in"
        ]
      },
      "ulp_ucs_aresetn_kernel_01_slr1": {
        "ports": [
          "ulp_ucs/aresetn_kernel_01_slr1",
          "proc_sys_reset_kernel2_slr1/ext_reset_in"
        ]
      },
      "ulp_ucs_aresetn_kernel_01_slr2": {
        "ports": [
          "ulp_ucs/aresetn_kernel_01_slr2",
          "proc_sys_reset_kernel2_slr2/ext_reset_in"
        ]
      },
      "ulp_ucs_aresetn_pcie_slr0": {
        "ports": [
          "ulp_ucs/aresetn_pcie_slr0",
          "axi_vip_data/aresetn",
          "memory_subsystem/aresetn",
          "hmss_0/aresetn",
          "SLR0/aresetn_pcie"
        ]
      },
      "ulp_ucs_aresetn_pcie_slr1": {
        "ports": [
          "ulp_ucs/aresetn_pcie_slr1",
          "SLR1/aresetn_pcie"
        ]
      },
      "ulp_ucs_aresetn_pcie_slr2": {
        "ports": [
          "ulp_ucs/aresetn_pcie_slr2",
          "axi_data_sc/aresetn",
          "SLR2/aresetn_pcie"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "BLP_S_AXI_CTRL_MGMT_00": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_mgmt_00/UNKNOWN_SEGMENTS_00",
                "offset": "0x0800000",
                "range": "8M"
              }
            }
          },
          "BLP_S_AXI_CTRL_MGMT_01": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_mgmt_01/UNKNOWN_SEGMENTS_00",
                "offset": "0x1000000",
                "range": "2M"
              }
            }
          },
          "BLP_S_AXI_CTRL_USER_00": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_00/UNKNOWN_SEGMENTS_00",
                "offset": "0x0800000",
                "range": "4M"
              }
            }
          },
          "BLP_S_AXI_CTRL_USER_01": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_01/UNKNOWN_SEGMENTS_00",
                "offset": "0x0C00000",
                "range": "4M"
              }
            }
          },
          "BLP_S_AXI_CTRL_USER_02": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_02/UNKNOWN_SEGMENTS_00",
                "offset": "0x1000000",
                "range": "4M"
              }
            }
          },
          "BLP_S_AXI_CTRL_USER_03": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_03/UNKNOWN_SEGMENTS_00",
                "offset": "0x1400000",
                "range": "2M"
              }
            }
          },
          "BLP_S_AXI_DATA_H2C_00": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level0_wire_HBM_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/HBM_MEM_00",
                "offset": "0x0000000000",
                "range": "16G"
              },
              "SEG_ii_level0_wire_HOST_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/HOST_MEM_00",
                "offset": "0x2000000000",
                "range": "16G"
              },
              "SEG_ii_level0_wire_PLRAM_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PLRAM_MEM_00",
                "offset": "0x0400000000",
                "range": "128K"
              },
              "SEG_ii_level0_wire_PLRAM_MEM_01": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PLRAM_MEM_01",
                "offset": "0x0400400000",
                "range": "128K"
              },
              "SEG_ii_level0_wire_PLRAM_MEM_02": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PLRAM_MEM_02",
                "offset": "0x0401000000",
                "range": "128K"
              },
              "SEG_ii_level0_wire_PLRAM_MEM_03": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PLRAM_MEM_03",
                "offset": "0x0401400000",
                "range": "128K"
              },
              "SEG_ii_level0_wire_PLRAM_MEM_04": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PLRAM_MEM_04",
                "offset": "0x0402000000",
                "range": "128K"
              },
              "SEG_ii_level0_wire_PLRAM_MEM_05": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PLRAM_MEM_05",
                "offset": "0x0402400000",
                "range": "128K"
              },
              "SEG_ii_level0_wire_PROFILE_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/PROFILE_MEM_00",
                "offset": "0x2400000000",
                "range": "1M"
              }
            }
          }
        },
        "memory_maps": {
          "BLP_M_AXI_DATA_C2H_00": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/ii_level0_wire": {
        "address_spaces": {
          "blp_m_axi_data_c2h_00": {
            "segments": {
              "SEG_BLP_M_AXI_DATA_C2H_00_Reg": {
                "address_block": "/BLP_M_AXI_DATA_C2H_00/Reg",
                "offset": "0x2000000000",
                "range": "16G"
              }
            }
          },
          "ulp_m_axi_ctrl_mgmt_00": {
            "segments": {
              "SEG_hmss_0_HBM_CTRL00": {
                "address_block": "/hmss_0/S_AXI_CTRL/HBM_CTRL00",
                "offset": "0x0800000",
                "range": "4M"
              },
              "SEG_hmss_0_HBM_CTRL01": {
                "address_block": "/hmss_0/S_AXI_CTRL/HBM_CTRL01",
                "offset": "0x0C00000",
                "range": "4M"
              }
            }
          },
          "ulp_m_axi_ctrl_mgmt_01": {
            "segments": {
              "SEG_ulp_cmp_Reg": {
                "address_block": "/ulp_cmp/s_axi_ctrl_mgmt/Reg",
                "offset": "0x1020000",
                "range": "4K"
              },
              "SEG_ulp_ucs_Reg": {
                "address_block": "/ulp_ucs/s_axi_ctrl_mgmt/Reg",
                "offset": "0x1000000",
                "range": "128K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_00": {
            "segments": {
              "SEG_axi_gpio_null_Reg": {
                "address_block": "/SLR0/axi_gpio_null/S_AXI/Reg",
                "offset": "0x0BFF000",
                "range": "4K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_01": {
            "segments": {
              "SEG_axi_gpio_null_Reg": {
                "address_block": "/SLR1/axi_gpio_null/S_AXI/Reg",
                "offset": "0x0FFF000",
                "range": "4K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_02": {
            "segments": {
              "SEG_axi_gpio_null_Reg": {
                "address_block": "/SLR2/axi_gpio_null/S_AXI/Reg",
                "offset": "0x13FF000",
                "range": "4K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_03": {
            "segments": {
              "SEG_ulp_cmp_Reg": {
                "address_block": "/ulp_cmp/s_axi_ctrl_user_debug/Reg",
                "offset": "0x1400000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_data_h2c_00": {
            "segments": {
              "SEG_hmss_0_HBM_MEM00": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM00",
                "offset": "0x0000000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM01": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM01",
                "offset": "0x0020000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM02": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM02",
                "offset": "0x0040000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM03": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM03",
                "offset": "0x0060000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM04": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM04",
                "offset": "0x0080000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM05": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM05",
                "offset": "0x00A0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM06": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM06",
                "offset": "0x00C0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM07": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM07",
                "offset": "0x00E0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM08": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM08",
                "offset": "0x0100000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM09": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM09",
                "offset": "0x0120000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM10": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM10",
                "offset": "0x0140000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM11": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM11",
                "offset": "0x0160000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM12": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM12",
                "offset": "0x0180000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM13": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM13",
                "offset": "0x01A0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM14": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM14",
                "offset": "0x01C0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM15": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM15",
                "offset": "0x01E0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM16": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM16",
                "offset": "0x0200000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM17": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM17",
                "offset": "0x0220000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM18": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM18",
                "offset": "0x0240000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM19": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM19",
                "offset": "0x0260000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM20": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM20",
                "offset": "0x0280000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM21": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM21",
                "offset": "0x02A0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM22": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM22",
                "offset": "0x02C0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM23": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM23",
                "offset": "0x02E0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM24": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM24",
                "offset": "0x0300000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM25": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM25",
                "offset": "0x0320000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM26": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM26",
                "offset": "0x0340000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM27": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM27",
                "offset": "0x0360000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM28": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM28",
                "offset": "0x0380000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM29": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM29",
                "offset": "0x03A0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM30": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM30",
                "offset": "0x03C0000000",
                "range": "512M"
              },
              "SEG_hmss_0_HBM_MEM31": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM31",
                "offset": "0x03E0000000",
                "range": "512M"
              },
              "SEG_memory_subsystem_M00_AXI_MEM00": {
                "address_block": "/memory_subsystem/S02_AXI/M00_AXI_MEM00",
                "offset": "0x2000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM00",
                "offset": "0x0400000000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM01",
                "offset": "0x0400400000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S01_AXI/PLRAM_MEM02",
                "offset": "0x0401000000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S01_AXI/PLRAM_MEM03",
                "offset": "0x0401400000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM04": {
                "address_block": "/memory_subsystem/S02_AXI/PLRAM_MEM04",
                "offset": "0x0402000000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM05": {
                "address_block": "/memory_subsystem/S02_AXI/PLRAM_MEM05",
                "offset": "0x0402400000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/memory_subsystem": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_ii_level0_wire_HOST_MEM_00": {
                "address_block": "/ii_level0_wire/ulp_s_axi_data_c2h_00/HOST_MEM_00",
                "offset": "0x2000000000",
                "range": "16G"
              }
            }
          }
        }
      }
    }
  }
}