Starting process: Module

Starting process: 

SCUBA, Version Diamond_3.1_Production (93)
Wed Sep 24 23:28:04 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.1_x64\ispfpga\bin\nt64\scuba.exe -w -n ram_dp -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdps -device LCMXO2-7000HC -raddr_width 12 -rwidth 32 -waddr_width 12 -wwidth 32 -rnum_words 4096 -wnum_words 4096 -cascade -1 -mem_init0 
    Circuit name     : ram_dp
    Module type      : RAM_DP
    Module Version   : 6.3
    Ports            : 
	Inputs       : WrAddress[11:0], RdAddress[11:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : ram_dp.edn
    VHDL output      : ram_dp.vhd
    VHDL template    : ram_dp_tmpl.vhd
    VHDL testbench   : tb_ram_dp_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ram_dp.srp
    Estimated Resource Usage:
            EBR : 16

END   SCUBA Module Synthesis

File: ram_dp.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


