-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (255 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.361500,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=118,HLS_SYN_FF=14896,HLS_SYN_LUT=85922,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv26_C8000 : STD_LOGIC_VECTOR (25 downto 0) := "00000011001000000000000000";
    constant ap_const_lv16_FE74 : STD_LOGIC_VECTOR (15 downto 0) := "1111111001110100";
    constant ap_const_lv16_12A : STD_LOGIC_VECTOR (15 downto 0) := "0000000100101010";
    constant ap_const_lv18_2C9 : STD_LOGIC_VECTOR (17 downto 0) := "000000001011001001";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv16_FFC8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_CFB : STD_LOGIC_VECTOR (16 downto 0) := "00000110011111011";
    constant ap_const_lv39_32 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000110010";
    constant ap_const_lv18_232 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000110010";
    constant ap_const_lv13_1B6 : STD_LOGIC_VECTOR (12 downto 0) := "0000110110110";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv36_FFFFFFFCE : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111111111001110";
    constant ap_const_lv13_1E4 : STD_LOGIC_VECTOR (12 downto 0) := "0000111100100";
    constant ap_const_lv36_6B000000 : STD_LOGIC_VECTOR (35 downto 0) := "000001101011000000000000000000000000";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv76_FC82000000000000000 : STD_LOGIC_VECTOR (75 downto 0) := "1111110010000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_FC2F00000000000000000000 : STD_LOGIC_VECTOR (95 downto 0) := "111111000010111100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv86_3F06000000000000000000 : STD_LOGIC_VECTOR (85 downto 0) := "11111100000110000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv26_3FFFD2B : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110100101011";
    constant ap_const_lv26_18B : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000110001011";
    constant ap_const_lv26_138C : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001001110001100";
    constant ap_const_lv26_2D5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001011010101";
    constant ap_const_lv26_973 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100101110011";
    constant ap_const_lv26_DA800 : STD_LOGIC_VECTOR (25 downto 0) := "00000011011010100000000000";
    constant ap_const_lv28_973 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100101110011";
    constant ap_const_lv28_46B400 : STD_LOGIC_VECTOR (27 downto 0) := "0000010001101011010000000000";
    constant ap_const_lv26_B77 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000101101110111";
    constant ap_const_lv26_2C800 : STD_LOGIC_VECTOR (25 downto 0) := "00000000101100100000000000";
    constant ap_const_lv26_1C4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000111000100";
    constant ap_const_lv26_62400 : STD_LOGIC_VECTOR (25 downto 0) := "00000001100010010000000000";
    constant ap_const_lv23_5B : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001011011";
    constant ap_const_lv20_5B : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001011011";
    constant ap_const_lv26_3FFFD45 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110101000101";
    constant ap_const_lv25_BB : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010111011";
    constant ap_const_lv22_32 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000110010";
    constant ap_const_lv36_FFFFFFD45 : STD_LOGIC_VECTOR (35 downto 0) := "111111111111111111111111110101000101";
    constant ap_const_lv24_EC8C00 : STD_LOGIC_VECTOR (23 downto 0) := "111011001000110000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (255 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_9_fu_316_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_9_reg_1421 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_9_reg_1421_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_fu_330_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_1430_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_340_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1437_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_1_fu_350_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter1_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter2_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter3_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter4_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter5_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter6_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter7_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter8_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_1_reg_1447_pp0_iter9_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_2_reg_1452 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_1452_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_1_fu_1180_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1192_1_reg_1462 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln708_2_reg_1477 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_fu_386_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_reg_1482_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_9_reg_1492 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_reg_1502 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_6_reg_1512 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1219_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_22_reg_1517 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln708_s_reg_1522 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_467_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_reg_1527_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_fu_470_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_reg_1532_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln708_4_reg_1542 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_7_reg_1547 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_10_reg_1552 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_fu_1263_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_reg_1562 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_37_fu_572_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_37_reg_1567 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_37_reg_1567_pp0_iter10_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln703_fu_1269_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln703_reg_1572 : STD_LOGIC_VECTOR (22 downto 0);
    signal outsin_V_reg_1577 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_603_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_reg_1583 : STD_LOGIC_VECTOR (16 downto 0);
    signal outcos_V_2_reg_1588 : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_10_reg_1593 : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_10_reg_1593_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_4_reg_1599 : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_4_reg_1599_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_4_reg_1599_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_4_reg_1599_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal outcos_V_4_reg_1599_pp0_iter13_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_23_fu_624_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_23_reg_1605 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_25_fu_1275_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_25_reg_1610 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_18_fu_652_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_18_reg_1615 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1281_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_31_reg_1620 : STD_LOGIC_VECTOR (22 downto 0);
    signal outcos_V_reg_1625 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1288_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_8_reg_1630 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_50_fu_701_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_50_reg_1635 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_51_fu_1296_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_51_reg_1640 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_51_reg_1640_pp0_iter11_reg : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_15_fu_1302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_reg_1646 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_fu_1308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_reg_1651 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_26_fu_716_p2 : STD_LOGIC_VECTOR (68 downto 0);
    signal r_V_26_reg_1656 : STD_LOGIC_VECTOR (68 downto 0);
    signal r_V_28_fu_1314_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_28_reg_1661 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln728_1_fu_1320_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln728_1_reg_1666 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_29_fu_1325_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_29_reg_1671 : STD_LOGIC_VECTOR (25 downto 0);
    signal outsin_V_9_reg_1676 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_30_fu_1331_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_30_reg_1681 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1337_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_32_reg_1686 : STD_LOGIC_VECTOR (22 downto 0);
    signal outsin_V_1_reg_1691 : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_2_reg_1696 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_11_fu_772_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_11_reg_1701 : STD_LOGIC_VECTOR (49 downto 0);
    signal outsin_V_5_reg_1706 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln700_1_fu_802_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln700_1_reg_1711 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_fu_811_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_18_reg_1716 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_1351_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_11_reg_1721 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1359_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_41_reg_1736 : STD_LOGIC_VECTOR (35 downto 0);
    signal outcos_V_5_reg_1741 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_36_fu_1367_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_36_reg_1746 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_38_fu_1373_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_38_reg_1751 : STD_LOGIC_VECTOR (23 downto 0);
    signal outcos_V_7_reg_1756 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_1_reg_1761 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1_reg_1761_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1_reg_1761_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1_reg_1761_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_fu_932_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal r_V_12_reg_1766 : STD_LOGIC_VECTOR (60 downto 0);
    signal outsin_V_6_reg_1771 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln700_fu_961_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal sub_ln700_reg_1776 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_840_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal mul_ln700_2_reg_1781 : STD_LOGIC_VECTOR (75 downto 0);
    signal outsin_V_12_reg_1786 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_30_fu_983_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal r_V_30_reg_1791 : STD_LOGIC_VECTOR (57 downto 0);
    signal r_V_32_fu_1397_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_32_reg_1796 : STD_LOGIC_VECTOR (23 downto 0);
    signal outcos_V_6_reg_1801 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_39_fu_1002_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_39_reg_1806 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_41_fu_1403_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_41_reg_1811 : STD_LOGIC_VECTOR (23 downto 0);
    signal outcos_V_8_reg_1816 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_13_fu_1021_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal r_V_13_reg_1821 : STD_LOGIC_VECTOR (71 downto 0);
    signal trunc_ln708_5_reg_1826 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_5_reg_1826_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_5_reg_1826_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_33_fu_1072_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_V_33_reg_1831 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_V_35_fu_1409_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_35_reg_1836 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_42_fu_1087_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_42_reg_1841 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_44_fu_1415_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_44_reg_1846 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1102_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal mul_ln1192_2_reg_1881 : STD_LOGIC_VECTOR (75 downto 0);
    signal grp_fu_1114_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal mul_ln1192_4_reg_1886 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_1126_p2 : STD_LOGIC_VECTOR (85 downto 0);
    signal mul_ln1192_7_reg_1891 : STD_LOGIC_VECTOR (85 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_231_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_231_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_231_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_231_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call28 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call28 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call28 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call28 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call28 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call28 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call28 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call28 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call28 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call28 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call28 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call28 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call28 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call28 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call28 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call28 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp25 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_236_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_236_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_236_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_236_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call71 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call71 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call71 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call71 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call71 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call71 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call71 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call71 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call71 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call71 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call71 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call71 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call71 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call71 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call71 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call71 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call71 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp28 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_241_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_241_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_241_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_241_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call77 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call77 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call77 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call77 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call77 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call77 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call77 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call77 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call77 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call77 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call77 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call77 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call77 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call77 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call77 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call77 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call77 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp30 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_246_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_246_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_246_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_246_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call95 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call95 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call95 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call95 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call95 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call95 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call95 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call95 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call95 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call95 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call95 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call95 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call95 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call95 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call95 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call95 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call95 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp34 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_251_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_251_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_251_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_251_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call35 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call35 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call35 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call35 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call35 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call35 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call35 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call35 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call35 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call35 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call35 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call35 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call35 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call35 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call35 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call35 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call35 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp42 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_256_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_256_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_256_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_256_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call83 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call83 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call83 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call83 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call83 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call83 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call83 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call83 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call83 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call83 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call83 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call83 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call83 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp51 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_261_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_261_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_261_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call90 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call90 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call90 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call90 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call90 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call90 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call90 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call90 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call90 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call90 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call90 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call90 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call90 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call90 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call90 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call90 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call90 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp52 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_266_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_266_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_266_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call229 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call229 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call229 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call229 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call229 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call229 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call229 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call229 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call229 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call229 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call229 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call229 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call229 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call229 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call229 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call229 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call229 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp60 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_271_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_271_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_271_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call50 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call50 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call50 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call50 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call50 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call50 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call50 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call50 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call50 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call50 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call50 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call50 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call50 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call50 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call50 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call50 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call50 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp68 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_276_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_276_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_276_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_276_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call60 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call60 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call60 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call60 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call60 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call60 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call60 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call60 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call60 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call60 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call60 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call60 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call60 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call60 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call60 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call60 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call60 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp71 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_281_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_281_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_281_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call105 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call105 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call105 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call105 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call105 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call105 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call105 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call105 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call105 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call105 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call105 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call105 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call105 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call105 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call105 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call105 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call105 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp77 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_286_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_286_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_286_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call196 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call196 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call196 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call196 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call196 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call196 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call196 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call196 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call196 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call196 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call196 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call196 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call196 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call196 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call196 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call196 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call196 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp87 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_291_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_291_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_291_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call239 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call239 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call239 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call239 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call239 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call239 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call239 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call239 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call239 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call239 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call239 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call239 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call239 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call239 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call239 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call239 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call239 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp95 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_296_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_296_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_296_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_296_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call111 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call111 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call111 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call111 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call111 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call111 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call111 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call111 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call111 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call111 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call111 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call111 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call111 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call111 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call111 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call111 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call111 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp112 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_301_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_301_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_301_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call172 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call172 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call172 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call172 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call172 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call172 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call172 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call172 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call172 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call172 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call172 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call172 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call172 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call172 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call172 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call172 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call172 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp113 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_306_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_306_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_306_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call211 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call211 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call211 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call211 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call211 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call211 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call211 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call211 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call211 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call211 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call211 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call211 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call211 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call211 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call211 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call211 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call211 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp115 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_311_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_311_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_311_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call251 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call251 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call251 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call251 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call251 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call251 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call251 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call251 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call251 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call251 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call251 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call251 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call251 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call251 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call251 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call251 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call251 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp118 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal r_V_49_fu_1186_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1193_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1202_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_33_fu_425_p2 : STD_LOGIC_VECTOR (25 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_33_fu_425_p2 : signal is "no";
    signal grp_fu_1210_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1227_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln703_fu_473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_4_fu_484_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_38_fu_487_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_fu_493_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_15_fu_497_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1236_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal rhs_V_6_fu_529_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_3_fu_1245_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_43_fu_536_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 of ret_V_43_fu_536_p2 : signal is "no";
    signal grp_fu_1252_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal rhs_V_3_fu_569_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_48_fu_584_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_6_fu_593_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_35_fu_597_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_23_fu_624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_4_fu_630_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_13_fu_634_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_12_fu_648_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rhs_V_1_fu_681_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_7_fu_697_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_26_fu_716_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_26_fu_716_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal lhs_V_1_fu_749_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln728_3_fu_756_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_9_fu_760_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_9_fu_760_p2 : signal is "no";
    signal r_V_11_fu_772_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_11_fu_772_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln700_5_fu_785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln728_fu_1344_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal rhs_V_2_fu_791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln700_11_fu_798_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_5_fu_785_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_fu_811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_2_fu_823_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln703_14_fu_860_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_25_fu_863_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_fu_886_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_47_fu_1390_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal rhs_V_fu_900_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln728_1_fu_907_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1379_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_34_fu_911_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 of ret_V_34_fu_911_p2 : signal is "no";
    signal r_V_12_fu_932_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_12_fu_932_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln700_1_fu_948_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln700_1_fu_948_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal shl_ln_fu_954_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln700_1_fu_948_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal ret_V_20_fu_971_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 of ret_V_20_fu_971_p2 : signal is "no";
    signal r_V_30_fu_983_p0 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_30_fu_983_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_39_fu_1002_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_39_fu_1002_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_13_fu_1021_p0 : STD_LOGIC_VECTOR (60 downto 0);
    signal r_V_13_fu_1021_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln700_1_fu_1027_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal rhs_V_5_fu_1039_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln728_5_fu_1046_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal sub_ln700_1_fu_1034_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal ret_V_40_fu_1050_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal r_V_33_fu_1072_p0 : STD_LOGIC_VECTOR (57 downto 0);
    signal r_V_33_fu_1072_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_42_fu_1087_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_42_fu_1087_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_36_fu_1132_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal ret_V_44_fu_1148_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal ret_V_48_fu_1164_p2 : STD_LOGIC_VECTOR (85 downto 0);
    signal mul_ln1192_1_fu_1180_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_1_fu_1180_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_49_fu_1186_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_49_fu_1186_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1193_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1193_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1202_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1210_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1210_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1116_5_fu_446_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1210_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1219_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1219_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1227_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1227_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1227_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1236_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_11_fu_503_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1236_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1236_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1252_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1252_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1252_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_22_fu_1263_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_21_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_fu_1263_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln703_fu_1269_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_25_fu_1275_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_24_fu_640_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_25_fu_1275_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_51_fu_1296_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_9_fu_707_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_51_fu_1296_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_15_fu_1302_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_fu_658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_fu_1302_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_17_fu_1308_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_16_fu_668_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_17_fu_1308_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_28_fu_1314_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_27_fu_722_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_28_fu_1314_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_1_fu_1320_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln728_1_fu_1320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_29_fu_1325_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1116_9_fu_725_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_29_fu_1325_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_30_fu_1331_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln728_fu_1344_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1359_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1359_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_36_fu_1367_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1116_14_fu_869_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_36_fu_1367_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_38_fu_1373_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_37_fu_873_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_38_fu_1373_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1379_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_47_fu_1390_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_fu_897_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_47_fu_1390_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_32_fu_1397_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_31_fu_989_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_32_fu_1397_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_41_fu_1403_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_40_fu_1008_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_41_fu_1403_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_35_fu_1409_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_34_fu_1078_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_35_fu_1409_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_44_fu_1415_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_43_fu_1093_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_44_fu_1415_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_840_ce : STD_LOGIC;
    signal grp_fu_1102_ce : STD_LOGIC;
    signal grp_fu_1114_ce : STD_LOGIC;
    signal grp_fu_1126_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to15 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_16_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_69s_24s_76_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (68 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (75 downto 0) );
    end component;


    component myproject_mul_72s_12s_76_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (71 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (75 downto 0) );
    end component;


    component myproject_mul_80s_24s_96_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (79 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component myproject_mul_68s_24s_86_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (67 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (85 downto 0) );
    end component;


    component myproject_mul_mul_11s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_10ns_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_14ns_16s_26ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_11ns_16s_26s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_13ns_16s_21ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_13ns_16s_24ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mac_muladd_13ns_16s_19ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_mulsub_18s_18s_26ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_28s_16s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_mul_mul_8ns_16s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_mac_muladd_20s_12s_23s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mac_mul_sub_17s_12s_22s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_12s_12s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_13s_13s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_9ns_17s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mac_mulsub_20s_12s_23s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_7ns_16s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_16s_12s_26s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mac_muladd_11s_26s_36ns_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        din2 : IN STD_LOGIC_VECTOR (35 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (34 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;



begin
    grp_generic_sincos_16_6_s_fu_231 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_231_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_231_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_231_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_231_ap_ce);

    grp_generic_sincos_16_6_s_fu_236 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_236_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_236_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_236_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_236_ap_ce);

    grp_generic_sincos_16_6_s_fu_241 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_241_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_241_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_241_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_241_ap_ce);

    grp_generic_sincos_16_6_s_fu_246 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_246_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_246_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_246_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_246_ap_ce);

    grp_generic_sincos_16_6_s_fu_251 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_251_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_251_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_251_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_251_ap_ce);

    grp_generic_sincos_16_6_s_fu_256 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_256_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_256_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_256_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_256_ap_ce);

    grp_generic_sincos_16_6_s_fu_261 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_2_reg_1477,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_261_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_261_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_261_ap_ce);

    grp_generic_sincos_16_6_s_fu_266 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_9_reg_1492,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_266_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_266_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_266_ap_ce);

    grp_generic_sincos_16_6_s_fu_271 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1502,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_271_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_271_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_271_ap_ce);

    grp_generic_sincos_16_6_s_fu_276 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_276_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_276_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_276_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_276_ap_ce);

    grp_generic_sincos_16_6_s_fu_281 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_9_reg_1421_pp0_iter1_reg,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_281_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_281_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_281_ap_ce);

    grp_generic_sincos_16_6_s_fu_286 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_6_reg_1512,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_286_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_286_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_286_ap_ce);

    grp_generic_sincos_16_6_s_fu_291 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1522,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_291_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_291_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_291_ap_ce);

    grp_generic_sincos_16_6_s_fu_296 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_296_in_V,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_296_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_296_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_296_ap_ce);

    grp_generic_sincos_16_6_s_fu_301 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1542,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_301_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_301_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_301_ap_ce);

    grp_generic_sincos_16_6_s_fu_306 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1547,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_306_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_306_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_306_ap_ce);

    grp_generic_sincos_16_6_s_fu_311 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_10_reg_1552,
        ap_return_0 => grp_generic_sincos_16_6_s_fu_311_ap_return_0,
        ap_return_1 => grp_generic_sincos_16_6_s_fu_311_ap_return_1,
        ap_ce => grp_generic_sincos_16_6_s_fu_311_ap_ce);

    myproject_mul_69s_24s_76_2_1_U7 : component myproject_mul_69s_24s_76_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 69,
        din1_WIDTH => 24,
        dout_WIDTH => 76)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_26_reg_1656,
        din1 => r_V_28_reg_1661,
        ce => grp_fu_840_ce,
        dout => grp_fu_840_p2);

    myproject_mul_72s_12s_76_2_1_U8 : component myproject_mul_72s_12s_76_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 72,
        din1_WIDTH => 12,
        dout_WIDTH => 76)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_13_reg_1821,
        din1 => outcos_V_4_reg_1599_pp0_iter13_reg,
        ce => grp_fu_1102_ce,
        dout => grp_fu_1102_p2);

    myproject_mul_80s_24s_96_2_1_U9 : component myproject_mul_80s_24s_96_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 80,
        din1_WIDTH => 24,
        dout_WIDTH => 96)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_33_reg_1831,
        din1 => r_V_35_reg_1836,
        ce => grp_fu_1114_ce,
        dout => grp_fu_1114_p2);

    myproject_mul_68s_24s_86_2_1_U10 : component myproject_mul_68s_24s_86_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 68,
        din1_WIDTH => 24,
        dout_WIDTH => 86)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_42_reg_1841,
        din1 => r_V_44_reg_1846,
        ce => grp_fu_1126_ce,
        dout => grp_fu_1126_p2);

    myproject_mul_mul_11s_16s_26_1_1_U11 : component myproject_mul_mul_11s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln1192_1_fu_1180_p0,
        din1 => mul_ln1192_1_fu_1180_p1,
        dout => mul_ln1192_1_fu_1180_p2);

    myproject_mul_mul_10ns_16s_26_1_1_U12 : component myproject_mul_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_49_fu_1186_p0,
        din1 => r_V_49_fu_1186_p1,
        dout => r_V_49_fu_1186_p2);

    myproject_mac_muladd_14ns_16s_26ns_26_1_1_U13 : component myproject_mac_muladd_14ns_16s_26ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 16,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1193_p0,
        din1 => p_Val2_9_fu_316_p4,
        din2 => grp_fu_1193_p2,
        dout => grp_fu_1193_p3);

    myproject_mac_muladd_11ns_16s_26s_26_1_1_U14 : component myproject_mac_muladd_11ns_16s_26s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1202_p0,
        din1 => p_Val2_2_reg_1452,
        din2 => mul_ln1192_1_reg_1462,
        dout => grp_fu_1202_p3);

    myproject_mac_muladd_13ns_16s_21ns_26_1_1_U15 : component myproject_mac_muladd_13ns_16s_21ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        din2_WIDTH => 21,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1210_p0,
        din1 => grp_fu_1210_p1,
        din2 => grp_fu_1210_p2,
        dout => grp_fu_1210_p3);

    myproject_mac_muladd_13ns_16s_24ns_28_1_1_U16 : component myproject_mac_muladd_13ns_16s_24ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_1219_p0,
        din1 => p_Val2_9_reg_1421,
        din2 => grp_fu_1219_p2,
        dout => grp_fu_1219_p3);

    myproject_mac_muladd_13ns_16s_19ns_26_1_1_U17 : component myproject_mac_muladd_13ns_16s_19ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 16,
        din2_WIDTH => 19,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1227_p0,
        din1 => grp_fu_1227_p1,
        din2 => grp_fu_1227_p2,
        dout => grp_fu_1227_p3);

    myproject_mac_mulsub_18s_18s_26ns_26_1_1_U18 : component myproject_mac_mulsub_18s_18s_26ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1236_p0,
        din1 => grp_fu_1236_p1,
        din2 => grp_fu_1236_p2,
        dout => grp_fu_1236_p3);

    myproject_mul_mul_28s_16s_36_1_1_U19 : component myproject_mul_mul_28s_16s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 16,
        dout_WIDTH => 36)
    port map (
        din0 => ret_V_22_reg_1517,
        din1 => p_Val2_9_reg_1421_pp0_iter1_reg,
        dout => mul_ln700_3_fu_1245_p2);

    myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U20 : component myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 10,
        din3_WIDTH => 20,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1252_p0,
        din1 => p_Val2_1_reg_1437_pp0_iter1_reg,
        din2 => grp_fu_1252_p2,
        din3 => grp_fu_1252_p3,
        dout => grp_fu_1252_p4);

    myproject_mul_mul_16s_16s_32_1_1_U21 : component myproject_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_22_fu_1263_p0,
        din1 => r_V_22_fu_1263_p1,
        dout => r_V_22_fu_1263_p2);

    myproject_mul_mul_8ns_16s_23_1_1_U22 : component myproject_mul_mul_8ns_16s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln703_fu_1269_p0,
        din1 => p_Val2_1_reg_1437_pp0_iter8_reg,
        dout => mul_ln703_fu_1269_p2);

    myproject_mul_mul_18s_18s_36_1_1_U23 : component myproject_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_25_fu_1275_p0,
        din1 => r_V_25_fu_1275_p1,
        dout => r_V_25_fu_1275_p2);

    myproject_mac_muladd_20s_12s_23s_23_1_1_U24 : component myproject_mac_muladd_20s_12s_23s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 12,
        din2_WIDTH => 23,
        dout_WIDTH => 23)
    port map (
        din0 => ap_const_lv20_5B,
        din1 => outsin_V_reg_1577,
        din2 => mul_ln703_reg_1572,
        dout => grp_fu_1281_p3);

    myproject_mac_mul_sub_17s_12s_22s_28_1_1_U25 : component myproject_mac_mul_sub_17s_12s_22s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 12,
        din2_WIDTH => 22,
        dout_WIDTH => 28)
    port map (
        din0 => ret_V_reg_1583,
        din1 => outcos_V_2_reg_1588,
        din2 => rhs_V_1_fu_681_p3,
        dout => grp_fu_1288_p3);

    myproject_mul_mul_12s_12s_24_1_1_U26 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_51_fu_1296_p0,
        din1 => r_V_51_fu_1296_p1,
        dout => r_V_51_fu_1296_p2);

    myproject_mul_mul_16s_16s_32_1_1_U27 : component myproject_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_15_fu_1302_p0,
        din1 => r_V_15_fu_1302_p1,
        dout => r_V_15_fu_1302_p2);

    myproject_mul_mul_16s_16s_32_1_1_U28 : component myproject_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_17_fu_1308_p0,
        din1 => r_V_17_fu_1308_p1,
        dout => r_V_17_fu_1308_p2);

    myproject_mul_mul_12s_12s_24_1_1_U29 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_28_fu_1314_p0,
        din1 => r_V_28_fu_1314_p1,
        dout => r_V_28_fu_1314_p2);

    myproject_mul_mul_11s_16s_26_1_1_U30 : component myproject_mul_mul_11s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln728_1_fu_1320_p0,
        din1 => mul_ln728_1_fu_1320_p1,
        dout => mul_ln728_1_fu_1320_p2);

    myproject_mul_mul_13s_13s_26_1_1_U31 : component myproject_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_29_fu_1325_p0,
        din1 => r_V_29_fu_1325_p1,
        dout => r_V_29_fu_1325_p2);

    myproject_mul_mul_9ns_17s_25_1_1_U32 : component myproject_mul_mul_9ns_17s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 17,
        dout_WIDTH => 25)
    port map (
        din0 => ret_V_30_fu_1331_p0,
        din1 => ret_V_37_reg_1567_pp0_iter10_reg,
        dout => ret_V_30_fu_1331_p2);

    myproject_mac_mulsub_20s_12s_23s_23_1_1_U33 : component myproject_mac_mulsub_20s_12s_23s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 12,
        din2_WIDTH => 23,
        dout_WIDTH => 23)
    port map (
        din0 => ap_const_lv20_5B,
        din1 => outcos_V_reg_1625,
        din2 => ret_V_31_reg_1620,
        dout => grp_fu_1337_p3);

    myproject_mul_mul_7ns_16s_22_1_1_U34 : component myproject_mul_mul_7ns_16s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 16,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln728_fu_1344_p0,
        din1 => p_Val2_1_reg_1437_pp0_iter10_reg,
        dout => mul_ln728_fu_1344_p2);

    myproject_mac_muladd_16s_12s_26s_28_1_1_U35 : component myproject_mac_muladd_16s_12s_26s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        din2_WIDTH => 26,
        dout_WIDTH => 28)
    port map (
        din0 => p_Val2_3_reg_1430_pp0_iter10_reg,
        din1 => outcos_V_4_reg_1599_pp0_iter10_reg,
        din2 => lhs_V_2_fu_823_p3,
        dout => grp_fu_1351_p3);

    myproject_mac_muladd_11s_26s_36ns_36_1_1_U36 : component myproject_mac_muladd_11s_26s_36ns_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 26,
        din2_WIDTH => 36,
        dout_WIDTH => 36)
    port map (
        din0 => grp_fu_1359_p0,
        din1 => r_V_29_reg_1671,
        din2 => grp_fu_1359_p2,
        dout => grp_fu_1359_p3);

    myproject_mul_mul_13s_13s_26_1_1_U37 : component myproject_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => r_V_36_fu_1367_p0,
        din1 => r_V_36_fu_1367_p1,
        dout => r_V_36_fu_1367_p2);

    myproject_mul_mul_12s_12s_24_1_1_U38 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_38_fu_1373_p0,
        din1 => r_V_38_fu_1373_p1,
        dout => r_V_38_fu_1373_p2);

    myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U39 : component myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 23,
        din2_WIDTH => 12,
        din3_WIDTH => 35,
        dout_WIDTH => 36)
    port map (
        din0 => grp_fu_1379_p0,
        din1 => ret_V_32_reg_1686,
        din2 => outsin_V_1_reg_1691,
        din3 => lhs_V_fu_886_p3,
        dout => grp_fu_1379_p4);

    myproject_mul_mul_12s_12s_24_1_1_U40 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_47_fu_1390_p0,
        din1 => r_V_47_fu_1390_p1,
        dout => r_V_47_fu_1390_p2);

    myproject_mul_mul_12s_12s_24_1_1_U41 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_32_fu_1397_p0,
        din1 => r_V_32_fu_1397_p1,
        dout => r_V_32_fu_1397_p2);

    myproject_mul_mul_12s_12s_24_1_1_U42 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_41_fu_1403_p0,
        din1 => r_V_41_fu_1403_p1,
        dout => r_V_41_fu_1403_p2);

    myproject_mul_mul_12s_12s_24_1_1_U43 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_35_fu_1409_p0,
        din1 => r_V_35_fu_1409_p1,
        dout => r_V_35_fu_1409_p2);

    myproject_mul_mul_12s_12s_24_1_1_U44 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_44_fu_1415_p0,
        din1 => r_V_44_fu_1415_p1,
        dout => r_V_44_fu_1415_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv256_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln700_1_reg_1711 <= add_ln700_1_fu_802_p2;
                lhs_V_3_reg_1527 <= lhs_V_3_fu_467_p1;
                lhs_V_3_reg_1527_pp0_iter3_reg <= lhs_V_3_reg_1527;
                lhs_V_3_reg_1527_pp0_iter4_reg <= lhs_V_3_reg_1527_pp0_iter3_reg;
                lhs_V_3_reg_1527_pp0_iter5_reg <= lhs_V_3_reg_1527_pp0_iter4_reg;
                lhs_V_3_reg_1527_pp0_iter6_reg <= lhs_V_3_reg_1527_pp0_iter5_reg;
                lhs_V_3_reg_1527_pp0_iter7_reg <= lhs_V_3_reg_1527_pp0_iter6_reg;
                lhs_V_3_reg_1527_pp0_iter8_reg <= lhs_V_3_reg_1527_pp0_iter7_reg;
                mul_ln1192_2_reg_1881 <= grp_fu_1102_p2;
                mul_ln1192_4_reg_1886 <= grp_fu_1114_p2;
                mul_ln1192_7_reg_1891 <= grp_fu_1126_p2;
                mul_ln700_2_reg_1781 <= grp_fu_840_p2;
                mul_ln703_reg_1572 <= mul_ln703_fu_1269_p2;
                mul_ln728_1_reg_1666 <= mul_ln728_1_fu_1320_p2;
                outcos_V_10_reg_1593 <= grp_generic_sincos_16_6_s_fu_246_ap_return_1;
                outcos_V_10_reg_1593_pp0_iter10_reg <= outcos_V_10_reg_1593;
                outcos_V_2_reg_1588 <= grp_generic_sincos_16_6_s_fu_241_ap_return_1;
                outcos_V_4_reg_1599 <= grp_generic_sincos_16_6_s_fu_231_ap_return_1;
                outcos_V_4_reg_1599_pp0_iter10_reg <= outcos_V_4_reg_1599;
                outcos_V_4_reg_1599_pp0_iter11_reg <= outcos_V_4_reg_1599_pp0_iter10_reg;
                outcos_V_4_reg_1599_pp0_iter12_reg <= outcos_V_4_reg_1599_pp0_iter11_reg;
                outcos_V_4_reg_1599_pp0_iter13_reg <= outcos_V_4_reg_1599_pp0_iter12_reg;
                outcos_V_5_reg_1741 <= grp_generic_sincos_16_6_s_fu_286_ap_return_1;
                outcos_V_6_reg_1801 <= grp_generic_sincos_16_6_s_fu_306_ap_return_1;
                outcos_V_7_reg_1756 <= grp_generic_sincos_16_6_s_fu_291_ap_return_1;
                outcos_V_8_reg_1816 <= grp_generic_sincos_16_6_s_fu_311_ap_return_1;
                outcos_V_reg_1625 <= grp_generic_sincos_16_6_s_fu_251_ap_return_1;
                outsin_V_12_reg_1786 <= grp_generic_sincos_16_6_s_fu_301_ap_return_0;
                outsin_V_1_reg_1691 <= grp_generic_sincos_16_6_s_fu_271_ap_return_0;
                outsin_V_2_reg_1696 <= grp_generic_sincos_16_6_s_fu_276_ap_return_0;
                outsin_V_5_reg_1706 <= grp_generic_sincos_16_6_s_fu_281_ap_return_0;
                outsin_V_6_reg_1771 <= grp_generic_sincos_16_6_s_fu_296_ap_return_0;
                outsin_V_9_reg_1676 <= grp_generic_sincos_16_6_s_fu_266_ap_return_0;
                outsin_V_reg_1577 <= grp_generic_sincos_16_6_s_fu_231_ap_return_0;
                p_Val2_1_reg_1437_pp0_iter10_reg <= p_Val2_1_reg_1437_pp0_iter9_reg;
                p_Val2_1_reg_1437_pp0_iter2_reg <= p_Val2_1_reg_1437_pp0_iter1_reg;
                p_Val2_1_reg_1437_pp0_iter3_reg <= p_Val2_1_reg_1437_pp0_iter2_reg;
                p_Val2_1_reg_1437_pp0_iter4_reg <= p_Val2_1_reg_1437_pp0_iter3_reg;
                p_Val2_1_reg_1437_pp0_iter5_reg <= p_Val2_1_reg_1437_pp0_iter4_reg;
                p_Val2_1_reg_1437_pp0_iter6_reg <= p_Val2_1_reg_1437_pp0_iter5_reg;
                p_Val2_1_reg_1437_pp0_iter7_reg <= p_Val2_1_reg_1437_pp0_iter6_reg;
                p_Val2_1_reg_1437_pp0_iter8_reg <= p_Val2_1_reg_1437_pp0_iter7_reg;
                p_Val2_1_reg_1437_pp0_iter9_reg <= p_Val2_1_reg_1437_pp0_iter8_reg;
                p_Val2_20_reg_1482_pp0_iter2_reg <= p_Val2_20_reg_1482_pp0_iter1_reg;
                p_Val2_20_reg_1482_pp0_iter3_reg <= p_Val2_20_reg_1482_pp0_iter2_reg;
                p_Val2_20_reg_1482_pp0_iter4_reg <= p_Val2_20_reg_1482_pp0_iter3_reg;
                p_Val2_20_reg_1482_pp0_iter5_reg <= p_Val2_20_reg_1482_pp0_iter4_reg;
                p_Val2_20_reg_1482_pp0_iter6_reg <= p_Val2_20_reg_1482_pp0_iter5_reg;
                p_Val2_20_reg_1482_pp0_iter7_reg <= p_Val2_20_reg_1482_pp0_iter6_reg;
                p_Val2_2_reg_1452_pp0_iter2_reg <= p_Val2_2_reg_1452_pp0_iter1_reg;
                p_Val2_2_reg_1452_pp0_iter3_reg <= p_Val2_2_reg_1452_pp0_iter2_reg;
                p_Val2_2_reg_1452_pp0_iter4_reg <= p_Val2_2_reg_1452_pp0_iter3_reg;
                p_Val2_2_reg_1452_pp0_iter5_reg <= p_Val2_2_reg_1452_pp0_iter4_reg;
                p_Val2_2_reg_1452_pp0_iter6_reg <= p_Val2_2_reg_1452_pp0_iter5_reg;
                p_Val2_2_reg_1452_pp0_iter7_reg <= p_Val2_2_reg_1452_pp0_iter6_reg;
                p_Val2_2_reg_1452_pp0_iter8_reg <= p_Val2_2_reg_1452_pp0_iter7_reg;
                p_Val2_2_reg_1452_pp0_iter9_reg <= p_Val2_2_reg_1452_pp0_iter8_reg;
                p_Val2_3_reg_1430_pp0_iter10_reg <= p_Val2_3_reg_1430_pp0_iter9_reg;
                p_Val2_3_reg_1430_pp0_iter2_reg <= p_Val2_3_reg_1430_pp0_iter1_reg;
                p_Val2_3_reg_1430_pp0_iter3_reg <= p_Val2_3_reg_1430_pp0_iter2_reg;
                p_Val2_3_reg_1430_pp0_iter4_reg <= p_Val2_3_reg_1430_pp0_iter3_reg;
                p_Val2_3_reg_1430_pp0_iter5_reg <= p_Val2_3_reg_1430_pp0_iter4_reg;
                p_Val2_3_reg_1430_pp0_iter6_reg <= p_Val2_3_reg_1430_pp0_iter5_reg;
                p_Val2_3_reg_1430_pp0_iter7_reg <= p_Val2_3_reg_1430_pp0_iter6_reg;
                p_Val2_3_reg_1430_pp0_iter8_reg <= p_Val2_3_reg_1430_pp0_iter7_reg;
                p_Val2_3_reg_1430_pp0_iter9_reg <= p_Val2_3_reg_1430_pp0_iter8_reg;
                r_V_11_reg_1701 <= r_V_11_fu_772_p2;
                r_V_12_reg_1766 <= r_V_12_fu_932_p2;
                r_V_13_reg_1821 <= r_V_13_fu_1021_p2;
                r_V_15_reg_1646 <= r_V_15_fu_1302_p2;
                r_V_17_reg_1651 <= r_V_17_fu_1308_p2;
                r_V_18_reg_1716 <= r_V_18_fu_811_p2;
                r_V_22_reg_1562 <= r_V_22_fu_1263_p2;
                r_V_23_reg_1605 <= r_V_23_fu_624_p2;
                r_V_25_reg_1610 <= r_V_25_fu_1275_p2;
                r_V_26_reg_1656 <= r_V_26_fu_716_p2;
                r_V_28_reg_1661 <= r_V_28_fu_1314_p2;
                r_V_29_reg_1671 <= r_V_29_fu_1325_p2;
                r_V_30_reg_1791 <= r_V_30_fu_983_p2;
                r_V_32_reg_1796 <= r_V_32_fu_1397_p2;
                r_V_33_reg_1831 <= r_V_33_fu_1072_p2;
                r_V_35_reg_1836 <= r_V_35_fu_1409_p2;
                r_V_36_reg_1746 <= r_V_36_fu_1367_p2;
                r_V_38_reg_1751 <= r_V_38_fu_1373_p2;
                r_V_39_reg_1806 <= r_V_39_fu_1002_p2;
                r_V_41_reg_1811 <= r_V_41_fu_1403_p2;
                r_V_42_reg_1841 <= r_V_42_fu_1087_p2;
                r_V_44_reg_1846 <= r_V_44_fu_1415_p2;
                r_V_4_reg_1532 <= r_V_4_fu_470_p1;
                r_V_4_reg_1532_pp0_iter3_reg <= r_V_4_reg_1532;
                r_V_4_reg_1532_pp0_iter4_reg <= r_V_4_reg_1532_pp0_iter3_reg;
                r_V_4_reg_1532_pp0_iter5_reg <= r_V_4_reg_1532_pp0_iter4_reg;
                r_V_4_reg_1532_pp0_iter6_reg <= r_V_4_reg_1532_pp0_iter5_reg;
                r_V_4_reg_1532_pp0_iter7_reg <= r_V_4_reg_1532_pp0_iter6_reg;
                r_V_4_reg_1532_pp0_iter8_reg <= r_V_4_reg_1532_pp0_iter7_reg;
                r_V_50_reg_1635 <= r_V_50_fu_701_p2;
                r_V_51_reg_1640 <= r_V_51_fu_1296_p2;
                r_V_51_reg_1640_pp0_iter11_reg <= r_V_51_reg_1640;
                ret_V_18_reg_1615 <= ret_V_18_fu_652_p2;
                ret_V_30_reg_1681 <= ret_V_30_fu_1331_p2;
                ret_V_37_reg_1567 <= ret_V_37_fu_572_p2;
                ret_V_37_reg_1567_pp0_iter10_reg <= ret_V_37_reg_1567;
                ret_V_reg_1583 <= ret_V_fu_603_p2;
                sext_ln1118_1_reg_1447_pp0_iter2_reg <= sext_ln1118_1_reg_1447_pp0_iter1_reg;
                sext_ln1118_1_reg_1447_pp0_iter3_reg <= sext_ln1118_1_reg_1447_pp0_iter2_reg;
                sext_ln1118_1_reg_1447_pp0_iter4_reg <= sext_ln1118_1_reg_1447_pp0_iter3_reg;
                sext_ln1118_1_reg_1447_pp0_iter5_reg <= sext_ln1118_1_reg_1447_pp0_iter4_reg;
                sext_ln1118_1_reg_1447_pp0_iter6_reg <= sext_ln1118_1_reg_1447_pp0_iter5_reg;
                sext_ln1118_1_reg_1447_pp0_iter7_reg <= sext_ln1118_1_reg_1447_pp0_iter6_reg;
                sext_ln1118_1_reg_1447_pp0_iter8_reg <= sext_ln1118_1_reg_1447_pp0_iter7_reg;
                sext_ln1118_1_reg_1447_pp0_iter9_reg <= sext_ln1118_1_reg_1447_pp0_iter8_reg;
                sub_ln700_reg_1776 <= sub_ln700_fu_961_p2;
                trunc_ln708_10_reg_1552 <= grp_fu_1252_p4(25 downto 10);
                trunc_ln708_1_reg_1761 <= ret_V_34_fu_911_p2(35 downto 20);
                trunc_ln708_1_reg_1761_pp0_iter13_reg <= trunc_ln708_1_reg_1761;
                trunc_ln708_1_reg_1761_pp0_iter14_reg <= trunc_ln708_1_reg_1761_pp0_iter13_reg;
                trunc_ln708_1_reg_1761_pp0_iter15_reg <= trunc_ln708_1_reg_1761_pp0_iter14_reg;
                trunc_ln708_4_reg_1542 <= grp_fu_1236_p3(25 downto 10);
                trunc_ln708_5_reg_1826 <= ret_V_40_fu_1050_p2(75 downto 60);
                trunc_ln708_5_reg_1826_pp0_iter14_reg <= trunc_ln708_5_reg_1826;
                trunc_ln708_5_reg_1826_pp0_iter15_reg <= trunc_ln708_5_reg_1826_pp0_iter14_reg;
                trunc_ln708_7_reg_1547 <= ret_V_43_fu_536_p2(35 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1192_1_reg_1462 <= mul_ln1192_1_fu_1180_p2;
                p_Val2_1_reg_1437 <= x_V_in_sig(255 downto 240);
                p_Val2_1_reg_1437_pp0_iter1_reg <= p_Val2_1_reg_1437;
                p_Val2_20_reg_1482 <= x_V_in_sig(63 downto 48);
                p_Val2_20_reg_1482_pp0_iter1_reg <= p_Val2_20_reg_1482;
                p_Val2_2_reg_1452 <= x_V_in_sig(47 downto 32);
                p_Val2_2_reg_1452_pp0_iter1_reg <= p_Val2_2_reg_1452;
                p_Val2_3_reg_1430 <= x_V_in_sig(79 downto 64);
                p_Val2_3_reg_1430_pp0_iter1_reg <= p_Val2_3_reg_1430;
                p_Val2_9_reg_1421 <= x_V_in_sig(239 downto 224);
                p_Val2_9_reg_1421_pp0_iter1_reg <= p_Val2_9_reg_1421;
                sext_ln1118_1_reg_1447 <= sext_ln1118_1_fu_350_p1;
                sext_ln1118_1_reg_1447_pp0_iter1_reg <= sext_ln1118_1_reg_1447;
                trunc_ln708_2_reg_1477 <= r_V_49_fu_1186_p2(25 downto 10);
                trunc_ln708_6_reg_1512 <= grp_fu_1210_p3(25 downto 10);
                trunc_ln708_9_reg_1492 <= grp_fu_1193_p3(25 downto 10);
                trunc_ln708_s_reg_1522 <= grp_fu_1227_p3(25 downto 10);
                trunc_ln_reg_1502 <= ret_V_33_fu_425_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                ret_V_11_reg_1721 <= grp_fu_1351_p3;
                ret_V_32_reg_1686 <= grp_fu_1337_p3;
                ret_V_41_reg_1736 <= grp_fu_1359_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_22_reg_1517 <= grp_fu_1219_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                ret_V_31_reg_1620 <= grp_fu_1281_p3;
                ret_V_8_reg_1630 <= grp_fu_1288_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_1_fu_802_p2 <= std_logic_vector(signed(sext_ln700_11_fu_798_p1) + signed(mul_ln700_5_fu_785_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp112_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp112 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp113_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp113 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp115 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp118 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp25_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp25 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp28_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp28 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp30 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp34_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp34 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp42_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp42 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp51_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp51 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp52_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp52 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp60_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp60 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp68_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp68 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp71_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp71 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp77_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp77 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp87_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp87 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp95_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp95 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call105_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call105 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call111_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call111 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call172_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call172 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call196_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call196 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call211_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call211 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call229_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call229 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call239_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call239 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call251_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call251 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call28_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call28 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call35_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call35 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call50_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call50 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call60_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call60 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call71_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call71 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call77_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call77 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call83_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call83 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call90_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call90 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call95_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call95 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call172 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call196 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call211 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call229 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call239 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to15_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to15 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to15)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to15 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1102_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1102_ce <= ap_const_logic_1;
        else 
            grp_fu_1102_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1114_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1114_ce <= ap_const_logic_1;
        else 
            grp_fu_1114_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1126_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1126_ce <= ap_const_logic_1;
        else 
            grp_fu_1126_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1193_p0 <= ap_const_lv26_138C(14 - 1 downto 0);
    grp_fu_1193_p2 <= (p_Val2_20_fu_386_p4 & ap_const_lv10_0);
    grp_fu_1202_p0 <= ap_const_lv26_2D5(11 - 1 downto 0);
    grp_fu_1210_p0 <= ap_const_lv26_973(13 - 1 downto 0);
    grp_fu_1210_p1 <= sext_ln1116_5_fu_446_p1(16 - 1 downto 0);
    grp_fu_1210_p2 <= ap_const_lv26_DA800(21 - 1 downto 0);
    grp_fu_1219_p0 <= ap_const_lv28_973(13 - 1 downto 0);
    grp_fu_1219_p2 <= ap_const_lv28_46B400(24 - 1 downto 0);
    grp_fu_1227_p0 <= ap_const_lv26_B77(13 - 1 downto 0);
    grp_fu_1227_p1 <= sext_ln1116_5_fu_446_p1(16 - 1 downto 0);
    grp_fu_1227_p2 <= ap_const_lv26_2C800(19 - 1 downto 0);
    grp_fu_1236_p0 <= sext_ln1118_11_fu_503_p1(18 - 1 downto 0);
    grp_fu_1236_p1 <= sext_ln1118_11_fu_503_p1(18 - 1 downto 0);
    grp_fu_1236_p2 <= (p_Val2_2_reg_1452_pp0_iter1_reg & ap_const_lv10_0);
    grp_fu_1252_p0 <= rhs_V_4_fu_484_p1(16 - 1 downto 0);
    grp_fu_1252_p2 <= ap_const_lv26_1C4(10 - 1 downto 0);
    grp_fu_1252_p3 <= ap_const_lv26_62400(20 - 1 downto 0);
    grp_fu_1359_p0 <= ap_const_lv36_FFFFFFD45(11 - 1 downto 0);
    grp_fu_1359_p2 <= (mul_ln728_1_reg_1666 & ap_const_lv10_0);
    grp_fu_1379_p0 <= ap_const_lv24_EC8C00(22 - 1 downto 0);

    grp_fu_840_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_840_ce <= ap_const_logic_1;
        else 
            grp_fu_840_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_231_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp25) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_231_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_231_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_231_in_V <= x_V_in_sig(47 downto 32);

    grp_generic_sincos_16_6_s_fu_236_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_236_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_236_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_236_in_V <= x_V_in_sig(16 - 1 downto 0);

    grp_generic_sincos_16_6_s_fu_241_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp30)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_241_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_241_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_241_in_V <= std_logic_vector(signed(p_Val2_9_fu_316_p4) - signed(p_Val2_3_fu_330_p4));

    grp_generic_sincos_16_6_s_fu_246_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_246_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_246_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_246_in_V <= x_V_in_sig(63 downto 48);

    grp_generic_sincos_16_6_s_fu_251_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp42)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp42) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_251_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_251_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_251_in_V <= std_logic_vector(signed(p_Val2_3_reg_1430) + signed(p_Val2_1_reg_1437));

    grp_generic_sincos_16_6_s_fu_256_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp51)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_256_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_256_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_256_in_V <= std_logic_vector(signed(ap_const_lv16_FE74) + signed(p_Val2_2_reg_1452));

    grp_generic_sincos_16_6_s_fu_261_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp52)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_261_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_261_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_266_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp60)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_266_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_266_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_271_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp68)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp68) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_271_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_271_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_276_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp71)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_276_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_276_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_276_in_V <= std_logic_vector(unsigned(ap_const_lv16_12A) + unsigned(sub_ln703_fu_473_p2));

    grp_generic_sincos_16_6_s_fu_281_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp77)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp77) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_281_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_281_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_286_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp87)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_286_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_291_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp95)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp95) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_291_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_291_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_296_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp112) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_296_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_296_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_296_in_V <= std_logic_vector(signed(ap_const_lv16_FFC8) + signed(p_Val2_20_reg_1482_pp0_iter2_reg));

    grp_generic_sincos_16_6_s_fu_301_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp113)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp113) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_301_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_301_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_306_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp115)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp115) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_306_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_306_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_311_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp118) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_311_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_311_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_749_p3 <= (r_V_50_reg_1635 & ap_const_lv10_0);
    lhs_V_2_fu_823_p3 <= (p_Val2_1_reg_1437_pp0_iter10_reg & ap_const_lv10_0);
        lhs_V_3_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_reg_1421_pp0_iter1_reg),17));

        lhs_V_4_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_37_fu_572_p2),18));

        lhs_V_5_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_38_fu_487_p2),18));

    lhs_V_fu_886_p3 <= (ret_V_30_reg_1681 & ap_const_lv10_0);
    mul_ln1192_1_fu_1180_p0 <= ap_const_lv26_3FFFD2B(11 - 1 downto 0);
    mul_ln1192_1_fu_1180_p1 <= sext_ln1118_1_fu_350_p1(16 - 1 downto 0);
    mul_ln700_1_fu_948_p0 <= r_V_18_reg_1716;
    mul_ln700_1_fu_948_p1 <= ret_V_11_reg_1721;
    mul_ln700_1_fu_948_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_948_p0) * signed(mul_ln700_1_fu_948_p1))), 56));
    mul_ln700_5_fu_785_p1 <= r_V_15_reg_1646;
    mul_ln700_5_fu_785_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv36_FFFFFFFCE) * signed(mul_ln700_5_fu_785_p1))), 36));
    mul_ln703_fu_1269_p0 <= ap_const_lv23_5B(8 - 1 downto 0);
    mul_ln728_1_fu_1320_p0 <= ap_const_lv26_3FFFD45(11 - 1 downto 0);
    mul_ln728_1_fu_1320_p1 <= sext_ln1118_1_reg_1447_pp0_iter9_reg(16 - 1 downto 0);
    mul_ln728_fu_1344_p0 <= ap_const_lv22_32(7 - 1 downto 0);
    p_Val2_1_fu_340_p4 <= x_V_in_sig(255 downto 240);
    p_Val2_20_fu_386_p4 <= x_V_in_sig(63 downto 48);
    p_Val2_3_fu_330_p4 <= x_V_in_sig(79 downto 64);
    p_Val2_9_fu_316_p4 <= x_V_in_sig(239 downto 224);
    r_V_11_fu_772_p0 <= ret_V_8_reg_1630;
    r_V_11_fu_772_p1 <= ret_V_9_fu_760_p2;
    r_V_11_fu_772_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_11_fu_772_p0) * signed(r_V_11_fu_772_p1))), 50));
    r_V_12_fu_932_p0 <= r_V_11_reg_1701;
    r_V_12_fu_932_p1 <= outsin_V_5_reg_1706;
    r_V_12_fu_932_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_12_fu_932_p0) * signed(r_V_12_fu_932_p1))), 61));
    r_V_13_fu_1021_p0 <= r_V_12_reg_1766;
    r_V_13_fu_1021_p1 <= outsin_V_6_reg_1771;
    r_V_13_fu_1021_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_13_fu_1021_p0) * signed(r_V_13_fu_1021_p1))), 72));
        r_V_14_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1437_pp0_iter9_reg),32));

    r_V_15_fu_1302_p0 <= r_V_14_fu_658_p1(16 - 1 downto 0);
    r_V_15_fu_1302_p1 <= r_V_14_fu_658_p1(16 - 1 downto 0);
        r_V_16_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1452_pp0_iter9_reg),32));

    r_V_17_fu_1308_p0 <= r_V_16_fu_668_p1(16 - 1 downto 0);
    r_V_17_fu_1308_p1 <= r_V_16_fu_668_p1(16 - 1 downto 0);
    r_V_18_fu_811_p1 <= r_V_17_reg_1651;
    r_V_18_fu_811_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv39_32) * signed(r_V_18_fu_811_p1))), 39));
        r_V_21_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_20_reg_1482_pp0_iter7_reg),32));

    r_V_22_fu_1263_p0 <= r_V_21_fu_566_p1(16 - 1 downto 0);
    r_V_22_fu_1263_p1 <= r_V_21_fu_566_p1(16 - 1 downto 0);
    r_V_23_fu_624_p1 <= r_V_22_reg_1562;
    r_V_23_fu_624_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv39_32) * signed(r_V_23_fu_624_p1))), 39));
        r_V_24_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_634_p2),36));

    r_V_25_fu_1275_p0 <= r_V_24_fu_640_p1(18 - 1 downto 0);
    r_V_25_fu_1275_p1 <= r_V_24_fu_640_p1(18 - 1 downto 0);
    r_V_26_fu_716_p0 <= r_V_23_reg_1605;
    r_V_26_fu_716_p1 <= r_V_25_reg_1610;
    r_V_26_fu_716_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_26_fu_716_p0) * signed(r_V_26_fu_716_p1))), 69));
        r_V_27_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_reg_1577),24));

    r_V_28_fu_1314_p0 <= r_V_27_fu_722_p1(12 - 1 downto 0);
    r_V_28_fu_1314_p1 <= r_V_27_fu_722_p1(12 - 1 downto 0);
    r_V_29_fu_1325_p0 <= sext_ln1116_9_fu_725_p1(13 - 1 downto 0);
    r_V_29_fu_1325_p1 <= sext_ln1116_9_fu_725_p1(13 - 1 downto 0);
    r_V_30_fu_983_p0 <= ret_V_20_fu_971_p2;
    r_V_30_fu_983_p1 <= r_V_51_reg_1640_pp0_iter11_reg;
    r_V_30_fu_983_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_30_fu_983_p0) * signed(r_V_30_fu_983_p1))), 58));
        r_V_31_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_5_reg_1741),24));

    r_V_32_fu_1397_p0 <= r_V_31_fu_989_p1(12 - 1 downto 0);
    r_V_32_fu_1397_p1 <= r_V_31_fu_989_p1(12 - 1 downto 0);
    r_V_33_fu_1072_p0 <= r_V_30_reg_1791;
    r_V_33_fu_1072_p1 <= r_V_32_reg_1796;
    r_V_33_fu_1072_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_33_fu_1072_p0) * signed(r_V_33_fu_1072_p1))), 80));
        r_V_34_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_6_reg_1801),24));

    r_V_35_fu_1409_p0 <= r_V_34_fu_1078_p1(12 - 1 downto 0);
    r_V_35_fu_1409_p1 <= r_V_34_fu_1078_p1(12 - 1 downto 0);
    r_V_36_fu_1367_p0 <= sext_ln1116_14_fu_869_p1(13 - 1 downto 0);
    r_V_36_fu_1367_p1 <= sext_ln1116_14_fu_869_p1(13 - 1 downto 0);
        r_V_37_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_9_reg_1676),24));

    r_V_38_fu_1373_p0 <= r_V_37_fu_873_p1(12 - 1 downto 0);
    r_V_38_fu_1373_p1 <= r_V_37_fu_873_p1(12 - 1 downto 0);
    r_V_39_fu_1002_p0 <= r_V_36_reg_1746;
    r_V_39_fu_1002_p1 <= r_V_38_reg_1751;
    r_V_39_fu_1002_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_39_fu_1002_p0) * signed(r_V_39_fu_1002_p1))), 50));
        r_V_40_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_7_reg_1756),24));

    r_V_41_fu_1403_p0 <= r_V_40_fu_1008_p1(12 - 1 downto 0);
    r_V_41_fu_1403_p1 <= r_V_40_fu_1008_p1(12 - 1 downto 0);
    r_V_42_fu_1087_p0 <= r_V_39_reg_1806;
    r_V_42_fu_1087_p1 <= r_V_41_reg_1811;
    r_V_42_fu_1087_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_42_fu_1087_p0) * signed(r_V_42_fu_1087_p1))), 68));
        r_V_43_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_8_reg_1816),24));

    r_V_44_fu_1415_p0 <= r_V_43_fu_1093_p1(12 - 1 downto 0);
    r_V_44_fu_1415_p1 <= r_V_43_fu_1093_p1(12 - 1 downto 0);
    r_V_47_fu_1390_p0 <= r_V_fu_897_p1(12 - 1 downto 0);
    r_V_47_fu_1390_p1 <= r_V_fu_897_p1(12 - 1 downto 0);
    r_V_48_fu_584_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(r_V_4_reg_1532_pp0_iter8_reg));
    r_V_49_fu_1186_p0 <= ap_const_lv26_18B(10 - 1 downto 0);
    r_V_49_fu_1186_p1 <= sext_ln1118_1_fu_350_p1(16 - 1 downto 0);
        r_V_4_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1437_pp0_iter1_reg),17));

    r_V_50_fu_701_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(r_V_7_fu_697_p1));
    r_V_51_fu_1296_p0 <= r_V_9_fu_707_p1(12 - 1 downto 0);
    r_V_51_fu_1296_p1 <= r_V_9_fu_707_p1(12 - 1 downto 0);
        r_V_7_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_261_ap_return_0),13));

        r_V_9_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_10_reg_1593),24));

        r_V_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_2_reg_1696),24));

    ret_V_13_fu_634_p2 <= std_logic_vector(unsigned(ap_const_lv18_232) + unsigned(lhs_V_4_fu_630_p1));
    ret_V_15_fu_497_p2 <= std_logic_vector(unsigned(ap_const_lv18_2C9) + unsigned(lhs_V_5_fu_493_p1));
    ret_V_18_fu_652_p2 <= std_logic_vector(unsigned(ap_const_lv13_1B6) + unsigned(sext_ln703_12_fu_648_p1));
    ret_V_20_fu_971_p2 <= std_logic_vector(unsigned(ap_const_lv36_6B000000) + unsigned(ret_V_41_reg_1736));
    ret_V_25_fu_863_p2 <= std_logic_vector(unsigned(ap_const_lv13_1E4) + unsigned(sext_ln703_14_fu_860_p1));
    ret_V_30_fu_1331_p0 <= ap_const_lv25_BB(9 - 1 downto 0);
    ret_V_33_fu_425_p2 <= std_logic_vector(unsigned(ap_const_lv26_C8000) + unsigned(grp_fu_1202_p3));
    ret_V_34_fu_911_p2 <= std_logic_vector(signed(sext_ln728_1_fu_907_p1) + signed(grp_fu_1379_p4));
    ret_V_35_fu_597_p2 <= std_logic_vector(unsigned(r_V_48_fu_584_p2) - unsigned(sext_ln703_6_fu_593_p1));
    ret_V_36_fu_1132_p2 <= std_logic_vector(signed(ap_const_lv76_FC82000000000000000) + signed(mul_ln1192_2_reg_1881));
    ret_V_37_fu_572_p2 <= std_logic_vector(signed(lhs_V_3_reg_1527_pp0_iter8_reg) - signed(rhs_V_3_fu_569_p1));
    ret_V_38_fu_487_p2 <= std_logic_vector(signed(lhs_V_3_fu_467_p1) - signed(rhs_V_4_fu_484_p1));
    ret_V_40_fu_1050_p2 <= std_logic_vector(signed(sext_ln728_5_fu_1046_p1) + signed(sub_ln700_1_fu_1034_p2));
    ret_V_43_fu_536_p2 <= std_logic_vector(unsigned(rhs_V_6_fu_529_p3) + unsigned(mul_ln700_3_fu_1245_p2));
    ret_V_44_fu_1148_p2 <= std_logic_vector(signed(ap_const_lv96_FC2F00000000000000000000) + signed(mul_ln1192_4_reg_1886));
    ret_V_48_fu_1164_p2 <= std_logic_vector(signed(ap_const_lv86_3F06000000000000000000) + signed(mul_ln1192_7_reg_1891));
    ret_V_9_fu_760_p2 <= std_logic_vector(signed(sext_ln728_3_fu_756_p1) + signed(r_V_51_reg_1640));
    ret_V_fu_603_p2 <= std_logic_vector(unsigned(ap_const_lv17_CFB) + unsigned(ret_V_35_fu_597_p2));
    rhs_V_1_fu_681_p3 <= (grp_generic_sincos_16_6_s_fu_256_ap_return_0 & ap_const_lv10_0);
    rhs_V_2_fu_791_p3 <= (mul_ln728_fu_1344_p2 & ap_const_lv10_0);
        rhs_V_3_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1430_pp0_iter8_reg),17));

        rhs_V_4_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_20_reg_1482_pp0_iter1_reg),17));

    rhs_V_5_fu_1039_p3 <= (outsin_V_12_reg_1786 & ap_const_lv60_0);
    rhs_V_6_fu_529_p3 <= (p_Val2_20_reg_1482_pp0_iter1_reg & ap_const_lv20_0);
    rhs_V_fu_900_p3 <= (r_V_47_fu_1390_p2 & ap_const_lv10_0);
        sext_ln1116_14_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_25_fu_863_p2),26));

        sext_ln1116_5_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_20_reg_1482),26));

        sext_ln1116_9_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_18_reg_1615),26));

        sext_ln1118_11_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_fu_497_p2),26));

        sext_ln1118_1_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_340_p4),26));

        sext_ln700_11_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_2_fu_791_p3),36));

        sext_ln703_12_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_246_ap_return_0),13));

        sext_ln703_14_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outcos_V_10_reg_1593_pp0_iter10_reg),13));

        sext_ln703_6_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_236_ap_return_1),17));

        sext_ln728_1_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_900_p3),36));

        sext_ln728_3_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_749_p3),24));

        sext_ln728_5_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_5_fu_1039_p3),76));

    shl_ln700_1_fu_1027_p3 <= (sub_ln700_reg_1776 & ap_const_lv20_0);
    shl_ln_fu_954_p3 <= (add_ln700_1_reg_1711 & ap_const_lv20_0);
    sub_ln700_1_fu_1034_p2 <= std_logic_vector(unsigned(shl_ln700_1_fu_1027_p3) - unsigned(mul_ln700_2_reg_1781));
    sub_ln700_fu_961_p2 <= std_logic_vector(unsigned(shl_ln_fu_954_p3) - unsigned(mul_ln700_1_fu_948_p2));
    sub_ln703_fu_473_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_1421_pp0_iter1_reg) - unsigned(p_Val2_2_reg_1452_pp0_iter1_reg));

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1761_pp0_iter15_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_36_fu_1132_p2(75 downto 60);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_5_reg_1826_pp0_iter15_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= ret_V_44_fu_1148_p2(95 downto 80);

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= ret_V_48_fu_1164_p2(85 downto 70);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
