# do sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module ddr3_model_c1
# 
# Top level modules:
# 	ddr3_model_c1
# Model Technology ModelSim SE vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module sim_tb_top
# -- Compiling module ddr3_model_c1
# -- Compiling module ddr3_model_c3
# -- Compiling module example_top
# -- Compiling module infrastructure
# -- Compiling module memc_wrapper
# -- Compiling module memc_tb_top
# -- Compiling module afifo
# -- Compiling module axi4_tg
# -- Compiling module axi4_wrapper
# -- Compiling module cmd_gen
# -- Compiling module cmd_prbs_gen
# -- Compiling module cmd_prbs_gen_axi
# -- Compiling module data_gen_chk
# -- Compiling module data_prbs_gen
# -- Compiling module init_mem_pattern_ctr
# -- Compiling module mcb_flow_control
# -- Compiling module mcb_traffic_gen
# -- Compiling module rd_data_gen
# -- Compiling module read_data_path
# -- Compiling module read_posted_fifo
# -- Compiling module s6_axi4_tg
# -- Compiling module sp6_data_gen
# -- Compiling module tg
# -- Compiling module tg_status
# -- Compiling module v6_data_gen
# -- Compiling module wr_data_gen
# -- Compiling module write_data_path
# -- Compiling module iodrp_controller
# -- Compiling module iodrp_mcb_controller
# -- Compiling module mcb_raw_wrapper
# -- Compiling module mcb_soft_calibration
# -- Compiling module mcb_soft_calibration_top
# -- Compiling module mcb_ui_top
# -- Compiling module STATE_LOGIC_V7_3
# -- Compiling module beh_vlog_muxf7_V7_3
# -- Compiling module beh_vlog_ff_clr_V7_3
# -- Compiling module beh_vlog_ff_pre_V7_3
# -- Compiling module beh_vlog_ff_ce_clr_V7_3
# -- Compiling module write_netlist_V7_3
# -- Compiling module read_netlist_V7_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_V7_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_V7_3
# -- Compiling module blk_mem_axi_regs_fwd_v7_3
# -- Compiling module BLK_MEM_GEN_V7_3_output_stage
# -- Compiling module BLK_MEM_GEN_V7_3_softecc_output_reg_stage
# -- Compiling module BLK_MEM_GEN_V7_3_mem_module
# -- Compiling module BLK_MEM_GEN_V7_3
# -- Compiling module glbl
# 
# Top level modules:
# 	sim_tb_top
# 	ddr3_model_c3
# 	s6_axi4_tg
# 	BLK_MEM_GEN_V7_3
# 	glbl
# vsim +notimingchecks -L unisims_ver -L secureip -t ps -novopt work.sim_tb_top glbl 
# Loading C:\modeltech_10.0c\win32/novas.dll
# //  ModelSim SE 10.0c Jul 21 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.sim_tb_top
# Loading work.sim_tb_top
# Loading unisims_ver.PULLDOWN
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.example_top
# Loading work.example_top
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.infrastructure
# Loading work.infrastructure
# Loading unisims_ver.PLL_ADV
# Loading unisims_ver.BUFG
# Loading unisims_ver.BUFGCE
# Loading unisims_ver.BUFGMUX
# Loading unisims_ver.INV
# Loading unisims_ver.BUFPLL_MCB
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.memc_wrapper
# Loading work.memc_wrapper
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.mcb_ui_top
# Loading work.mcb_ui_top
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.mcb_raw_wrapper
# Loading work.mcb_raw_wrapper
# Loading unisims_ver.MCB
# Loading secureip.B_MCB
# Loading unisims_ver.OSERDES2
# Loading unisims_ver.OBUFT
# Loading unisims_ver.OBUFTDS
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.memc_tb_top
# Loading work.memc_tb_top
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.glbl
# Loading work.glbl
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.ddr3_model_c1
# Loading work.ddr3_model_c1
# Loading unisims_ver.IBUFG
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.mcb_soft_calibration_top
# Loading work.mcb_soft_calibration_top
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.mcb_soft_calibration
# Loading work.mcb_soft_calibration
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.iodrp_controller
# Loading work.iodrp_controller
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.iodrp_mcb_controller
# Loading work.iodrp_mcb_controller
# Loading unisims_ver.IOBUF
# Loading unisims_ver.IODRP2
# Loading unisims_ver.IODRP2_MCB
# Loading unisims_ver.IOBUFDS
# Loading unisims_ver.PULLUP
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.init_mem_pattern_ctr
# Loading work.init_mem_pattern_ctr
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.mcb_traffic_gen
# Loading work.mcb_traffic_gen
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.cmd_gen
# Loading work.cmd_gen
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.mcb_flow_control
# Loading work.mcb_flow_control
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.afifo
# Loading work.afifo
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.tg_status
# Loading work.tg_status
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.cmd_prbs_gen
# Loading work.cmd_prbs_gen
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.read_data_path
# Loading work.read_data_path
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.read_posted_fifo
# Loading work.read_posted_fifo
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.rd_data_gen
# Loading work.rd_data_gen
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.write_data_path
# Loading work.write_data_path
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.wr_data_gen
# Loading work.wr_data_gen
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.sp6_data_gen
# Loading work.sp6_data_gen
# Refreshing C:\Users\huangrui\Desktop\0530\nCAS1000_FPGA\test_serdes\ncas_and_master\simulation\ncas1000_testDDR3\src_ncas1000\xilinx_ipcore\ddr3_pro\example_design\sim\functional\work.data_prbs_gen
# Loading work.data_prbs_gen
# ** Warning: (vsim-3015) sim_tb_top.v(246): [PCDPC] - Port size (13 or 13) does not match connection size (14) for port 'addr'. The port definition is at: ddr3_model_c1.v(95).
#         Region: /sim_tb_top/MEM_INST1/u_mem_c1
# Novas FSDB Dumper for ModelSim, Release 5.4v9 (Win95/NT) 05/04/2005
# Copyright (C) 1996 - 2004 by Novas Software, Inc.
# *Novas* Create FSDB file 'test_000.fsdb'
# *Novas* Start dumping the top scope(sim_tb_top), layer(0).
# ** Error: (vsim-PLI-3781) acc_fetch_value(): The object parameter 'dq_oq' is a SystemVerilog type, which is not handled.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3781) acc_fetch_value(): The object parameter 'dq_tq' is a SystemVerilog type, which is not handled.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[15] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[15] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[14] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[14] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq_iobuft[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_obuft[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_obuft[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_obuft[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_obuft[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_obuft[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_obuft[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_obuft[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[15] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[15] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[14] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[14] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_dq[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_oserdes2[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_oserdes2[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_oserdes2[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_oserdes2[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_oserdes2[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_ba_oserdes2[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[13] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[12] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[11] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[10] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[9] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[8] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[7] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[6] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[5] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[4] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[3] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[2] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[1] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Warning: Unknown scope type: sim_tb_top.design_top.memc1_wrapper_inst.mcb_ui_top_inst.mcb_raw_wrapper_inst.gen_addr_oserdes2[0] 722
#     : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# ** Error: (vsim-PLI-3486) acc_fetch_defname(): The object_handle parameter is not a handle to a module, primitive, or architecture instance.    : sim_tb_top.v(302)
#    Time: 0 ps  Iteration: 0  Instance: /sim_tb_top
# *Novas* Start dumping the top scope(glbl), layer(0).
# *Novas* End of dumping.
# sim_tb_top.MEM_INST1.u_mem_c1.reset at time 20722501.0 ps WARNING: 200 us is required before RST_N goes inactive.
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task at time 21024001.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps INFO: Load Mode 2
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps INFO: Load Mode 2 Auto Self Refresh = Enabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21213001.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21225001.0 ps INFO: Load Mode 3
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21225001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21225001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21237001.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0 Burst Length =  8
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0 Burst Order = Sequential
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0 CAS Latency =           6
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0 Write Recovery =           5
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21249001.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21288001.0 ps INFO: ZQ        long = 1
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 21288001.0 ps INFO: Initialization Sequence is complete
# sim_tb_top.MEM_INST1.u_mem_c1.reset at time 26887501.0 ps WARNING: 200 us is required before RST_N goes inactive.
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task at time 27069001.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps INFO: Load Mode 2
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps INFO: Load Mode 2 Auto Self Refresh = Enabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps WARNING: Load Mode 2 Auto Self Refresh is not modeled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27258001.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27270001.0 ps INFO: Load Mode 3
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27270001.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27270001.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 Output Drive Strength =          40 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 Additive Latency = 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27282001.0 ps INFO: Load Mode 1 Qoff = Enabled
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0 Burst Length =  8
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0 Burst Order = Sequential
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0 CAS Latency =           6
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0 Write Recovery =           5
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27294001.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27333001.0 ps INFO: ZQ        long = 1
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 27333001.0 ps INFO: Initialization Sequence is complete
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30795001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30810001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 30819001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30822001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30834001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30846001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30858001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30870001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30882001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30894001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30906001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30918001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30930001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30942001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30949501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30951001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30952501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30954001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30954001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30955501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30957001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30958501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30960001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30961501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30963001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30964501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30966001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30966001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30967501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30969001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30970501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30972001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30973501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30975001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30976501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30978001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30978001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 30990001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 30999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31002001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31014001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31026001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31038001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31050001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31062001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31074001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31086001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31098001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31110001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31122001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31134001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31146001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31158001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31170001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31182001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31194001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31206001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31218001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31230001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31242001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31254001.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 31290001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31293001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31305001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31309501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31311001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31312501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31314001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31315501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31317001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31317001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31318501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31320001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31321501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31323001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31324501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31326001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31327501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31329001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31329001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31330501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31332001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31333501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31335001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31336501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31338001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31339501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31341001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31341001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31342501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31344001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31345501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31347001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31348501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31350001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31351501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31353001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31353001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31354501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31356001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31357501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31359001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31360501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31362001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31363501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31365001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31365001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31366501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31368001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31369501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31371001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31372501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31374001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31375501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31377001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31377001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31378501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31380001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31381501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31383001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31384501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31386001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31387501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31389001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31389001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31390501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31392001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31393501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31395001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31396501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31398001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31399501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31401001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 31401001.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31402501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31404001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31405501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31407001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31408501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31410001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31411501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31413001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31414501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31416001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31417501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31419001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31420501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31422001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31423501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31425001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31426501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = ffff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 31428001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
# Calibration Done
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34401001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 34410001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34413001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34417501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0536
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34419001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34420501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34422001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34423501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34425001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34425001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34426501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34428001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34429501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0537
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34431001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34432501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34434001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34435501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34437001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34437001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34438501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34440001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0538
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34449001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34453501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0539
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34455001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34456501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34458001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34459501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34461001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34461001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34462501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34464001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 053a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34473001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 053b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34483501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34485001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34485001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34486501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34488001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 053c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34497001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 053d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 053e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 34533001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34539001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34539001.0 ps INFO: Precharge bank   0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34563001.0 ps INFO: Refresh  
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34725001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34740001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 34749001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34752001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 053f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34764001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0540
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34776001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0541
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34788001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0542
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34800001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0543
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34812001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0544
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34824001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0545
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34836001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 0546
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34848001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34849501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34851001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34852501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 0547
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34854001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34855501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34857001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34858501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34860001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34860001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34861501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34863001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34864501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 0548
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34866001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34867501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34869001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34870501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34872001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34872001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 0549
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34884001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34885501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34887001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34888501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 054a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34890001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34891501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34893001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34894501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34896001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34896001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 054b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34906501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34908001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34908001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34909501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34911001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34912501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 054c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34914001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34920001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 054d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34932001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 054e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34944001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 054f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34956001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34957501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34959001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34960501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 0550
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34962001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34963501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34965001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34966501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34968001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34968001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34969501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34971001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34972501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 0551
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34974001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34975501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34977001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34978501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34980001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34980001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34981501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34983001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34984501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 0552
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34986001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34987501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34989001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34990501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34992001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 34992001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34993501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34995001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34996501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 0553
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34998001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 34999501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35001001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35002501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35004001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35004001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35005501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35007001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35008501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 0554
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35010001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35011501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35013001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35014501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35016001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35016001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35017501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35019001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35020501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 0555
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35022001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35023501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35025001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35026501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35028001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35028001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35029501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35031001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35032501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0556
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35034001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35035501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35037001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35038501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35040001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35040001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35041501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35043001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35044501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0557
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35046001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35047501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35049001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35050501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35052001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35052001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35053501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35055001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35056501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 0558
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35058001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35059501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35061001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35062501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35064001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35064001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35065501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35067001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35068501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 0559
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35070001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35071501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35073001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35074501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35076001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35076001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35077501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35079001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35080501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 055a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35082001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35083501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35085001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35086501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35088001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35088001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 055b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35100001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35101501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35103001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35104501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 055c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35106001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35107501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35109001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35110501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35112001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35112001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35113501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35115001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35116501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 055d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35118001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35119501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35121001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35122501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35124001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35124001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35125501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35127001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35128501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 055e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35130001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35131501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35133001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35134501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35136001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35136001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 055f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35148001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 0560
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35160001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 0561
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35172001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 0562
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35184001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 0563
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35196001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 0564
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35208001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 0565
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35220001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 0566
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35232001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 0567
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35244001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 0568
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35256001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 0569
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35268001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 056a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35280001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 056b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35292001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 056c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35304001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 056d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35316001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 056e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35328001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 056f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35340001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 0570
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35352001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 0571
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35364001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0572
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35376001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0573
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 35388001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 0574
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 0575
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 35415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 35424001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36177001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 36186001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36189001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36193501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0577
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36195001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36196501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36198001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36199501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36201001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36201001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36202501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36204001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36205501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 057b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36207001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36208501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36210001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36211501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36213001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36213001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36214501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36216001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36217501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 057c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36219001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36220501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36222001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36223501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36225001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36225001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36226501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36228001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36229501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 057d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36231001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36232501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36234001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36235501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36237001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36237001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36238501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36240001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36241501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 057e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36243001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36244501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36246001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36247501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36249001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36249001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36250501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36252001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36253501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 057f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36255001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36256501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36258001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36259501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36261001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36261001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36262501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36264001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36265501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0580
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36267001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36268501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36270001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36271501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36273001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36273001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36274501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36276001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36277501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0581
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36279001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36280501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36282001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36283501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36285001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36285001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36286501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36288001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36289501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0582
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36291001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36292501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36294001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36295501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36297001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36297001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36298501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36300001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36301501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0583
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36303001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36304501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36306001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36307501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36309001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36309001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36310501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36312001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36313501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 058a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36315001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36316501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36318001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36319501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36321001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36321001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36322501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36324001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36325501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 058b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36327001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36328501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36330001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36331501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36333001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36333001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36334501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36336001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36337501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 058c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36339001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36340501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36342001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36343501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36345001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36345001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36346501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36348001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36349501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 058d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36351001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36352501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36354001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36355501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36357001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36357001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36358501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36360001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 058e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36369001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 058f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36381001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36382501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36384001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 0590
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36393001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36397501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 0591
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36399001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36400501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36402001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36403501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36405001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36405001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36406501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36408001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36409501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 0592
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36411001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36412501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36414001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36415501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36417001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36417001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36418501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36420001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36421501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 0593
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36423001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36424501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36426001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36427501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36429001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36429001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36430501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36432001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36433501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 0594
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36435001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36436501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36438001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36439501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36441001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36441001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36442501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36444001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36445501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 0595
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36447001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36448501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36450001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36451501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36453001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36453001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36454501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36456001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 0596
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36465001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 0597
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36477001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36481501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 0598
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36483001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36484501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36486001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36487501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36489001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36489001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36490501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36492001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36493501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 0599
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36495001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36496501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36498001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36501001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 059a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36513001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36517501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 059b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36519001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36520501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36522001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36523501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36525001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36525001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36526501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36528001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36529501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 059c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36531001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36532501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36534001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36535501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36537001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36537001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36538501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36540001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 059d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36549001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 059e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36561001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 059f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36573001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 05a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36585001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 05a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36597001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36601501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 05a2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36603001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36604501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36606001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36607501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36609001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36609001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36610501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36612001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36613501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 05a3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36615001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36616501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36618001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36619501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36621001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36621001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36622501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36624001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36625501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 05a4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36627001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36628501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36630001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36631501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36633001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36633001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36634501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36636001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36637501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 05a5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36639001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36640501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36642001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36643501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36645001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36645001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36646501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36648001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 05a6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36657001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 05a7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36669001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 05a8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36681001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 05a9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36693001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 05aa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36705001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 05ab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36717001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 05ac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36729001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 05ad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36741001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 05ae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36753001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 05af
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36765001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 05b0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36777001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 05b1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36789001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 05b2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36801001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 05b3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36813001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 05b4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36825001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 05b5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36837001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 05b6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36849001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 05b7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36861001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 05b8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36873001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 05b9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36885001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 05ba
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36897001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 05bb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36909001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 05bc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36921001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 05bd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 36933001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 05be
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36949501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 05bf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36951001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36952501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36954001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36955501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36957001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36958501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 36960001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 36969001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37809001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 37818001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37821001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 05c1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37833001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 05c5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37845001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37849501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 05c6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37851001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37852501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37854001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37855501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37857001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37857001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37858501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37860001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37861501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 05c7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37863001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37864501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37866001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37867501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37869001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37869001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37870501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37872001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 05c8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37881001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37885501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 05c9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37887001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37888501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37890001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37891501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37893001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37893001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37894501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37896001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 05ca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37905001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37906501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37908001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37909501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 05cb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37911001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37912501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37914001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37917001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 05cc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37929001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 05cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37941001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 05ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37953001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37957501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 05cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37959001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37960501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37962001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37963501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37965001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37965001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37966501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37968001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37969501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 05d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37971001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37972501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37974001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37975501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37977001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37977001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37978501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37980001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37981501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 05d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37983001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37984501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37986001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37987501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37989001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 37989001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37990501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37992001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37993501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 05d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37995001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37996501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37998001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 37999501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38001001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38001001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38002501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38004001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38005501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 05d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38007001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38008501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38010001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38011501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38013001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38013001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38014501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38016001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38017501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 05d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38019001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38020501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38022001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38023501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38025001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38025001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38026501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38028001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38029501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 05d5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38031001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38032501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38034001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38035501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38037001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38037001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38038501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38040001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38041501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 05d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38043001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38044501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38046001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38047501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38049001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38049001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38050501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38052001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38053501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 05d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38055001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38056501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38058001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38059501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38061001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38061001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38062501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38064001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38065501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 05d8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38067001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38068501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38070001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38071501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38073001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38073001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38074501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38076001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38077501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 05d9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38079001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38080501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38082001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38083501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38085001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38085001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38086501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38088001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 05da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38097001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38101501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 05db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38103001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38104501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38106001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38107501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38109001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38109001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38110501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38112001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38113501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 05dc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38115001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38116501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38118001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38119501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38121001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38121001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38122501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38124001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38125501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 05dd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38127001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38128501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38130001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38131501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38133001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38133001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38134501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38136001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 05de
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38145001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 05df
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38157001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 05e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38169001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 05e1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38181001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 05e2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38193001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 05e3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38205001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 05e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38217001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 05e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38229001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 05e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38241001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 05e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38253001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 05e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38265001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 05e9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38277001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 05ea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38289001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 05eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38301001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 05ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38313001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 05ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38325001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 05ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38337001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 05ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38349001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 05f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38361001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 05f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38373001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 05f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38385001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 05f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38397001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 05f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38409001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 05f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38421001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38425501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 05f6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38427001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38428501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38430001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38431501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38433001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38433001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38434501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38436001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38437501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 05f7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38439001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38440501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38442001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38443501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38445001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38445001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38446501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38448001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 05f8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38457001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 05f9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38469001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 05fa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38481001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 05fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38493001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 05fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38505001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 05fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38517001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 05fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38529001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 05ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38541001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0600
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38553001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0601
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38565001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 0602
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 0603
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 38601001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38604001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38616001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38620501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 05c1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38622001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38623501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38625001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38626501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38628001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38628001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38629501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38631001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38632501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 05c5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38634001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38635501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38637001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38638501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38640001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38640001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38641501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38643001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38644501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 05c6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38646001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38647501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38649001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38650501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38652001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38652001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38653501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38655001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38656501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 05c7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38658001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38659501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38661001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38662501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38664001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38664001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38665501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38667001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38668501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 05c8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38670001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38671501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38673001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38674501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38676001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38676001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38677501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38679001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38680501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 05c9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38682001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38683501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38685001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38686501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38688001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38688001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38689501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38691001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38692501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 05ca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38694001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38695501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38697001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38698501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38700001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38700001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38701501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38703001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38704501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 05cb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38706001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38707501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38709001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38710501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38712001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38712001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38713501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38715001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38716501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 05cc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38718001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38719501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38721001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38722501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38724001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38724001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38725501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38727001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38728501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 05cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38730001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38731501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38733001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38734501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38736001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38736001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38737501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38739001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38740501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 05ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38742001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38743501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38745001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38746501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38748001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38748001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38749501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38751001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38752501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 05cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38754001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=00000000000000000000000000000606 and recieved data= 000000000000000000000000000005c1 @ 38755500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38755501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38757001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38758501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38760001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38760001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38761501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38763001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38764501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 05d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38766001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38767501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38769001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38770501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38772001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38772001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38773501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38775001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38776501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 05d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38778001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# ERROR: Expected data=00000000000000000000000000000606 and recieved data= 000000000000000000000000000005c1 @ 38779500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38779501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38781001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38782501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38784001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38784001.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38785501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38787001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38788501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 05d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38790001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38791501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38793001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38794501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38796001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38796001.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38797501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38799001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38800501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 05d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38802001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# ERROR: Expected data=0000000000000000000000000000062b and recieved data= 000000000000000000000000000005c5 @ 38803500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38803501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38805001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38806501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38808001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38808001.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38809501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38811001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38812501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = 05d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38814001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38815501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38817001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38818501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38820001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38820001.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38821501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38823001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38824501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = 05d5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38826001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# ERROR: Expected data=0000000000000000000000000000062c and recieved data= 000000000000000000000000000005c6 @ 38827500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38827501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38829001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38830501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38832001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38832001.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38833501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38835001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38836501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = 05d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38838001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38839501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38841001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38842501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38844001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38844001.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38845501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38847001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38848501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = 05d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38850001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# ERROR: Expected data=0000000000000000000000000000062d and recieved data= 000000000000000000000000000005c7 @ 38851500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38851501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38853001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38854501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38856001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38856001.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38857501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38859001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38860501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = 05d8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38862001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38863501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38865001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38866501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38868001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38868001.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38869501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38871001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38872501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = 05d9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38874001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# ERROR: Expected data=0000000000000000000000000000062e and recieved data= 000000000000000000000000000005c8 @ 38875500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38875501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38877001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38878501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38880001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38880001.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38881501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38883001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38884501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = 05da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38886001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38887501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38889001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38890501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38892001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38892001.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38893501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38895001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38896501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = 05db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38898001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# ERROR: Expected data=0000000000000000000000000000062f and recieved data= 000000000000000000000000000005c9 @ 38899500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38899501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38901001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38902501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38904001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38904001.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38905501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38907001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38908501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = 05dc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38910001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38911501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38913001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38914501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38916001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38916001.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38917501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38919001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38920501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = 05dd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38922001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# ERROR: Expected data=00000000000000000000000000000630 and recieved data= 000000000000000000000000000005ca @ 38923500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38923501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38925001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38926501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38928001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38928001.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38929501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38931001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38932501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = 05de
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38934001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38935501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38937001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38938501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38940001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38940001.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38941501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38943001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38944501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = 05df
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38946001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# ERROR: Expected data=00000000000000000000000000000631 and recieved data= 000000000000000000000000000005cb @ 38947500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38947501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38949001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38950501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38952001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38952001.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38953501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38955001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38956501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = 05e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38958001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38959501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38961001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38962501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38964001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38964001.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38965501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38967001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38968501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = 05e1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38970001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# ERROR: Expected data=00000000000000000000000000000632 and recieved data= 000000000000000000000000000005cc @ 38971500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38971501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38973001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38974501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38976001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38976001.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38977501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38979001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38980501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = 05e2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38982001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38983501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38985001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38986501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38988001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 38988001.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38989501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38991001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38992501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = 05e3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38994001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# ERROR: Expected data=00000000000000000000000000000633 and recieved data= 000000000000000000000000000005cd @ 38995500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38995501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38997001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 38998501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39000001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39000001.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39001501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39003001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39004501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 05e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39006001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39007501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39009001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39010501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39012001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39012001.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39013501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39015001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39016501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 05e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39018001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# ERROR: Expected data=00000000000000000000000000000634 and recieved data= 000000000000000000000000000005ce @ 39019500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39019501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39021001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39022501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39024001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39024001.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39025501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39027001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39028501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 05e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39030001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39031501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39033001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39034501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39036001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39036001.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39037501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39039001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39040501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 05e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39042001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# ERROR: Expected data=00000000000000000000000000000635 and recieved data= 000000000000000000000000000005cf @ 39043500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39043501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39045001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39046501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39048001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39048001.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39049501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39051001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39052501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = 05e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39054001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39055501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39057001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39058501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39060001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39060001.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39061501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39063001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39064501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = 05e9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39066001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# ERROR: Expected data=00000000000000000000000000000636 and recieved data= 000000000000000000000000000005d0 @ 39067500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39067501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39069001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39070501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39072001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39072001.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39073501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39075001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39076501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = 05ea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39078001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39079501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39081001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39082501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39084001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39084001.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39085501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39087001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39088501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = 05eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39090001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# ERROR: Expected data=00000000000000000000000000000637 and recieved data= 000000000000000000000000000005d1 @ 39091500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39091501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39093001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39094501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39096001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39096001.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39097501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39099001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39100501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = 05ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39102001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39103501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39105001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39106501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39108001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39108001.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39109501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39111001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39112501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = 05ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39114001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# ERROR: Expected data=00000000000000000000000000000638 and recieved data= 000000000000000000000000000005d2 @ 39115500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39115501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39117001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39118501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39120001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39120001.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39121501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39123001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39124501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = 05ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39126001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39127501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39129001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39130501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39132001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39132001.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39133501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39135001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39136501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = 05ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39138001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# ERROR: Expected data=00000000000000000000000000000639 and recieved data= 000000000000000000000000000005d3 @ 39139500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39139501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39141001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39142501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39144001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39144001.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39145501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39147001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39148501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = 05f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39150001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39151501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39153001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39154501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39156001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39156001.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39157501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39159001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39160501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = 05f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39162001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# ERROR: Expected data=0000000000000000000000000000063a and recieved data= 000000000000000000000000000005d4 @ 39163500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39163501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39165001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39166501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39168001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39168001.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39169501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39171001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39172501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = 05f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39174001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39175501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39177001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39178501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39180001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39180001.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39181501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39183001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39184501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = 05f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39186001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# ERROR: Expected data=0000000000000000000000000000063b and recieved data= 000000000000000000000000000005d5 @ 39187500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39187501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39189001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39190501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39192001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39192001.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39193501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39195001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39196501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = 05f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39198001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39199501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39201001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39202501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39204001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39204001.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39205501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39207001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39208501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = 05f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39210001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# ERROR: Expected data=0000000000000000000000000000063c and recieved data= 000000000000000000000000000005d6 @ 39211500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39211501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39213001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39214501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39216001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39216001.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39217501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39219001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39220501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = 05f6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39222001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39223501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39225001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39226501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39228001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39228001.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39229501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39231001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39232501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = 05f7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39234001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# ERROR: Expected data=0000000000000000000000000000063d and recieved data= 000000000000000000000000000005d7 @ 39235500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39235501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39237001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39238501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39240001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39240001.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39241501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39243001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39244501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = 05f8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39246001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39247501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39249001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39250501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39252001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39252001.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39253501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39255001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39256501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = 05f9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39258001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# ERROR: Expected data=0000000000000000000000000000063e and recieved data= 000000000000000000000000000005d8 @ 39259500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39259501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39261001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39262501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39264001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39264001.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39265501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39267001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39268501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = 05fa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39270001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39271501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39273001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39274501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39276001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39276001.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39277501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39279001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39280501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = 05fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39282001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# ERROR: Expected data=0000000000000000000000000000063f and recieved data= 000000000000000000000000000005d9 @ 39283500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39283501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39285001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39286501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39288001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39288001.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39289501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39291001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39292501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = 05fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39294001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39295501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39297001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39298501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39300001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39300001.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39301501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39303001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39304501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = 05fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39306001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# ERROR: Expected data=00000000000000000000000000000640 and recieved data= 000000000000000000000000000005da @ 39307500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39307501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39309001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39310501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39312001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39312001.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39313501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39315001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39316501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = 05fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39318001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39319501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39321001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39322501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39324001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39324001.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39325501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39327001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39328501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = 05ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39330001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# ERROR: Expected data=00000000000000000000000000000641 and recieved data= 000000000000000000000000000005db @ 39331500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39331501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39333001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39334501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39336001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39336001.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39337501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39339001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39340501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0600
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39342001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39343501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39345001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39346501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39348001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39348001.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39349501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39351001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39352501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0601
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39354001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# ERROR: Expected data=00000000000000000000000000000642 and recieved data= 000000000000000000000000000005dc @ 39355500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39355501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39357001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39358501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39360001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39360001.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39361501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39363001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39364501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = 0602
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39366001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39367501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39369001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39370501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39372001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39373501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39375001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39376501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 0603
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39378001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# ERROR: Expected data=00000000000000000000000000000643 and recieved data= 000000000000000000000000000005dd @ 39379500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39379501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39381001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39382501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39384001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39385501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39387001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# ERROR: Expected data=00000000000000000000000000000644 and recieved data= 000000000000000000000000000005de @ 39403500.0 ps
# ERROR: Expected data=00000000000000000000000000000645 and recieved data= 000000000000000000000000000005df @ 39427500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39441001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 39450001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000646 and recieved data= 000000000000000000000000000005e0 @ 39451500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39453001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0608
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39465001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0609
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000647 and recieved data= 000000000000000000000000000005e1 @ 39475500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39477001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39481501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 060a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39483001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39484501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39486001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39487501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39489001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39489001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39490501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39492001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39493501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 060b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39495001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39496501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39498001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000648 and recieved data= 000000000000000000000000000005e2 @ 39499500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39501001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 060c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39513001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39517501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 060d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39519001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39520501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39522001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000649 and recieved data= 000000000000000000000000000005e3 @ 39523500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39523501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39525001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39525001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39526501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39528001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39529501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 060e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39531001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39532501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39534001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39535501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39537001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39537001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39538501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39540001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 060f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=0000000000000000000000000000064a and recieved data= 000000000000000000000000000005e4 @ 39547500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39549001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0610
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39561001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0611
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=0000000000000000000000000000064b and recieved data= 000000000000000000000000000005e5 @ 39571500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39573001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0612
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39585001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0613
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# ERROR: Expected data=0000000000000000000000000000064c and recieved data= 000000000000000000000000000005e6 @ 39595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39597001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39601501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0614
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39603001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39604501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39606001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39607501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39609001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39609001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39610501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39612001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39613501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0615
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39615001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39616501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39618001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# ERROR: Expected data=0000000000000000000000000000064d and recieved data= 000000000000000000000000000005e7 @ 39619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39619501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39621001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39621001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39622501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39624001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39625501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0616
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39627001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39628501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39630001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39631501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39633001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39633001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39634501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39636001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39637501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0617
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39639001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39640501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39642001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# ERROR: Expected data=0000000000000000000000000000064e and recieved data= 000000000000000000000000000005e8 @ 39643500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39643501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39645001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39645001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39646501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39648001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 0618
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39657001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 0619
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# ERROR: Expected data=0000000000000000000000000000064f and recieved data= 000000000000000000000000000005e9 @ 39667500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39669001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 061a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39681001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 061b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# ERROR: Expected data=00000000000000000000000000000650 and recieved data= 000000000000000000000000000005ea @ 39691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39693001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 061c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39705001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 061d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# ERROR: Expected data=00000000000000000000000000000651 and recieved data= 000000000000000000000000000005eb @ 39715500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39717001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 061e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39729001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 061f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# ERROR: Expected data=00000000000000000000000000000652 and recieved data= 000000000000000000000000000005ec @ 39739500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39741001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 0620
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39753001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 0621
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# ERROR: Expected data=00000000000000000000000000000653 and recieved data= 000000000000000000000000000005ed @ 39763500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39765001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 0622
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39777001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 0623
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# ERROR: Expected data=00000000000000000000000000000654 and recieved data= 000000000000000000000000000005ee @ 39787500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39789001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 0624
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39801001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 0625
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# ERROR: Expected data=00000000000000000000000000000655 and recieved data= 000000000000000000000000000005ef @ 39811500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39813001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 0626
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39825001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 0627
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# ERROR: Expected data=00000000000000000000000000000656 and recieved data= 000000000000000000000000000005f0 @ 39835500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39837001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0628
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39849001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0629
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# ERROR: Expected data=00000000000000000000000000000657 and recieved data= 000000000000000000000000000005f1 @ 39859500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39861001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 062a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39873001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 062b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# ERROR: Expected data=00000000000000000000000000000658 and recieved data= 000000000000000000000000000005f2 @ 39883500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39885001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 062c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39897001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 062d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# ERROR: Expected data=00000000000000000000000000000659 and recieved data= 000000000000000000000000000005f3 @ 39907500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39909001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 062e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39921001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 062f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# ERROR: Expected data=0000000000000000000000000000065a and recieved data= 000000000000000000000000000005f4 @ 39931500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39933001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 0630
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39945001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39949501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 0631
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39951001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39952501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39954001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# ERROR: Expected data=0000000000000000000000000000065b and recieved data= 000000000000000000000000000005f5 @ 39955500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39955501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39957001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39957001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39958501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39960001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39961501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 0632
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39963001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39964501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39966001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39967501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39969001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39969001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39970501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39972001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39973501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 0633
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39975001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39976501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39978001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# ERROR: Expected data=0000000000000000000000000000065c and recieved data= 000000000000000000000000000005f6 @ 39979500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39981001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 0634
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 39993001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 0635
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 39999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# ERROR: Expected data=0000000000000000000000000000065d and recieved data= 000000000000000000000000000005f7 @ 40003500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40005001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 0636
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40017001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 0637
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# ERROR: Expected data=0000000000000000000000000000065e and recieved data= 000000000000000000000000000005f8 @ 40027500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40029001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 0638
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40041001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 0639
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# ERROR: Expected data=0000000000000000000000000000065f and recieved data= 000000000000000000000000000005f9 @ 40051500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40053001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 063a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40065001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 063b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# ERROR: Expected data=00000000000000000000000000000660 and recieved data= 000000000000000000000000000005fa @ 40075500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40077001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 063c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40089001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 063d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# ERROR: Expected data=00000000000000000000000000000661 and recieved data= 000000000000000000000000000005fb @ 40099500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40101001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 063e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40113001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 063f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# ERROR: Expected data=00000000000000000000000000000662 and recieved data= 000000000000000000000000000005fc @ 40123500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40125001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 0640
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40137001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 0641
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# ERROR: Expected data=00000000000000000000000000000663 and recieved data= 000000000000000000000000000005fd @ 40147500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40149001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 0642
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40161001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 0643
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# ERROR: Expected data=00000000000000000000000000000664 and recieved data= 000000000000000000000000000005fe @ 40171500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40173001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0644
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40185001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0645
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# ERROR: Expected data=00000000000000000000000000000665 and recieved data= 000000000000000000000000000005ff @ 40195500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 40197001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 0646
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 0647
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# ERROR: Expected data=00000000000000000000000000000666 and recieved data= 00000000000000000000000000000600 @ 40219500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 40224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 40233001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000667 and recieved data= 00000000000000000000000000000601 @ 40243500.0 ps
# ERROR: Expected data=00000000000000000000000000000668 and recieved data= 00000000000000000000000000000602 @ 40267500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41073001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 41082001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41085001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0649
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41097001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41101501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 064d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41103001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41104501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41106001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41107501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41109001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41109001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41110501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41112001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41113501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 064e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41115001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41116501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41118001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41119501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41121001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41121001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41122501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41124001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41125501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 064f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41127001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41128501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41130001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41131501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41133001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41133001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41134501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41136001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0650
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41145001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0651
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41157001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0652
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41169001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0653
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41181001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0654
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41193001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0655
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41205001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0656
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41217001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0657
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41229001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0658
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41241001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0659
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41253001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 065a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41265001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 065b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41277001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 065c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41289001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 065d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41301001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 065e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41313001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 065f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41325001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 0660
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41337001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 0661
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41349001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 0662
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41361001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 0663
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41373001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 0664
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41385001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 0665
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41397001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 0666
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41409001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 0667
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41421001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41425501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 0668
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41427001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41428501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41430001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41431501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41433001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41433001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41434501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41436001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41437501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 0669
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41439001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41440501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41442001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41443501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41445001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41445001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41446501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41448001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 066a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41457001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 066b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41469001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 066c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41481001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 066d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41493001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 066e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41505001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 066f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41517001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 0670
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41529001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 0671
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41541001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 0672
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41553001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 0673
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41565001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 0674
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41577001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 0675
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41589001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 0676
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41601001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 0677
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41613001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 0678
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41625001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41629501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 0679
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41631001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41632501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41634001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41635501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41637001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41637001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41638501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41640001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41641501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 067a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41643001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41644501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41646001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41647501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41649001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41649001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41650501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41652001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41653501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 067b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41655001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41656501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41658001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41659501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41661001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41661001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41662501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41664001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41665501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 067c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41667001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41668501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41670001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41671501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41673001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41673001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41674501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41676001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41677501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 067d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41679001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41680501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41682001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41683501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41685001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41685001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41686501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41688001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 067e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41697001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 067f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41709001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 0680
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41721001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 0681
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41733001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 0682
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41745001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 0683
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41757001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 0684
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41769001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 0685
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41781001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41785501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 0686
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41787001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41788501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41790001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41791501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41793001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41793001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41794501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41796001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41797501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 0687
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41799001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41800501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41802001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41803501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41805001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41805001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0688
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41817001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0689
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 41829001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 068a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 068b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 41856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 41865001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42297001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42297001.0 ps INFO: Precharge bank   0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42321001.0 ps INFO: Refresh  
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42705001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42720001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 42729001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42732001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 068d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42744001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0691
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42756001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0692
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42768001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0693
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42780001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0694
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42792001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0695
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42804001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0696
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42816001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0697
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42828001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0698
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42840001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0699
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42852001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 069a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42864001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 069b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42876001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 069c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42888001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 069d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42900001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 069e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42912001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 069f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42924001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 06a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42936001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 06a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42948001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42949501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42951001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42952501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 06a2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42954001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42955501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42957001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42958501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42960001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42960001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42961501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42963001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42964501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 06a3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42966001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42967501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42969001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42970501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42972001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42972001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42973501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42975001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42976501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 06a4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42978001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42984001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 06a5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 42996001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 42999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 06a6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43008001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 06a7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43020001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 06a8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43032001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 06a9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43044001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 06aa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43056001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 06ab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43068001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 06ac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43080001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 06ad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43092001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 06ae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43104001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 06af
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43116001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 06b0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43128001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 06b1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43140001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 06b2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43152001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 06b3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43164001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 06b4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43176001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 06b5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43188001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 06b6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43200001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 06b7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43212001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 06b8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43224001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 06b9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43236001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 06ba
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43248001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 06bb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43260001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 06bc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43272001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 06bd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43284001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 06be
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43296001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 06bf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43308001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 06c0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43320001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 06c1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43332001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 06c2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43344001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 06c3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43356001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 06c4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43368001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 06c5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43380001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 06c6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43392001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43393501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43395001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43396501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 06c7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43398001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43399501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43401001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43402501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43404001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43404001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43405501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43407001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43408501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 06c8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43410001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43411501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43413001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43414501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43416001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43416001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43417501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43419001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43420501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 06c9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43422001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43423501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43425001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43426501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43428001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43428001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43429501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43431001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43432501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 06ca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43434001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43435501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43437001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43438501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43440001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43440001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 06cb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43452001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43453501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43455001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43456501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 06cc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43458001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43459501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43461001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43462501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43464001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43464001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 06cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 43476001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 06ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43483501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43485001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43486501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43488001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 06cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 43503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 43512001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44361001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 44370001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44373001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 06d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44385001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 06d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44397001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 06d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44409001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 06d8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44421001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44425501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 06d9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44427001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44428501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44430001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44431501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44433001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44433001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44434501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44436001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44437501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 06da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44439001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44440501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44442001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44443501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44445001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44445001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44446501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44448001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 06db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44457001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 06dc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44469001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 06dd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44481001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 06de
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44493001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 06df
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44505001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 06e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44517001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 06e1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44529001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 06e2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44541001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 06e3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44553001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 06e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44565001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 06e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44577001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 06e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44589001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 06e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44601001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 06e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44613001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 06e9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44625001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44629501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 06ea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44631001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44632501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44634001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44635501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44637001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44637001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44638501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44640001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44641501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 06eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44643001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44644501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44646001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44647501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44649001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44649001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44650501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44652001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44653501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 06ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44655001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44656501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44658001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44659501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44661001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44661001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44662501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44664001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44665501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 06ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44667001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44668501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44670001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44671501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44673001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44673001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44674501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44676001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44677501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 06ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44679001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44680501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44682001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44683501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44685001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44685001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44686501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44688001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 06ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44697001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 06f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44709001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 06f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44721001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 06f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44733001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 06f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44745001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 06f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44757001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 06f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44769001.0 ps INFO: Write     bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 06f6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44781001.0 ps INFO: Write     bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44785501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 06f7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44787001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44788501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44790001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44791501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44793001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44793001.0 ps INFO: Write     bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44794501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44796001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44797501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 06f8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44799001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44800501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44802001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44803501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44805001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44805001.0 ps INFO: Write     bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 06f9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44817001.0 ps INFO: Write     bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 06fa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44829001.0 ps INFO: Write     bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 06fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44841001.0 ps INFO: Write     bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 06fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44853001.0 ps INFO: Write     bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44857501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 06fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44859001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44865001.0 ps INFO: Write     bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44866501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44868001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44869501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 06fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44871001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44872501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44874001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44875501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44877001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44877001.0 ps INFO: Write     bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44878501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44880001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44881501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 06ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44883001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44884501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44886001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44887501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44889001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44889001.0 ps INFO: Write     bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44890501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44892001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44893501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 0700
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44895001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44896501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44898001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44899501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44901001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44901001.0 ps INFO: Write     bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44902501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44904001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44905501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 0701
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44907001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44908501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44910001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44911501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44913001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44913001.0 ps INFO: Write     bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44914501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44916001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44917501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 0702
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44919001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44920501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44922001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44923501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44925001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44925001.0 ps INFO: Write     bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44926501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44928001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44929501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 0703
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44931001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44932501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44934001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44935501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44937001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44937001.0 ps INFO: Write     bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44938501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44940001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44941501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 0704
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44943001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44944501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44946001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44947501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44949001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44949001.0 ps INFO: Write     bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44950501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44952001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44953501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 0705
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44955001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44956501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44958001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44959501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44961001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44961001.0 ps INFO: Write     bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44962501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44964001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44965501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 0706
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44967001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44968501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44970001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44971501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44973001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44973001.0 ps INFO: Write     bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44974501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44976001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44977501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 0707
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44979001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44980501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44982001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44983501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44985001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44985001.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44986501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44988001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44989501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 0708
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44991001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44992501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44994001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44995501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44997001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 44997001.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 44998501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45000001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45001501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 0709
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45003001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45004501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45006001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45007501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45009001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45009001.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45010501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45012001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45013501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 070a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45015001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45016501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45018001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45019501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45021001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45021001.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45022501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45024001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45025501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 070b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45027001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45028501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45030001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45031501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45033001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45033001.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45034501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45036001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45037501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 070c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45039001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45040501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45042001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45043501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45045001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45045001.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45046501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45048001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 070d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45057001.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 070e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45069001.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 070f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45081001.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 0710
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45093001.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0711
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45105001.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45109501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0712
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45111001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45112501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45114001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45115501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45117001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45117001.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45118501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45120001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45121501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 0713
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45123001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45124501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45126001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45127501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45129001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45130501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45132001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45133501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 0714
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45135001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45136501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45138001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45139501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45141001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45142501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45144001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 45153001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45156001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45168001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45172501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 06d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45174001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45175501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45177001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45178501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45180001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45180001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45181501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45183001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45184501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 06d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45186001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45187501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45189001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45190501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45192001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45192001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45193501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45195001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45196501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 06d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45198001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45199501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45201001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45202501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45204001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45204001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45205501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45207001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45208501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 06d8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45210001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45211501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45213001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45214501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45216001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45216001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45217501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45219001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45220501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 06d9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45222001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45223501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45225001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45226501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45228001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45228001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45229501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45231001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45232501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 06da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45234001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45235501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45237001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45238501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45240001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45240001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45241501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45243001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45244501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 06db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45246001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45247501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45249001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45250501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45252001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45252001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45253501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45255001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45256501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 06dc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45258001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45259501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45261001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45262501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45264001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45264001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45265501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45267001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45268501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 06dd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45270001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45271501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45273001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45274501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45276001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45276001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45277501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45279001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45280501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 06de
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45282001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45283501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45285001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45286501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45288001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45288001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45289501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45291001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45292501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 06df
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45294001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45295501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45297001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45298501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45300001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45300001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45301501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45303001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45304501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 06e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45306001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=00000000000000000000000000000717 and recieved data= 000000000000000000000000000006d1 @ 45307500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45307501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45309001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45310501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45312001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45312001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45313501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45315001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45316501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 06e1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45318001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45319501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45321001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45322501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45324001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45324001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45325501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45327001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45328501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 06e2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45330001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# ERROR: Expected data=00000000000000000000000000000717 and recieved data= 000000000000000000000000000006d1 @ 45331500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45331501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45333001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45334501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45336001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45336001.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45337501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45339001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45340501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 06e3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45342001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45343501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45345001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45346501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45348001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45348001.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45349501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45351001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45352501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 06e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45354001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# ERROR: Expected data=0000000000000000000000000000073c and recieved data= 000000000000000000000000000006d6 @ 45355500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45355501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45357001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45358501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45360001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45360001.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45361501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45363001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45364501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = 06e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45366001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45367501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45369001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45370501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45372001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45372001.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45373501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45375001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45376501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = 06e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45378001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# ERROR: Expected data=0000000000000000000000000000073d and recieved data= 000000000000000000000000000006d7 @ 45379500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45379501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45381001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45382501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45384001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45384001.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45385501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45387001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45388501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = 06e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45390001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45391501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45393001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45394501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45396001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45396001.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45397501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45399001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45400501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = 06e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45402001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# ERROR: Expected data=0000000000000000000000000000073e and recieved data= 000000000000000000000000000006d8 @ 45403500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45403501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45405001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45406501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45408001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45408001.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45409501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45411001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45412501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = 06e9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45414001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45415501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45417001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45418501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45420001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45420001.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45421501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45423001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45424501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = 06ea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45426001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# ERROR: Expected data=0000000000000000000000000000073f and recieved data= 000000000000000000000000000006d9 @ 45427500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45427501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45429001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45430501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45432001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45432001.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = 06eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45444001.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = 06ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# ERROR: Expected data=00000000000000000000000000000740 and recieved data= 000000000000000000000000000006da @ 45451500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45456001.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45457501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45459001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45460501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = 06ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45462001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45463501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45465001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45466501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45468001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45468001.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45469501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45471001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45472501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = 06ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45474001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# ERROR: Expected data=00000000000000000000000000000741 and recieved data= 000000000000000000000000000006db @ 45475500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45475501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45477001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45478501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45480001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45480001.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45481501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45483001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45484501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = 06ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45486001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45487501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45489001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45490501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45492001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45492001.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45493501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45495001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45496501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = 06f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45498001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# ERROR: Expected data=00000000000000000000000000000742 and recieved data= 000000000000000000000000000006dc @ 45499500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45499501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45501001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45502501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45504001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45504001.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45505501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45507001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45508501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = 06f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45510001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45511501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45513001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45514501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45516001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45516001.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45517501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45519001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45520501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = 06f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45522001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# ERROR: Expected data=00000000000000000000000000000743 and recieved data= 000000000000000000000000000006dd @ 45523500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45523501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45525001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45526501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45528001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45528001.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45529501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45531001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45532501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = 06f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45534001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45535501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45537001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45538501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45540001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45540001.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45541501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45543001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45544501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = 06f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45546001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# ERROR: Expected data=00000000000000000000000000000744 and recieved data= 000000000000000000000000000006de @ 45547500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45547501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45549001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45550501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45552001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45552001.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45553501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45555001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45556501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = 06f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45558001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45559501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45561001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45562501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45564001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45564001.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45565501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45567001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45568501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = 06f6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45570001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# ERROR: Expected data=00000000000000000000000000000745 and recieved data= 000000000000000000000000000006df @ 45571500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45571501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45573001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45574501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45576001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45576001.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45577501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45579001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45580501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = 06f7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45582001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45583501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45585001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45586501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45588001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45588001.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45589501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45591001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45592501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = 06f8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45594001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
# ERROR: Expected data=00000000000000000000000000000746 and recieved data= 000000000000000000000000000006e0 @ 45595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45595501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45597001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45598501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45600001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45600001.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45601501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45603001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45604501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = 06f9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45606001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45607501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45609001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45610501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45612001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45612001.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45613501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45615001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45616501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = 06fa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45618001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
# ERROR: Expected data=00000000000000000000000000000747 and recieved data= 000000000000000000000000000006e1 @ 45619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45619501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45621001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45622501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45624001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45624001.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45625501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45627001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45628501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = 06fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45630001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45631501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45633001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45634501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45636001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45636001.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45637501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45639001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45640501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = 06fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45642001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
# ERROR: Expected data=00000000000000000000000000000748 and recieved data= 000000000000000000000000000006e2 @ 45643500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45643501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45645001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45646501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45648001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45648001.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45649501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45651001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45652501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = 06fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45654001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45655501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45657001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45658501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45660001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45660001.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45661501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45663001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45664501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = 06fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45666001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
# ERROR: Expected data=00000000000000000000000000000749 and recieved data= 000000000000000000000000000006e3 @ 45667500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45667501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45669001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45670501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45672001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45672001.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45673501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45675001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45676501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = 06ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45678001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45679501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45681001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45682501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45684001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45684001.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45685501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45687001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45688501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = 0700
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45690001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
# ERROR: Expected data=0000000000000000000000000000074a and recieved data= 000000000000000000000000000006e4 @ 45691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45691501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45693001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45694501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45696001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45696001.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45697501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45699001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45700501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = 0701
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45702001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45703501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45705001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45706501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45708001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45708001.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45709501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45711001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45712501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = 0702
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45714001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
# ERROR: Expected data=0000000000000000000000000000074b and recieved data= 000000000000000000000000000006e5 @ 45715500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45715501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45717001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45718501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45720001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45720001.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45721501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45723001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45724501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = 0703
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45726001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45727501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45729001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45730501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45732001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45732001.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45733501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45735001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45736501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = 0704
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45738001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
# ERROR: Expected data=0000000000000000000000000000074c and recieved data= 000000000000000000000000000006e6 @ 45739500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45739501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45741001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45742501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45744001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45744001.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45745501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45747001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45748501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = 0705
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45750001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45751501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45753001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45754501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45756001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45756001.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45757501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45759001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45760501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = 0706
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45762001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
# ERROR: Expected data=0000000000000000000000000000074d and recieved data= 000000000000000000000000000006e7 @ 45763500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45763501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45765001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45766501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45768001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45768001.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45769501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45771001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45772501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = 0707
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45774001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45775501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45777001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45778501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45780001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45780001.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45781501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45783001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45784501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = 0708
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45786001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
# ERROR: Expected data=0000000000000000000000000000074e and recieved data= 000000000000000000000000000006e8 @ 45787500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45787501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45789001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45790501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45792001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45792001.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45793501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45795001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45796501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = 0709
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45798001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45799501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45801001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45802501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45804001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45804001.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45805501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45807001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45808501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = 070a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45810001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
# ERROR: Expected data=0000000000000000000000000000074f and recieved data= 000000000000000000000000000006e9 @ 45811500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45811501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45813001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45814501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45816001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45816001.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45817501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45819001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45820501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = 070b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45822001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45823501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45825001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45826501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45828001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45828001.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45829501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45831001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45832501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = 070c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45834001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
# ERROR: Expected data=00000000000000000000000000000750 and recieved data= 000000000000000000000000000006ea @ 45835500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45835501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45837001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45838501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45840001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45840001.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45841501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45843001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45844501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = 070d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45846001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45847501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45849001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45850501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45852001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45852001.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45853501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45855001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45856501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = 070e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45858001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
# ERROR: Expected data=00000000000000000000000000000751 and recieved data= 000000000000000000000000000006eb @ 45859500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45859501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45861001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45862501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45864001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45864001.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45865501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45867001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45868501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = 070f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45870001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45871501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45873001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45874501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45876001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45876001.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45877501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45879001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45880501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = 0710
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45882001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
# ERROR: Expected data=00000000000000000000000000000752 and recieved data= 000000000000000000000000000006ec @ 45883500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45883501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45885001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45886501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45888001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45888001.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45889501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45891001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45892501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = 0711
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45894001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45895501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45897001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45898501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45900001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45900001.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45901501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45903001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45904501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = 0712
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45906001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
# ERROR: Expected data=00000000000000000000000000000753 and recieved data= 000000000000000000000000000006ed @ 45907500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45907501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45909001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45910501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45912001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45912001.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45913501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45915001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45916501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = 0713
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45918001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45919501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45921001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45922501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45924001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45925501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45927001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45928501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = 0714
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45930001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
# ERROR: Expected data=00000000000000000000000000000754 and recieved data= 000000000000000000000000000006ee @ 45931500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45931501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45933001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45934501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45936001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45937501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45939001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
# ERROR: Expected data=00000000000000000000000000000755 and recieved data= 000000000000000000000000000006ef @ 45955500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45963001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 45972001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45975001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000756 and recieved data= 000000000000000000000000000006f0 @ 45979500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0719
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45987001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 071a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 45999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 45999001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000757 and recieved data= 000000000000000000000000000006f1 @ 46003500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 071c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46011001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 071d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46023001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000758 and recieved data= 000000000000000000000000000006f2 @ 46027500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 071e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46035001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0720
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46047001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# ERROR: Expected data=00000000000000000000000000000759 and recieved data= 000000000000000000000000000006f3 @ 46051500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0721
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46059001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0722
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46071001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=0000000000000000000000000000075a and recieved data= 000000000000000000000000000006f4 @ 46075500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0723
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46083001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0724
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46095001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=0000000000000000000000000000075b and recieved data= 000000000000000000000000000006f5 @ 46099500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0725
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46107001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0728
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46119001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# ERROR: Expected data=0000000000000000000000000000075c and recieved data= 000000000000000000000000000006f6 @ 46123500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0729
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46131001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 072a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46143001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=0000000000000000000000000000075d and recieved data= 000000000000000000000000000006f7 @ 46147500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 072b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46155001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 072c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46167001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=0000000000000000000000000000075e and recieved data= 000000000000000000000000000006f8 @ 46171500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 072d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46179001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 072e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46191001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# ERROR: Expected data=0000000000000000000000000000075f and recieved data= 000000000000000000000000000006f9 @ 46195500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 072f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46203001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0730
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46215001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# ERROR: Expected data=00000000000000000000000000000760 and recieved data= 000000000000000000000000000006fa @ 46219500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0731
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46227001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0732
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46239001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# ERROR: Expected data=00000000000000000000000000000761 and recieved data= 000000000000000000000000000006fb @ 46243500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0735
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46251001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0736
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46263001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000762 and recieved data= 000000000000000000000000000006fc @ 46267500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0737
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46275001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0738
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46287001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=00000000000000000000000000000763 and recieved data= 000000000000000000000000000006fd @ 46291500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0739
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46299001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 073c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46311001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# ERROR: Expected data=00000000000000000000000000000764 and recieved data= 000000000000000000000000000006fe @ 46315500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 073d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46323001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 073e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46335001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=00000000000000000000000000000765 and recieved data= 000000000000000000000000000006ff @ 46339500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 073f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46347001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0740
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46359001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=00000000000000000000000000000766 and recieved data= 00000000000000000000000000000700 @ 46363500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0741
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46371001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0742
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46383001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# ERROR: Expected data=00000000000000000000000000000767 and recieved data= 00000000000000000000000000000701 @ 46387500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0743
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46393501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46395001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46395001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46396501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46398001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46399501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0744
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46401001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46402501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46404001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46405501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46407001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46407001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46408501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46410001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# ERROR: Expected data=00000000000000000000000000000768 and recieved data= 00000000000000000000000000000702 @ 46411500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46411501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0745
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46413001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46414501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46416001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46417501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46419001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46419001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46420501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46422001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46423501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0748
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46425001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46426501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46428001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46429501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46431001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46431001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46432501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46434001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# ERROR: Expected data=00000000000000000000000000000769 and recieved data= 00000000000000000000000000000703 @ 46435500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46435501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0749
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46437001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46438501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46440001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46443001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 074a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46453501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46455001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46455001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46456501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46458001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=0000000000000000000000000000076a and recieved data= 00000000000000000000000000000704 @ 46459500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46459501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 074b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46461001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46462501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46464001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46467001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 074e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46479001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# ERROR: Expected data=0000000000000000000000000000076b and recieved data= 00000000000000000000000000000705 @ 46483500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46483501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 074f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46485001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46486501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46488001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46491001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0750
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46503001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=0000000000000000000000000000076c and recieved data= 00000000000000000000000000000706 @ 46507500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0751
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46515001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0752
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46527001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=0000000000000000000000000000076d and recieved data= 00000000000000000000000000000707 @ 46531500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0753
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46539001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0754
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46551001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46552501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46554001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# ERROR: Expected data=0000000000000000000000000000076e and recieved data= 00000000000000000000000000000708 @ 46555500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46555501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0755
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46557001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46558501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46560001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46561501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46563001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46563001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46564501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46566001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46567501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0758
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46569001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46570501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46572001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46573501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46575001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46575001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46576501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46578001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# ERROR: Expected data=0000000000000000000000000000076f and recieved data= 00000000000000000000000000000709 @ 46579500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46579501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0759
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46581001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46582501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46584001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46585501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46587001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46587001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46588501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46590001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46591501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 075a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46593001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46594501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46596001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46597501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46599001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46599001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46600501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46602001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=00000000000000000000000000000770 and recieved data= 0000000000000000000000000000070a @ 46603500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46603501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 075b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46605001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46606501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46608001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46609501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46611001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46611001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46612501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46614001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46615501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 075c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46617001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46618501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46620001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46621501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46623001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46623001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46624501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46626001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=00000000000000000000000000000771 and recieved data= 0000000000000000000000000000070b @ 46627500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46627501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 075d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46629001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46630501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46632001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46633501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46635001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46635001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46636501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46638001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46639501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 075e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46641001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46642501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46644001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46645501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46647001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46647001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46648501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46650001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# ERROR: Expected data=00000000000000000000000000000772 and recieved data= 0000000000000000000000000000070c @ 46651500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46651501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 075f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46653001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46654501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46656001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46657501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46659001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46659001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46660501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46662001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46663501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0760
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46665001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46666501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46668001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46669501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46671001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46671001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46672501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46674001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# ERROR: Expected data=00000000000000000000000000000773 and recieved data= 0000000000000000000000000000070d @ 46675500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46675501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0761
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46677001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46678501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46680001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46681501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46683001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46683001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46684501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46686001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46687501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0762
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46689001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46690501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46692001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46693501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46695001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46695001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46696501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46698001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# ERROR: Expected data=00000000000000000000000000000774 and recieved data= 0000000000000000000000000000070e @ 46699500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46699501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0763
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46701001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46702501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46704001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46705501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46707001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46707001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46708501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46710001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46711501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0764
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46713001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46714501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46716001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46717501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46719001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46719001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46720501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46722001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# ERROR: Expected data=00000000000000000000000000000775 and recieved data= 0000000000000000000000000000070f @ 46723500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46723501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0765
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46725001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46726501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46728001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0766
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# ERROR: Expected data=00000000000000000000000000000776 and recieved data= 00000000000000000000000000000710 @ 46747500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 46755001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46758001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 46767001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46770001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000777 and recieved data= 00000000000000000000000000000711 @ 46771500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0769
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46782001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 076a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46794001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000778 and recieved data= 00000000000000000000000000000712 @ 46795500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 076b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46806001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 076c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46818001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000779 and recieved data= 00000000000000000000000000000713 @ 46819500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 076d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46830001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 076e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46842001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 076f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46849501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46851001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46852501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46854001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46854001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46855501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46857001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46858501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0770
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46860001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46861501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46863001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46864501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46866001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46866001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46867501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46869001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46870501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0771
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46872001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46878001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0772
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46885501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46887001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46888501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46890001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46890001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46891501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46893001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46894501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0773
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46896001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46902001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46906501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0774
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46908001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46909501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46911001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46912501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46914001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46914001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0775
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 46926001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0776
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0777
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 46953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 46962001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47049001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47058001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47061001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47065501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 077a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47067001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47068501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47070001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47071501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47073001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47073001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47074501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47076001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47077501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 077b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47079001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47080501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47082001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47083501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47085001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47085001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47086501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47088001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 077c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47097001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47101501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 077d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47103001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47104501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47106001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47107501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47109001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47109001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47110501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47112001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47113501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 077e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47115001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47116501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47118001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47119501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47121001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47121001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47122501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47124001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47125501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 077f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47127001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47128501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47130001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47131501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47133001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47133001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47134501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47136001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0780
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47145001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0781
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47157001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0782
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47169001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0783
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47181001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0786
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47193001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0787
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0788
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47229001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47238001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47247001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47250001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 078a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47262001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 078b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 078c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47298001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47337001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47346001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47349001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 078e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47361001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 078f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0790
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47397001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47433001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47442001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47445001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0792
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47457001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0793
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0794
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47493001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47505001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47517001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47521501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0792
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47523001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47524501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47526001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47527501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47529001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47529001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47530501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47532001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47533501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0793
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47535001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47536501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47538001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47539501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47541001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47542501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47544001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47545501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0794
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47547001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47548501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47550001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47551501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47553001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47554501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47556001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=00000000000000000000000000000797 and recieved data= 00000000000000000000000000000792 @ 47659500.0 ps
# ERROR: Expected data=00000000000000000000000000000797 and recieved data= 00000000000000000000000000000792 @ 47683500.0 ps
# ERROR: Expected data=0000000000000000000000000000079e and recieved data= 00000000000000000000000000000793 @ 47707500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47769001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47778001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47781001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47785501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0799
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47787001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47788501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47790001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47791501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47793001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47793001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47794501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47796001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47797501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 079a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47799001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47800501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47802001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47803501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47805001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47805001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 079b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47817001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 079c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47829001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 079d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47841001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 079e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47853001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47857501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 079f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47859001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47865001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47866501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47868001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47869501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 07a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47871001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47872501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47874001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47875501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47877001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47877001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47878501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47880001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47881501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 07a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47883001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47884501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47886001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47887501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47889001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47889001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47890501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47892001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47893501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07a4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47895001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47896501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47898001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47899501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47901001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47901001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47902501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47904001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47905501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07a5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47907001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47908501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47910001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47911501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47913001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47914501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47916001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47917501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07a6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47919001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47920501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47922001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47923501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47925001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47926501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47928001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 47937001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47940001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47952001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47956501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 07a4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47958001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47959501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47961001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47962501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47964001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 47964001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47965501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47967001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47968501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 07a5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47970001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47971501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47973001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47974501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47976001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47977501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47979001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47980501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 07a6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47982001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47983501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47985001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47986501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47988001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47989501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 47991001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=000000000000000000000000000007a9 and recieved data= 000000000000000000000000000007a4 @ 48091500.0 ps
# ERROR: Expected data=000000000000000000000000000007a9 and recieved data= 000000000000000000000000000007a4 @ 48115500.0 ps
# ERROR: Expected data=000000000000000000000000000007b0 and recieved data= 000000000000000000000000000007a5 @ 48139500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48201001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 48210001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48213001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48217501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07ab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48219001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48220501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48222001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48223501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48225001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48225001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48226501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48228001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48229501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07ac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48231001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48232501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48234001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48235501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48237001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48237001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48238501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48240001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48241501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07ad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48243001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48244501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48246001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48247501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48249001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48249001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48250501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48252001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48253501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07ae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48255001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48256501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48258001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48259501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48261001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48261001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48262501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48264001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48265501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07af
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48267001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48268501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48270001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48271501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48273001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48273001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48274501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48276001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48277501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07b0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48279001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48280501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48282001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48283501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48285001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48285001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48286501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48288001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48289501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 07b1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48291001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48292501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48294001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48295501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48297001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48297001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48298501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48300001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48301501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 07b2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48303001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48304501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48306001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48307501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48309001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48310501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48312001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48313501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 07b3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48315001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48316501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48318001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48318001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48319501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48321001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48322501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48324001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48330001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48334501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07b6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48336001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48337501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48339001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48340501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48342001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48342001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48343501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48345001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48346501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07b7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48348001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48349501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48351001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48352501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48354001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48354001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48355501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48357001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48358501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07b8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48360001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07b9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 48390001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48393001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48405001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48409501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 07b6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48411001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48412501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48414001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48415501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48417001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48417001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48418501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48420001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48421501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 07b7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48423001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48424501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48426001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48427501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48429001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48429001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48430501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48432001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 07b8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 07b9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=000000000000000000000000000007bc and recieved data= 000000000000000000000000000007b6 @ 48547500.0 ps
# ERROR: Expected data=000000000000000000000000000007bc and recieved data= 000000000000000000000000000007b6 @ 48571500.0 ps
# ERROR: Expected data=000000000000000000000000000007c3 and recieved data= 000000000000000000000000000007b7 @ 48595500.0 ps
# ERROR: Expected data=000000000000000000000000000007c4 and recieved data= 000000000000000000000000000007b8 @ 48619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48729001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 48738001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48741001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07be
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48753001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07bf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48765001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07c0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48777001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07c1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48789001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07c2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48801001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07c3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48813001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 07c4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48825001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 07c5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48837001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 07c6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48849001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 07c7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 48861001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 07c8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 07c9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 48888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 48897001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49041001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49050001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49053001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07cc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49065001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49077001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49089001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49101001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49113001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49125001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 07d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49137001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 07d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49149001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 07d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49161001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 07d5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49173001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 07d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 07d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49209001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49212001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49224001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49228501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 07cc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49230001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49231501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49233001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49234501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49236001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49236001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49237501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49239001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49240501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 07cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49242001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49243501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49245001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49246501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49248001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49248001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49249501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49251001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49252501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 07ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49254001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49255501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49257001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49258501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49260001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49260001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49261501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49263001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49264501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 07cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49266001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49267501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49269001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49270501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49272001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49272001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49273501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49275001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49276501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 07d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49278001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49279501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49281001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49282501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49284001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49284001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49285501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49287001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49288501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 07d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49290001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49291501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49293001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49294501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49296001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49296001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49297501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49299001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49300501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 07d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49302001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49303501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49305001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49306501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49308001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49308001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49309501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49311001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49312501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 07d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49314001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49315501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49317001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49318501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49320001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49320001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49321501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49323001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49324501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 07d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49326001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49327501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49329001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49330501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49332001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49332001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49333501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49335001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49336501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 07d5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49338001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49339501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49341001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49342501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49344001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49344001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49345501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49347001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49348501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 07d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49350001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49351501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49353001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49354501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49356001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49357501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49359001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49360501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 07d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49362001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=000000000000000000000000000007da and recieved data= 000000000000000000000000000007cc @ 49363500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49363501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49365001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49366501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49368001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49369501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49371001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# ERROR: Expected data=000000000000000000000000000007da and recieved data= 000000000000000000000000000007cc @ 49387500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49395001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49404001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49407001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=000000000000000000000000000007e5 and recieved data= 000000000000000000000000000007cd @ 49411500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49411501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07dc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49413001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49414501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49416001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49417501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49419001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49419001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49420501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49422001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49423501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07dd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49425001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49426501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49428001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49429501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49431001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49431001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49432501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49434001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=000000000000000000000000000007e6 and recieved data= 000000000000000000000000000007ce @ 49435500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49435501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07de
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49437001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49438501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49440001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49443001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07df
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49453501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49455001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49455001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49456501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49458001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=000000000000000000000000000007e7 and recieved data= 000000000000000000000000000007cf @ 49459500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49459501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49461001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49462501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49464001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07e1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=000000000000000000000000000007e8 and recieved data= 000000000000000000000000000007d0 @ 49483500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49491001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49494001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49503001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49506001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=000000000000000000000000000007e9 and recieved data= 000000000000000000000000000007d1 @ 49507500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49518001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49530001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# ERROR: Expected data=000000000000000000000000000007ea and recieved data= 000000000000000000000000000007d2 @ 49531500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49542001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49552501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49554001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49554001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# ERROR: Expected data=000000000000000000000000000007eb and recieved data= 000000000000000000000000000007d3 @ 49555500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49555501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49557001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49558501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49560001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49561501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49563001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49564501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49566001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49567501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49569001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49570501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07e9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49572001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49573501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49575001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49576501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49578001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# ERROR: Expected data=000000000000000000000000000007ec and recieved data= 000000000000000000000000000007d4 @ 49579500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49579501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49581001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49590001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=000000000000000000000000000007ed and recieved data= 000000000000000000000000000007d5 @ 49603500.0 ps
# ERROR: Expected data=000000000000000000000000000007ee and recieved data= 000000000000000000000000000007d6 @ 49627500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49689001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49698001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49701001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49705501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49707001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49708501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49710001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49711501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49713001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49713001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49714501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49716001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49717501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49719001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49720501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49722001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49723501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49725001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49725001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49726501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49728001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49737001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49749001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49785001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49857001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49866001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49869001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49881001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49885501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49887001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49888501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49890001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49891501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49893001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49893001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49894501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49896001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07f6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49905001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49906501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49908001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49909501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07f7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49911001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49912501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49914001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 49917001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07f8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 07f9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 49944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 49953001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50025001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50034001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50037001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50041501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 07fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50043001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50044501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50046001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50047501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50049001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50049001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50050501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50052001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50053501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 07fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50055001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50056501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50058001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50059501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50061001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50062501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50064001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50065501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 07fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50067001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50068501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50070001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50071501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50073001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50074501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50076001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50085001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50091001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50091001.0 ps INFO: Precharge bank   0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50115001.0 ps INFO: Refresh  
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50277001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50292001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50301001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50304001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 07fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50316001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 07ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0800
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50352001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50355001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50367001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50371501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 07fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50373001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50374501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50376001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50377501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50379001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50379001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50380501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50382001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50383501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 07fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50385001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50386501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50388001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50389501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50391001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50391001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50392501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50394001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50395501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 07fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50397001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50398501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50400001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50401501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50403001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50403001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50404501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50406001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50407501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 07fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50409001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50410501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50412001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50413501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50415001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50415001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50416501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50418001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50419501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 07ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50421001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50422501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50424001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50425501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50427001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50428501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50430001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50431501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0800
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50433001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50434501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50436001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50437501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50439001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50440501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50442001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50466001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50475001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50478001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0805
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50490001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0806
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50502001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0807
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50514001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000803 and recieved data= 000000000000000000000000000007fb @ 50515500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0808
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50526001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0809
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50538001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000803 and recieved data= 000000000000000000000000000007fb @ 50539500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 080a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50550001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 080b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50562001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000815 and recieved data= 000000000000000000000000000007fc @ 50563500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 080c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50574001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 080d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50586001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000816 and recieved data= 000000000000000000000000000007fd @ 50587500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 080e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50598001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0811
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50610001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000817 and recieved data= 000000000000000000000000000007fe @ 50611500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0812
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0813
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50629501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50631001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50632501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50634001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# ERROR: Expected data=00000000000000000000000000000818 and recieved data= 000000000000000000000000000007ff @ 50635500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50635501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50637001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50646001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50697001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50706001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50709001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0816
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50721001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0817
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50733001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0818
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50745001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0819
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 50757001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 081a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 081b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 50784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 50793001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51009001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 51018001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51021001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51025501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 081e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51027001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51028501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51030001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51031501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51033001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51033001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51034501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51036001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51037501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 081f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51039001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51040501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51042001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51043501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51045001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51045001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51046501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51048001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0820
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51057001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0821
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51069001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0822
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51081001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0823
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51093001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0824
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51105001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51109501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0825
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51111001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51112501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51114001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51115501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51117001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51117001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51118501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51120001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51121501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0826
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51123001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51124501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51126001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51127501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51129001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51129001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51130501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51132001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51133501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0827
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51135001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51136501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51138001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51139501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51141001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51141001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51142501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51144001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51145501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0828
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51147001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51148501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51150001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51151501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51153001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51154501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51156001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51157501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0829
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51159001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51160501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51162001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51163501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51165001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51166501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51168001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 51177001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51180001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51192001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51196501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 081e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51198001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51199501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51201001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51202501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51204001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51204001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51205501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51207001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51208501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 081f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51210001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51211501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51213001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51214501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51216001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51216001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51217501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51219001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51220501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0820
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51222001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51223501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51225001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51226501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51228001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51228001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51229501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51231001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51232501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0821
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51234001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51235501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51237001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51238501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51240001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51240001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51241501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51243001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51244501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0822
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51246001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51247501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51249001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51250501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51252001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51252001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51253501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51255001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51256501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0823
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51258001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51259501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51261001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51262501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51264001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51264001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51265501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51267001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51268501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0824
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51270001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51271501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51273001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51274501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51276001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51276001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51277501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51279001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51280501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0825
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51282001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51283501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51285001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51286501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51288001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51288001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51289501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51291001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51292501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0826
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51294001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51295501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51297001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51298501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51300001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51300001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51301501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51303001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51304501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0827
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51306001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51307501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51309001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51310501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51312001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51312001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51313501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51315001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51316501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0828
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51318001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51319501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51321001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51322501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51324001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51325501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51327001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51328501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0829
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51330001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=0000000000000000000000000000082c and recieved data= 0000000000000000000000000000081e @ 51331500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51331501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51333001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51334501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51336001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51337501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51339001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# ERROR: Expected data=0000000000000000000000000000082c and recieved data= 0000000000000000000000000000081e @ 51355500.0 ps
# ERROR: Expected data=00000000000000000000000000000837 and recieved data= 0000000000000000000000000000081f @ 51379500.0 ps
# ERROR: Expected data=00000000000000000000000000000838 and recieved data= 00000000000000000000000000000820 @ 51403500.0 ps
# ERROR: Expected data=00000000000000000000000000000839 and recieved data= 00000000000000000000000000000821 @ 51427500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51441001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 51450001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=0000000000000000000000000000083a and recieved data= 00000000000000000000000000000822 @ 51451500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51453001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 082e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51465001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 082f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=0000000000000000000000000000083b and recieved data= 00000000000000000000000000000823 @ 51475500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51477001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51481501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0830
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51483001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51484501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51486001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51487501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51489001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51489001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51490501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51492001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51493501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0831
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51495001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51496501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51498001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=0000000000000000000000000000083c and recieved data= 00000000000000000000000000000824 @ 51499500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51501001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0832
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51513001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51517501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0833
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51519001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51520501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51522001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=0000000000000000000000000000083d and recieved data= 00000000000000000000000000000825 @ 51523500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51523501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51525001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51525001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51526501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51528001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51529501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0834
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51531001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51532501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51534001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51535501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51537001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51537001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51538501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51540001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0835
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=0000000000000000000000000000083e and recieved data= 00000000000000000000000000000826 @ 51547500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51549001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0836
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51561001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0837
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=0000000000000000000000000000083f and recieved data= 00000000000000000000000000000827 @ 51571500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51573001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0838
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51585001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0839
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# ERROR: Expected data=00000000000000000000000000000840 and recieved data= 00000000000000000000000000000828 @ 51595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51601501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 083a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51603001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51604501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51606001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51607501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51609001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51610501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51612001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 51621001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51729001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 51738001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51741001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 083d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51753001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 083e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51765001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 083f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51777001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0840
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51789001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0841
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51801001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0842
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51813001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0843
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51825001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0844
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51837001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0845
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51849001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0846
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51861001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0849
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51873001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 084a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 084b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 51909001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51912001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51924001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51928501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0849
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51930001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51931501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51933001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51934501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51936001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 51936001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51937501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51939001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51940501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 084a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51942001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51943501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51945001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51946501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51948001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51949501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51951001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51952501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 084b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51954001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51955501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51957001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51958501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51960001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51961501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 51963001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=0000000000000000000000000000084e and recieved data= 00000000000000000000000000000849 @ 52075500.0 ps
# ERROR: Expected data=0000000000000000000000000000084e and recieved data= 00000000000000000000000000000849 @ 52099500.0 ps
# ERROR: Expected data=00000000000000000000000000000856 and recieved data= 0000000000000000000000000000084a @ 52123500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52185001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52194001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52197001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0850
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52209001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0851
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52221001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0852
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52233001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0853
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52245001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0854
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52257001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0855
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52269001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0856
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52281001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0857
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52293001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0858
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0859
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52326001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52329001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52335001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52338001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 085c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52350001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 085d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52362001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 085e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52374001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 085f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0860
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52393501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52395001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52396501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52398001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52399501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52401001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52410001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52413001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52425001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52429501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 085c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52431001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52432501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52434001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52435501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52437001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52437001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52438501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52440001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52441501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 085d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52443001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52444501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52446001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52447501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52449001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52449001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52450501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52452001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52453501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 085e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52455001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52456501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52458001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52459501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52461001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52461001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52462501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52464001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52465501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 085f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52467001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52468501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52470001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52471501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52473001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52474501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52476001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52477501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0860
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52479001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52480501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52482001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52483501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52485001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52486501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52488001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52569001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52578001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000863 and recieved data= 0000000000000000000000000000085c @ 52579500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52581001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52585501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0865
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52587001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52588501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52590001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52591501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52593001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52593001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52594501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52596001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52597501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0866
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52599001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52600501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52602001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000863 and recieved data= 0000000000000000000000000000085c @ 52603500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52603501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52605001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52605001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52606501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52608001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52609501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0867
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52611001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52612501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52614001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52615501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52617001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52617001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52618501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52620001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52621501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0868
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52623001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52624501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52626001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=0000000000000000000000000000086b and recieved data= 0000000000000000000000000000085d @ 52627500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52627501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52629001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52630501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52632001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52633501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0869
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52635001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52636501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52638001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52639501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52641001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52642501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52644001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=0000000000000000000000000000086c and recieved data= 0000000000000000000000000000085e @ 52651500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52653001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=0000000000000000000000000000086d and recieved data= 0000000000000000000000000000085f @ 52675500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52737001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52746001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52749001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 086c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52761001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 086d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52773001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 086e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52785001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 086f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0870
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52821001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52881001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52890001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52893001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0873
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52905001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52906501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52908001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52909501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0874
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52911001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52912501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52914001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52917001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0875
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 52929001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0876
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0877
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 52956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 52965001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53025001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 53034001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53037001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53041501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0879
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53043001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53044501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53046001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53047501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53049001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53049001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53050501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53052001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53053501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 087a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53055001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53056501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53058001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53059501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53061001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53061001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53062501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53064001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53065501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 087b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53067001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53068501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53070001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53071501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53073001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53073001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53074501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53076001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53077501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 087c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53079001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53080501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53082001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53083501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53085001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53086501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53088001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 087d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 53109001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53112001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53124001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53128501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0879
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53130001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53131501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53133001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53134501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53136001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53136001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53137501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53139001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53140501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 087a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53142001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53143501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53145001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53146501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53148001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53148001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53149501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53151001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53152501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 087b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53154001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53155501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53157001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53158501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53160001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53160001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53161501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53163001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53164501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 087c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53166001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53167501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53169001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53170501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53172001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53173501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53175001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53176501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 087d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53178001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53179501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53181001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53182501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53184001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53185501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53187001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=00000000000000000000000000000880 and recieved data= 00000000000000000000000000000879 @ 53275500.0 ps
# ERROR: Expected data=00000000000000000000000000000880 and recieved data= 00000000000000000000000000000879 @ 53299500.0 ps
# ERROR: Expected data=00000000000000000000000000000888 and recieved data= 0000000000000000000000000000087a @ 53323500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53337001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 53346001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000889 and recieved data= 0000000000000000000000000000087b @ 53347500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53349001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0882
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53361001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0883
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=0000000000000000000000000000088a and recieved data= 0000000000000000000000000000087c @ 53371500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53373001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0884
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53385001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0885
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53397001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0886
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53409001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0887
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53421001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53425501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0888
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53427001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53428501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53430001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53431501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53433001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53434501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53436001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53437501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0889
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53439001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53440501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53442001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53443501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53445001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53446501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53448001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 53457001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53769001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 53778001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53781001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53785501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 088c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53787001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53788501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53790001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53791501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53793001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53793001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53794501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53796001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53797501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 088d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53799001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53800501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53802001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53803501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53805001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53805001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 088e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53817001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 088f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53829001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0890
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53841001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0891
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53853001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53857501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0892
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53859001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53865001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53866501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53868001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53869501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0893
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53871001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53872501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53874001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53875501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53877001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53877001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53878501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53880001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53881501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0894
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53883001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53884501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53886001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53887501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53889001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53889001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53890501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53892001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53893501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0895
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53895001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53896501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53898001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53899501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53901001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53901001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53902501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53904001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53905501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0896
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53907001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53908501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53910001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53911501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53913001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53913001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53914501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53916001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53917501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0897
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53919001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53920501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53922001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53923501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53925001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53925001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53926501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53928001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53929501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0898
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53931001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53932501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53934001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53935501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53937001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53937001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53938501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53940001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53941501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0899
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53943001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53944501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53946001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53947501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53949001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 53949001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53950501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53952001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53953501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 089a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53955001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53956501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53958001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53959501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53961001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53962501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53964001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53965501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 089b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53967001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53968501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53970001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53971501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53973001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53974501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 53976001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 53985001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54177001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 54186001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54189001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54193501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 089e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54195001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54196501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54198001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54199501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54201001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54201001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54202501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54204001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54205501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 089f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54207001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54208501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54210001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54211501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54213001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54213001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54214501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54216001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54217501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54219001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54220501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54222001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54223501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54225001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54225001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54226501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54228001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54229501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54231001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54232501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54234001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54235501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54237001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54237001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54238501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54240001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54241501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08a2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54243001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54244501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54246001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54247501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54249001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54249001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54250501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54252001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54253501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08a3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54255001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54256501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54258001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54259501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54261001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54261001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54262501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54264001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54265501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 08a4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54267001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54268501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54270001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54271501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54273001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54273001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54274501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54276001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54277501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 08a5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54279001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54280501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54282001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54283501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54285001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54285001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54286501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54288001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54289501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 08a6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54291001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54292501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54294001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54295501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54297001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54297001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54298501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54300001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54301501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 08a7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54303001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54304501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54306001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54307501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54309001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54309001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54310501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54312001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54313501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 08a8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54315001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54316501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54318001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54319501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54321001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54321001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54322501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54324001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54325501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 08a9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54327001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54328501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54330001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54331501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54333001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54333001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54334501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54336001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54337501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 08aa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54339001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54340501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54342001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54343501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54345001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54345001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54346501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54348001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54349501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 08ab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54351001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54352501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54354001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54355501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54357001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54357001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54358501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54360001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 08ac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 08ad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54382501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54384001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 54393001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54396001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54408001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54412501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 089e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54414001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54415501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54417001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54418501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54420001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54420001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54421501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54423001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54424501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 089f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54426001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54427501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54429001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54430501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54432001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54432001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 08a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54444001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 08a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54456001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54457501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54459001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54460501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 08a2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54462001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54463501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54465001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54466501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54468001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54468001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54469501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54471001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54472501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 08a3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54474001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54475501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54477001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54478501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54480001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54480001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54481501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54483001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54484501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 08a4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54486001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54487501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54489001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54490501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54492001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54492001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54493501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54495001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54496501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 08a5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54498001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54499501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54501001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54502501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54504001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54504001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54505501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54507001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54508501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 08a6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54510001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54511501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54513001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54514501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54516001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54516001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54517501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54519001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54520501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 08a7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54522001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54523501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54525001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54526501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54528001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54528001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54529501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54531001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54532501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 08a8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54534001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54535501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54537001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54538501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54540001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54540001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54541501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54543001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54544501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 08a9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54546001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=000000000000000000000000000008b0 and recieved data= 0000000000000000000000000000089e @ 54547500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54547501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54549001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54550501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54552001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54552001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54553501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54555001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54556501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 08aa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54558001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54559501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54561001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54562501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54564001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54564001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54565501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54567001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54568501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 08ab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54570001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# ERROR: Expected data=000000000000000000000000000008b0 and recieved data= 0000000000000000000000000000089e @ 54571500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54571501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54573001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54574501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54576001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54576001.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54577501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54579001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54580501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 08ac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54582001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54583501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54585001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54586501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54588001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54589501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54591001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54592501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 08ad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54594001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# ERROR: Expected data=000000000000000000000000000008bd and recieved data= 0000000000000000000000000000089f @ 54595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54595501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54597001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54598501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54600001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54601501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54603001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# ERROR: Expected data=000000000000000000000000000008be and recieved data= 000000000000000000000000000008a0 @ 54619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54633001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 54642001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=000000000000000000000000000008bf and recieved data= 000000000000000000000000000008a1 @ 54643500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54645001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08b2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54657001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08b3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=000000000000000000000000000008c0 and recieved data= 000000000000000000000000000008a2 @ 54667500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54669001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08b4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54681001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08b5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=000000000000000000000000000008c1 and recieved data= 000000000000000000000000000008a3 @ 54691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54693001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08b6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54705001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08b7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=000000000000000000000000000008c2 and recieved data= 000000000000000000000000000008a4 @ 54715500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54717001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 08b8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54729001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 08b9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=000000000000000000000000000008c3 and recieved data= 000000000000000000000000000008a5 @ 54739500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54741001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 08ba
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54753001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 08bb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=000000000000000000000000000008c4 and recieved data= 000000000000000000000000000008a6 @ 54763500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54765001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 08bc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54777001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 08bd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# ERROR: Expected data=000000000000000000000000000008c5 and recieved data= 000000000000000000000000000008a7 @ 54787500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54789001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 08be
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 08bf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# ERROR: Expected data=000000000000000000000000000008c6 and recieved data= 000000000000000000000000000008a8 @ 54811500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 54825001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=000000000000000000000000000008c7 and recieved data= 000000000000000000000000000008a9 @ 54835500.0 ps
# ERROR: Expected data=000000000000000000000000000008c8 and recieved data= 000000000000000000000000000008aa @ 54859500.0 ps
# ERROR: Expected data=000000000000000000000000000008c9 and recieved data= 000000000000000000000000000008ab @ 54883500.0 ps
# ERROR: Expected data=000000000000000000000000000008ca and recieved data= 000000000000000000000000000008ac @ 54907500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54945001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 54954001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54957001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54961501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08c2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54963001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54964501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54966001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54967501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54969001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54969001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54970501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54972001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54973501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08c3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54975001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54976501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54978001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54981001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08c4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 54993001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08c5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 54999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55005001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08c6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55017001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08c7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55029001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 08c8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55041001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 08c9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55053001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 08ca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55065001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 08cb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 08cc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55101001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55110001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55119001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55122001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55134001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55146001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55158001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55170001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55206001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55281001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55290001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55293001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55305001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55317001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08d8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55329001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08d9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55341001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55377001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55380001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55392001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55396501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 08d6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55398001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55399501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55401001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55402501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55404001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55404001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55405501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55407001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55408501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 08d7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55410001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55411501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55413001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55414501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55416001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55416001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55417501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55419001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55420501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 08d8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55422001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55423501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55425001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55426501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55428001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55428001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55429501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55431001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55432501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 08d9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55434001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55435501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55437001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55438501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55440001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55440001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55441501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55443001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55444501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 08da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55446001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55447501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55449001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55450501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55452001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55453501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55455001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55456501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 08db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55458001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55459501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55461001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55462501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55464001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55465501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55467001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=000000000000000000000000000008de and recieved data= 000000000000000000000000000008d6 @ 55531500.0 ps
# ERROR: Expected data=000000000000000000000000000008de and recieved data= 000000000000000000000000000008d6 @ 55555500.0 ps
# ERROR: Expected data=000000000000000000000000000008e6 and recieved data= 000000000000000000000000000008d7 @ 55579500.0 ps
# ERROR: Expected data=000000000000000000000000000008e7 and recieved data= 000000000000000000000000000008d8 @ 55603500.0 ps
# ERROR: Expected data=000000000000000000000000000008e8 and recieved data= 000000000000000000000000000008d9 @ 55627500.0 ps
# ERROR: Expected data=000000000000000000000000000008e9 and recieved data= 000000000000000000000000000008da @ 55651500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55713001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55722001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55725001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55737001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08e1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55749001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08e2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55761001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08e3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55773001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55785001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55797001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 08e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55809001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 08e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55821001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 08e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55833001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 08e9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55845001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55849501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 08ea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55851001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55852501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55854001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55855501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55857001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 55857001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55858501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55860001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55861501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 08eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55863001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55864501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55866001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55867501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55869001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55870501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55872001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 08ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 55884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 55893001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56049001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 56058001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56061001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56065501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56067001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56068501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56070001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56071501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56073001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56073001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56074501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56076001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56077501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56079001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56080501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56082001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56083501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56085001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56085001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56086501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56088001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56097001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56101501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 08f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56103001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56104501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56106001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56107501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56109001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56109001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56110501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56112001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56113501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 08f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56115001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56116501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56118001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56119501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56121001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56121001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56122501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56124001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56125501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 08f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56127001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56128501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56130001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56131501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56133001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56133001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56134501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56136001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 08f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56145001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 08f6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56157001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 08f7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56169001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 08f8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56181001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 08f9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56193001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 08fa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 08fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 56229001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56385001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 56394001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56397001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 08fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56409001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 08fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56421001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56425501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 08ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56427001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56428501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56430001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56431501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56433001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56433001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56434501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56436001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56437501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0900
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56439001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56440501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56442001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56443501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56445001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56445001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56446501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56448001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0901
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56457001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0902
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56469001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0903
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56481001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0904
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56493001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0905
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56505001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0906
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56517001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0907
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56529001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0908
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0909
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 56565001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56568001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56580001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56584501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 08fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56586001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56587501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56589001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56590501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56592001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56592001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56593501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56595001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56596501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 08fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56598001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56599501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56601001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56602501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56604001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56604001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56605501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56607001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56608501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 08ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56610001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56611501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56613001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56614501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56616001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56616001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56617501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56619001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56620501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0900
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56622001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56623501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56625001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56626501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56628001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56628001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56629501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56631001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56632501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0901
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56634001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56635501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56637001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56638501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56640001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56640001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56641501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56643001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56644501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0902
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56646001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56647501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56649001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56650501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56652001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56652001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56653501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56655001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56656501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0903
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56658001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56659501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56661001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56662501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56664001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56664001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56665501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56667001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56668501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0904
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56670001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56671501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56673001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56674501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56676001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56676001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56677501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56679001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56680501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0905
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56682001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56683501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56685001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56686501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56688001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56688001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56689501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56691001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56692501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0906
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56694001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56695501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56697001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56698501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56700001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56700001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56701501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56703001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56704501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0907
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56706001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56707501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56709001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56710501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56712001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56712001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56713501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56715001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56716501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0908
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56718001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56719501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56721001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56722501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56724001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56725501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56727001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56728501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 0909
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56730001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# ERROR: Expected data=0000000000000000000000000000090c and recieved data= 000000000000000000000000000008fd @ 56731500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56731501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56733001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56734501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56736001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56737501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56739001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# ERROR: Expected data=0000000000000000000000000000090c and recieved data= 000000000000000000000000000008fd @ 56755500.0 ps
# ERROR: Expected data=00000000000000000000000000000918 and recieved data= 000000000000000000000000000008fe @ 56779500.0 ps
# ERROR: Expected data=00000000000000000000000000000919 and recieved data= 000000000000000000000000000008ff @ 56803500.0 ps
# ERROR: Expected data=0000000000000000000000000000091a and recieved data= 00000000000000000000000000000900 @ 56827500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56841001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 56850001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=0000000000000000000000000000091b and recieved data= 00000000000000000000000000000901 @ 56851500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56853001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56857501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 090e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56859001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56865001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56866501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56868001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56869501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 090f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56871001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56872501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56874001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=0000000000000000000000000000091c and recieved data= 00000000000000000000000000000902 @ 56875500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56875501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56877001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56877001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56878501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56880001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56881501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0910
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56883001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56884501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56886001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56887501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56889001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56889001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56890501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56892001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56893501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0911
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56895001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56896501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56898001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=0000000000000000000000000000091d and recieved data= 00000000000000000000000000000903 @ 56899500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56899501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56901001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56901001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56902501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56904001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56905501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0912
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56907001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56908501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56910001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56911501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56913001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56913001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56914501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56916001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56917501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0913
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56919001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56920501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56922001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=0000000000000000000000000000091e and recieved data= 00000000000000000000000000000904 @ 56923500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56923501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56925001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56925001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56926501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56928001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56929501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0914
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56931001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56932501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56934001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56935501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56937001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56937001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56938501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56940001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56941501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0915
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56943001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56944501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56946001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=0000000000000000000000000000091f and recieved data= 00000000000000000000000000000905 @ 56947500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56947501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56949001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56949001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56950501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56952001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56953501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0916
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56955001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56956501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56958001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56959501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56961001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56961001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56962501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56964001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56965501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0917
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56967001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56968501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56970001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=00000000000000000000000000000920 and recieved data= 00000000000000000000000000000906 @ 56971500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56971501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56973001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56973001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56974501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56976001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56977501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0918
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56979001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56980501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56982001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56983501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56985001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56985001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56986501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56988001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56989501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0919
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56991001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56992501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56994001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# ERROR: Expected data=00000000000000000000000000000921 and recieved data= 00000000000000000000000000000907 @ 56995500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56995501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56997001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 56997001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 56998501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57000001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57001501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 091a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57003001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57004501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57006001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57007501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57009001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57010501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57012001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57013501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 091b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57015001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57016501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57018001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# ERROR: Expected data=00000000000000000000000000000922 and recieved data= 00000000000000000000000000000908 @ 57019500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57019501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57021001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57022501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57024001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57033001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57153001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57162001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57165001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57169501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 091e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57171001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57172501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57174001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57175501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57177001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57177001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57178501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57180001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57181501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 091f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57183001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57184501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57186001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57187501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57189001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57189001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57190501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57192001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57193501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0920
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57195001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57196501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57198001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57199501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57201001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57201001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57202501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57204001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57205501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0921
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57207001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57208501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57210001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57211501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57213001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57213001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57214501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57216001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57217501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0922
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57219001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57220501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57222001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57223501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57225001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57225001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57226501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57228001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57229501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0923
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57231001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57232501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57234001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57235501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57237001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57237001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57238501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57240001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57241501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0924
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57243001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57244501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57246001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57247501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57249001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57249001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57250501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57252001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57253501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0925
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57255001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57256501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57258001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57259501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57261001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57261001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57262501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57264001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57265501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0926
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57267001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57268501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57270001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57271501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57273001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57273001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57274501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57276001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57277501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0927
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57279001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57280501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57282001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57283501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57285001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57286501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57288001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57289501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0928
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57291001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57292501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57294001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57295501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57297001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57298501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57300001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57309001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57318001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57327001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57330001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57334501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 092b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57336001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57337501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57339001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57340501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57342001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57342001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57343501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57345001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57346501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 092c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57348001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57349501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57351001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57352501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57354001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57354001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57355501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57357001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57358501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 092d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57360001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57366001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 092e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57378001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57382501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 092f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57384001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0930
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57397501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57399001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57400501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57402001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57403501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57405001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57414001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57417001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57429001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 092b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57441001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 092c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57453001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57457501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 092d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57459001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57460501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57462001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57463501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57465001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57465001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57466501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57468001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57469501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 092e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57471001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57472501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57474001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57475501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57477001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57477001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57478501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57480001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57481501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 092f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57483001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57484501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57486001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57487501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57489001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57490501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57492001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57493501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0930
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57495001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57496501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57498001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57499501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57501001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57502501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57504001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=00000000000000000000000000000933 and recieved data= 0000000000000000000000000000092b @ 57571500.0 ps
# ERROR: Expected data=00000000000000000000000000000933 and recieved data= 0000000000000000000000000000092b @ 57595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57609001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57618001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=0000000000000000000000000000093b and recieved data= 0000000000000000000000000000092c @ 57619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57621001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57625501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0935
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57627001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57628501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57630001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57631501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57633001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57633001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57634501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57636001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57637501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0936
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57639001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57640501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57642001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=0000000000000000000000000000093c and recieved data= 0000000000000000000000000000092d @ 57643500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57643501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57645001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57645001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57646501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57648001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0937
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57657001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0938
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=0000000000000000000000000000093d and recieved data= 0000000000000000000000000000092e @ 57667500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57669001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0939
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57681001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 093a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=0000000000000000000000000000093e and recieved data= 0000000000000000000000000000092f @ 57691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 093b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 57708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 57717001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57849001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57849001.0 ps INFO: Precharge bank   0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 57873001.0 ps INFO: Refresh  
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58035001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58050001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58059001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58062001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 093e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58074001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 093f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58086001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0940
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58098001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0941
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58110001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0942
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58122001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0943
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58134001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0944
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58146001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0945
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58158001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0946
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58170001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0947
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58182001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0948
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58194001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0949
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58206001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 094a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58218001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 094d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58230001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 094e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58242001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 094f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58254001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0950
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58266001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0951
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58278001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0952
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58290001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0953
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58302001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0954
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0955
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58338001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58341001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58353001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58357501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 094d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58359001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58360501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58362001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58363501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58365001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58365001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58366501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58368001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58369501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 094e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58371001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58372501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58374001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58375501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58377001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58377001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58378501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58380001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58381501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 094f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58383001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58384501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58386001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58387501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58389001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58389001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58390501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58392001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58393501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0950
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58395001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58396501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58398001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58399501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58401001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58401001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58402501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58404001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58405501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0951
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58407001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58408501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58410001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58411501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58413001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58413001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58414501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58416001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58417501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0952
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58419001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58420501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58422001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58423501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58425001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58425001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58426501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58428001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58429501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0953
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58431001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58432501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58434001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58435501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58437001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58437001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58438501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58440001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58441501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0954
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58443001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58444501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58446001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58447501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58449001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58450501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58452001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58453501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0955
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58455001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58456501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58458001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58459501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58461001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58462501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58464001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58488001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58497001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58500001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 095a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# ERROR: Expected data=00000000000000000000000000000958 and recieved data= 0000000000000000000000000000094d @ 58507500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58512001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 095b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58524001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 095c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# ERROR: Expected data=00000000000000000000000000000958 and recieved data= 0000000000000000000000000000094d @ 58531500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 095d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=00000000000000000000000000000962 and recieved data= 0000000000000000000000000000094e @ 58555500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58560001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000963 and recieved data= 0000000000000000000000000000094f @ 58579500.0 ps
# ERROR: Expected data=00000000000000000000000000000964 and recieved data= 00000000000000000000000000000950 @ 58603500.0 ps
# ERROR: Expected data=00000000000000000000000000000965 and recieved data= 00000000000000000000000000000951 @ 58627500.0 ps
# ERROR: Expected data=00000000000000000000000000000966 and recieved data= 00000000000000000000000000000952 @ 58651500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58665001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58674001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000967 and recieved data= 00000000000000000000000000000953 @ 58675500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58677001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58681501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0960
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58683001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58684501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58686001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58687501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58689001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58689001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58690501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58692001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58693501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0961
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58695001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58696501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58698001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000968 and recieved data= 00000000000000000000000000000954 @ 58699500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58699501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58701001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58701001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58702501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58704001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58705501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0962
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58707001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58708501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58710001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58711501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58713001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58713001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58714501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58716001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58717501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0963
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58719001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58720501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58722001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58723501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58725001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58725001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58726501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58728001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0964
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58737001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0965
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58749001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0966
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0967
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58785001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58905001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 58914001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58917001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 096a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58929001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 096b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58941001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 096c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58953001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58957501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 096d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58959001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58960501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58962001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58963501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58965001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58965001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58966501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58968001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58969501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 096e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58971001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58972501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58974001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58975501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58977001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58977001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58978501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58980001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58981501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 096f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58983001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58984501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58986001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58987501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58989001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 58989001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58990501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58992001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58993501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0970
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58995001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58996501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58998001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 58999501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59001001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59002501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59004001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59005501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0971
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59007001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59008501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59010001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59011501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59013001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59014501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59016001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 59025001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59289001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 59298001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59301001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0974
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59313001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0975
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59325001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0976
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59337001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0977
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59349001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0978
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59361001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0979
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59373001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 097a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59385001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 097b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59397001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 097c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59409001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 097d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59421001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59425501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 097e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59427001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59428501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59430001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59431501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59433001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59433001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59434501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59436001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59437501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 097f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59439001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59440501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59442001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59443501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59445001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59445001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59446501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59448001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0980
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59457001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0981
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0982
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 59493001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59673001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 59682001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59685001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0984
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59697001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0985
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59709001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0986
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59721001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0987
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59733001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0988
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59745001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0989
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59757001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 098a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59769001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 098b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59781001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59785501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 098c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59787001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59788501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59790001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59791501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59793001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59793001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59794501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59796001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59797501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 098d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59799001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59800501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59802001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59803501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59805001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59805001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 098e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59817001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 098f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59829001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0990
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 59841001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0991
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59857501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0992
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59859001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59866501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 59868001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 59877001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60057001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 60066001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60069001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0994
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60081001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0995
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60093001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0996
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60105001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60109501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0997
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60111001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60112501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60114001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60115501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60117001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60117001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60118501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60120001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60121501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0998
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60123001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60124501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60126001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60127501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60129001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60129001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60130501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60132001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60133501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0999
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60135001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60136501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60138001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60139501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60141001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60141001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60142501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60144001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60145501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 099a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60147001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60148501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60150001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60151501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60153001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60153001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60154501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60156001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60157501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 099b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60159001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60160501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60162001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60163501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60165001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60165001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60166501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60168001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60169501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 099c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60171001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60172501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60174001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60175501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60177001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60177001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60178501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60180001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60181501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 099d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60183001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60184501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60186001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60187501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60189001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60189001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60190501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60192001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60193501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 099e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60195001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60196501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60198001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60199501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60201001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60201001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60202501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60204001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60205501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 099f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60207001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60208501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60210001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60211501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60213001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60213001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60214501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60216001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60217501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 09a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60219001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60220501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60222001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60223501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60225001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60225001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60226501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60228001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60229501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 09a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60231001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60232501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60234001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60235501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60237001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60238501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60240001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60241501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 09a2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60243001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60244501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60246001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60247501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60249001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60250501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60252001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 60261001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60264001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60276001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60280501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0994
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60282001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60283501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60285001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60286501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60288001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60288001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60289501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60291001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60292501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0995
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60294001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60295501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60297001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60298501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60300001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60300001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60301501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60303001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60304501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0996
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60306001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60307501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60309001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60310501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60312001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60312001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60313501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60315001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60316501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0997
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60318001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60319501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60321001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60322501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60324001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60324001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60325501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60327001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60328501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0998
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60330001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60331501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60333001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60334501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60336001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60336001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60337501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60339001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60340501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0999
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60342001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60343501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60345001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60346501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60348001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60348001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60349501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60351001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60352501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 099a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60354001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60355501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60357001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60358501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60360001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60360001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60361501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60363001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60364501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 099b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60366001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60367501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60369001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60370501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60372001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60372001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60373501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60375001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60376501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 099c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60378001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60379501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60381001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60382501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60384001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60384001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60385501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60387001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60388501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 099d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60390001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60391501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60393001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60394501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60396001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60396001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60397501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60399001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60400501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 099e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60402001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60403501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60405001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60406501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60408001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60408001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60409501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60411001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60412501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 099f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60414001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60415501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60417001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60418501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60420001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60420001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60421501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60423001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60424501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 09a0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60426001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# ERROR: Expected data=000000000000000000000000000009a5 and recieved data= 00000000000000000000000000000994 @ 60427500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60427501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60429001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60430501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60432001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60432001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 09a1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 09a2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# ERROR: Expected data=000000000000000000000000000009a5 and recieved data= 00000000000000000000000000000994 @ 60451500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60457501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60459001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# ERROR: Expected data=000000000000000000000000000009b2 and recieved data= 00000000000000000000000000000995 @ 60475500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60483001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 60492001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60495001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=000000000000000000000000000009b3 and recieved data= 00000000000000000000000000000996 @ 60499500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09a7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60507001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09a8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60517501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60519001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60519001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60520501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60522001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=000000000000000000000000000009b4 and recieved data= 00000000000000000000000000000997 @ 60523500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60523501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09a9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60525001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60526501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60528001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60529501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60531001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60531001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60532501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60534001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60535501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09aa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60537001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60538501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60540001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60543001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=000000000000000000000000000009b5 and recieved data= 00000000000000000000000000000998 @ 60547500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09ab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60555001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 09ac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60567001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=000000000000000000000000000009b6 and recieved data= 00000000000000000000000000000999 @ 60571500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 09ad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60579001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 09ae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60591001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# ERROR: Expected data=000000000000000000000000000009b7 and recieved data= 0000000000000000000000000000099a @ 60595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 09af
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60601501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60603001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60603001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60604501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60606001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60607501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 09b0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60609001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60610501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60612001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60613501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60615001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60615001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60616501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60618001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# ERROR: Expected data=000000000000000000000000000009b8 and recieved data= 0000000000000000000000000000099b @ 60619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60619501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 09b1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60621001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60622501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60624001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60625501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60627001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60628501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60630001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60631501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 09b2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60633001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60634501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60636001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60637501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60639001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60640501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60642001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# ERROR: Expected data=000000000000000000000000000009b9 and recieved data= 0000000000000000000000000000099c @ 60643500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 60651001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=000000000000000000000000000009ba and recieved data= 0000000000000000000000000000099d @ 60667500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60681001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 60690001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=000000000000000000000000000009bb and recieved data= 0000000000000000000000000000099e @ 60691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60693001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09b5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60705001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09b6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=000000000000000000000000000009bc and recieved data= 0000000000000000000000000000099f @ 60715500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60717001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09b7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60729001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09b8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=000000000000000000000000000009bd and recieved data= 000000000000000000000000000009a0 @ 60739500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60741001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09b9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 60753001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 09ba
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=000000000000000000000000000009be and recieved data= 000000000000000000000000000009a1 @ 60763500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 09bb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 60780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 60789001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61041001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61050001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61053001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09be
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61065001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09bf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61077001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09c0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61089001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09c1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61101001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09c2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61113001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 09c3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61125001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 09c4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61137001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 09c5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61149001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 09c6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61161001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 09c7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61173001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 09c8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61185001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 09c9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 09ca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61221001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61281001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61290001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61293001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61305001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61317001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61329001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61341001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61353001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 09d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61365001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 09d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61377001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 09d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61393501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 09d5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61395001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61396501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61398001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61399501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61401001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61402501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61404001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61413001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61416001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61428001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61432501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 09cd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61434001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61435501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61437001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61438501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61440001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61440001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61441501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61443001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61444501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 09ce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61446001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61447501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61449001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61450501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61452001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61452001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61453501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61455001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61456501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 09cf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61458001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61459501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61461001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61462501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61464001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61464001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61465501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61467001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61468501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 09d0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61470001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61471501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61473001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61474501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61476001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61476001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61477501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61479001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61480501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 09d1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61482001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61483501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61485001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61486501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61488001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61488001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61489501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61491001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61492501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 09d2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61494001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61495501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61497001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61498501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61500001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61500001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61501501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61503001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61504501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 09d3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61506001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61507501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61509001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61510501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61512001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61512001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61513501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61515001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61516501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 09d4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61518001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61519501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61521001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61522501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61524001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61525501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61527001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61528501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 09d5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61530001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61531501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61533001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61534501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61536001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61537501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61539001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61563001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61572001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61575001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=000000000000000000000000000009d8 and recieved data= 000000000000000000000000000009cd @ 61579500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61579501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09da
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61581001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61582501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61584001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61585501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61587001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61587001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61588501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61590001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61591501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09db
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61593001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61594501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61596001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61597501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61599001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61599001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61600501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61602001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=000000000000000000000000000009d8 and recieved data= 000000000000000000000000000009cd @ 61603500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61603501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09de
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61605001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61606501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61608001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61609501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61611001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61611001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61612501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61614001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61615501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09df
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61617001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61618501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61620001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61621501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61623001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61624501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61626001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=000000000000000000000000000009e2 and recieved data= 000000000000000000000000000009ce @ 61627500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61627501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09e0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61629001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61630501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61632001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61633501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61635001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61636501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61638001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61647001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=000000000000000000000000000009e3 and recieved data= 000000000000000000000000000009cf @ 61651500.0 ps
# ERROR: Expected data=000000000000000000000000000009e4 and recieved data= 000000000000000000000000000009d0 @ 61675500.0 ps
# ERROR: Expected data=000000000000000000000000000009e5 and recieved data= 000000000000000000000000000009d1 @ 61699500.0 ps
# ERROR: Expected data=000000000000000000000000000009e6 and recieved data= 000000000000000000000000000009d2 @ 61723500.0 ps
# ERROR: Expected data=000000000000000000000000000009e7 and recieved data= 000000000000000000000000000009d3 @ 61747500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61761001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61770001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=000000000000000000000000000009e8 and recieved data= 000000000000000000000000000009d4 @ 61771500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61773001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09e3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61785001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09e4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61797001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09e5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61809001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09e6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 61821001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09e7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 09e8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 61848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 61857001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62073001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62082001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62085001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62089501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62091001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62092501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62094001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62095501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62097001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62097001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62098501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62100001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62101501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62103001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62104501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62106001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62107501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62109001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62109001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62110501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62112001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62113501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62115001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62116501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62118001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62119501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62121001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62121001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62122501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62124001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62125501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62127001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62128501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62130001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62131501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62133001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62133001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62134501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62136001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62145001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 09f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62157001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 09f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62169001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 09f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62181001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 09f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62193001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 09f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 09f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62229001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62232001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62244001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62248501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 09eb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62250001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62251501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62253001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62254501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62256001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62256001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62257501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62259001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62260501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 09ec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62262001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62263501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62265001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62266501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62268001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62268001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62269501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62271001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62272501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 09ed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62274001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62275501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62277001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62278501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62280001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62280001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62281501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62283001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62284501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 09ee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62286001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62287501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62289001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62290501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62292001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62292001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62293501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62295001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62296501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 09ef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62298001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62299501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62301001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62302501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62304001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62304001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62305501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62307001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62308501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 09f0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62310001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62311501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62313001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62314501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62316001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62316001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62317501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62319001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62320501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 09f1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62322001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62323501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62325001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62326501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62328001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62328001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62329501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62331001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62332501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 09f2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62334001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62335501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62337001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62338501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62340001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62340001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62341501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62343001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62344501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 09f3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62346001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62347501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62349001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62350501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62352001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62352001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62353501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62355001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62356501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 09f4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62358001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62359501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62361001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62362501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62364001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62365501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62367001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62368501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 09f5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62370001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62371501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62373001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62374501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62376001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62377501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62379001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# ERROR: Expected data=000000000000000000000000000009f9 and recieved data= 000000000000000000000000000009eb @ 62395500.0 ps
# ERROR: Expected data=000000000000000000000000000009f9 and recieved data= 000000000000000000000000000009eb @ 62419500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62433001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62442001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000a04 and recieved data= 000000000000000000000000000009ec @ 62443500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62445001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 09fb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62457001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 09fc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000a05 and recieved data= 000000000000000000000000000009ed @ 62467500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62469001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 09fd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62481001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 09fe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000a06 and recieved data= 000000000000000000000000000009ee @ 62491500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62493001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 09ff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62505001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a00
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000a07 and recieved data= 000000000000000000000000000009ef @ 62515500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62517001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a01
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62529001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a02
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=00000000000000000000000000000a08 and recieved data= 000000000000000000000000000009f0 @ 62539500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62541001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a03
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a04
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=00000000000000000000000000000a09 and recieved data= 000000000000000000000000000009f1 @ 62563500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62577001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000a0a and recieved data= 000000000000000000000000000009f2 @ 62587500.0 ps
# ERROR: Expected data=00000000000000000000000000000a0b and recieved data= 000000000000000000000000000009f3 @ 62611500.0 ps
# ERROR: Expected data=00000000000000000000000000000a0c and recieved data= 000000000000000000000000000009f4 @ 62635500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62721001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62730001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62733001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a07
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62745001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a08
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62757001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a09
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62769001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a0a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62781001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62785501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a0b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62787001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62788501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62790001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62791501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62793001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62793001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62794501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62796001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62797501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a0c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62799001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62800501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62802001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62803501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62805001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62805001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a0d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62817001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a0e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62829001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a0f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a10
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 62856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62865001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62985001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 62994001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 62997001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63001501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a13
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63003001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63004501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63006001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63007501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63009001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63009001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63010501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63012001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63013501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a14
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63015001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63016501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63018001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63019501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63021001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63021001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63022501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63024001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63025501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a15
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63027001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63028501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63030001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63031501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63033001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63033001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63034501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63036001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63037501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a16
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63039001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63040501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63042001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63043501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63045001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63045001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63046501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63048001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a17
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63057001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a18
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63069001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a19
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63081001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a1a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63093001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a1b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63109501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a1c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63111001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63112501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63114001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63115501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63117001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63118501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63120001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 63129001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63132001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63144001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63148501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a13
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63150001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63151501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63153001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63154501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63156001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63156001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63157501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63159001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63160501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a14
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63162001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63163501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63165001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63166501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63168001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63168001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63169501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63171001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63172501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a15
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63174001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63175501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63177001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63178501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63180001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63180001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63181501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63183001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63184501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a16
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63186001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63187501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63189001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63190501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63192001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63192001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63193501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63195001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63196501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a17
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63198001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63199501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63201001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63202501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63204001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63204001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63205501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63207001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63208501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a18
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63210001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63211501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63213001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63214501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63216001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63216001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63217501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63219001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63220501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a19
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63222001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63223501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63225001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63226501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63228001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63228001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63229501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63231001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63232501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a1a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63234001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63235501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63237001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63238501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63240001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63240001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63241501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63243001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63244501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a1b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63246001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63247501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63249001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63250501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63252001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63253501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63255001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63256501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a1c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63258001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63259501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63261001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63262501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63264001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63265501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63267001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# ERROR: Expected data=00000000000000000000000000000a1f and recieved data= 00000000000000000000000000000a13 @ 63283500.0 ps
# ERROR: Expected data=00000000000000000000000000000a1f and recieved data= 00000000000000000000000000000a13 @ 63307500.0 ps
# ERROR: Expected data=00000000000000000000000000000a29 and recieved data= 00000000000000000000000000000a14 @ 63331500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63345001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 63354001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000a2a and recieved data= 00000000000000000000000000000a15 @ 63355500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63357001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a21
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63369001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a22
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000a2b and recieved data= 00000000000000000000000000000a16 @ 63379500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63381001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63382501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63384001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a23
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63393001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63397501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a24
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63399001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63400501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63402001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000a2c and recieved data= 00000000000000000000000000000a17 @ 63403500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63403501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63405001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63405001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63406501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63408001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63409501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a25
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63411001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63412501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63414001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63415501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63417001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63417001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63418501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63420001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63421501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a26
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63423001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63424501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63426001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000a2d and recieved data= 00000000000000000000000000000a18 @ 63427500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63427501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63429001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63429001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63430501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63432001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63433501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a27
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63435001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63436501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63438001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63439501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63441001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63441001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63442501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63444001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63445501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a28
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63447001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63448501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63450001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=00000000000000000000000000000a2e and recieved data= 00000000000000000000000000000a19 @ 63451500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63451501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63453001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63453001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63454501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63456001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a29
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a2a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=00000000000000000000000000000a2f and recieved data= 00000000000000000000000000000a1a @ 63475500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 63489001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000a30 and recieved data= 00000000000000000000000000000a1b @ 63499500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63633001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 63642001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63645001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a2d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63657001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a2e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63669001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a2f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63681001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a30
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63693001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a31
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63705001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a32
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63717001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a33
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63729001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a34
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63741001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a35
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63757501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a36
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63759001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63760501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63762001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63763501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63765001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63766501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63768001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 63777001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63897001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 63906001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63909001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a39
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63921001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a3a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63933001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a3b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63945001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63949501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a3c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63951001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63952501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63954001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63955501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63957001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63957001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63958501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63960001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63961501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a3d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63963001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63964501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63966001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63967501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63969001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63969001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63970501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63972001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63973501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a3e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63975001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63976501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63978001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63981001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a3f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 63993001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a40
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 63999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64005001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a41
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a42
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64041001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64161001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64170001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64173001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a44
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64185001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a45
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64197001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a46
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64209001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a47
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64221001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a48
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64233001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a49
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64245001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a4a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64257001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a4b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64269001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a4c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a4d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64305001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64425001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64434001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64437001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a4f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64449001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64453501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a50
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64455001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64456501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64458001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64459501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64461001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64461001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64462501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64464001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a51
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64473001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a52
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64483501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64485001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64485001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64486501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64488001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a53
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64497001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a54
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64509001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a55
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64521001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a56
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64533001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a57
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a58
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64552501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64554001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64555501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64557001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64558501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64560001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64569001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64572001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64584001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64588501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a4f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64590001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64591501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64593001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64594501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64596001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64596001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64597501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64599001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64600501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a50
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64602001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64603501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64605001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64606501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64608001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64608001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64609501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64611001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64612501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a51
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64614001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64615501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64617001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64618501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64620001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64620001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64621501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64623001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64624501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a52
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64626001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64627501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64629001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64630501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64632001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64632001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64633501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64635001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64636501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a53
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64638001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64639501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64641001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64642501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64644001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64644001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64645501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64647001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64648501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a54
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64650001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64651501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64653001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64654501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64656001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64656001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64657501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64659001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64660501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a55
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64662001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64663501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64665001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64666501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64668001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64668001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64669501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64671001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64672501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a56
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64674001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64675501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64677001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64678501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64680001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64680001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64681501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64683001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64684501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a57
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64686001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64687501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64689001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64690501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64692001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64693501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64695001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64696501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a58
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64698001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64699501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64701001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64702501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64704001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64705501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64707001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# ERROR: Expected data=00000000000000000000000000000a5b and recieved data= 00000000000000000000000000000a4f @ 64723500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64731001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64740001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64743001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000a5b and recieved data= 00000000000000000000000000000a4f @ 64747500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a5d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64755001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a5e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64767001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000a65 and recieved data= 00000000000000000000000000000a50 @ 64771500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a5f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a60
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=00000000000000000000000000000a66 and recieved data= 00000000000000000000000000000a51 @ 64795500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64803001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000a67 and recieved data= 00000000000000000000000000000a52 @ 64819500.0 ps
# ERROR: Expected data=00000000000000000000000000000a68 and recieved data= 00000000000000000000000000000a53 @ 64843500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64857001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64866001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000a69 and recieved data= 00000000000000000000000000000a54 @ 64867500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64869001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a63
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64881001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64885501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a64
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64887001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64888501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64890001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000a6a and recieved data= 00000000000000000000000000000a55 @ 64891500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64891501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64893001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64893001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64894501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64896001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a65
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64905001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64906501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64908001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64909501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a66
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64911001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64912501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64914001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000a6b and recieved data= 00000000000000000000000000000a56 @ 64915500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64917001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a67
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 64929001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a68
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000a6c and recieved data= 00000000000000000000000000000a57 @ 64939500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a69
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 64956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 64965001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65241001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 65250001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65253001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a6c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65265001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a6d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65277001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a6e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65289001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a6f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65301001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a70
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65313001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a71
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65325001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a72
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65337001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a73
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65349001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a74
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65361001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a75
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65373001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65377501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0a76
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65379001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65380501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65382001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65383501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65385001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65385001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65386501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65388001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65389501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0a77
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65391001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65392501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65394001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65395501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65397001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65397001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65398501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65400001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65401501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0a78
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65403001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65404501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65406001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65407501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65409001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65410501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65412001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65413501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0a79
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65415001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65416501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65418001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65419501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65421001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65422501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65424001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 65433001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65553001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 65562001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65565001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a7c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65577001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a7d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65589001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a7e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65601001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a7f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a80
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 65637001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65643001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65643001.0 ps INFO: Precharge bank   0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65667001.0 ps INFO: Refresh  
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65829001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65844001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 65853001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65856001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a81
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65866501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65868001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65868001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65869501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65871001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65872501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a82
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65874001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65875501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65877001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65878501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65880001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65880001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65881501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65883001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65884501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a83
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65886001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65887501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65889001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65890501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65892001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65892001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65893501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65895001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65896501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a84
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65898001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65899501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65901001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65902501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65904001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65904001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65905501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65907001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65908501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a85
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65910001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65911501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65913001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65914501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65916001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65916001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65917501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65919001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65920501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0a86
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65922001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65923501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65925001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65926501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65928001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65929501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65931001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65932501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0a87
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65934001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65935501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65937001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65938501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65940001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65941501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65943001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 65952001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65955001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65967001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65971501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a7c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65973001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65974501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65976001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65977501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65979001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65979001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65980501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65982001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65983501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a7d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65985001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65986501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65988001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65989501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65991001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 65991001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65992501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65994001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65995501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a7e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65997001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 65998501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66000001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66001501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66003001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66003001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66004501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66006001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66007501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a7f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66009001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66010501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66012001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66013501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66015001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66015001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66016501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66018001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66019501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a80
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66021001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66022501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66024001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66025501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66027001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66027001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66028501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66030001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66031501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a81
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66033001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66034501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66036001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66037501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66039001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66039001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66040501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66042001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66043501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a82
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66045001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66046501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66048001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66049501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66051001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66051001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66052501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66054001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66055501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a83
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66057001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66058501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66060001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66061501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66063001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66063001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66064501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66066001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66067501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a84
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66069001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66070501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66072001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66073501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66075001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66075001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66076501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66078001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66079501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a85
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66081001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66082501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66084001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66085501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66087001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66087001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66088501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66090001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66091501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0a86
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66093001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66094501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66096001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66097501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66099001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66100501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66102001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66103501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0a87
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66105001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66106501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66108001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66109501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66111001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66112501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66114001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# ERROR: Expected data=00000000000000000000000000000a8a and recieved data= 00000000000000000000000000000a7c @ 66115500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66138001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000a8a and recieved data= 00000000000000000000000000000a7c @ 66139500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 66147001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66150001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66154501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a8c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66156001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66157501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66159001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66160501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66162001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66162001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000a9f and recieved data= 00000000000000000000000000000a7d @ 66163500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66163501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66165001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66166501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a8d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66168001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66169501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66171001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66172501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66174001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66174001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66175501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66177001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66178501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a8e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66180001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66181501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66183001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66184501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66186001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66186001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa0 and recieved data= 00000000000000000000000000000a7e @ 66187500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66187501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66189001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66190501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a8f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66192001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66193501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66195001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66196501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66198001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66198001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66199501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66201001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66202501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a90
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66204001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66205501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66207001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66208501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66210001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66210001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa1 and recieved data= 00000000000000000000000000000a7f @ 66211500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66211501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66213001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66214501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0a91
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66216001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66217501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66219001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66220501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66222001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66222001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66223501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66225001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66226501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0a92
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66228001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66229501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66231001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66232501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66234001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66234001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa2 and recieved data= 00000000000000000000000000000a80 @ 66235500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66235501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66237001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66238501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0a93
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66240001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66241501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66243001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66244501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66246001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66246001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66247501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66249001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66250501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0a94
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66252001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66253501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66255001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66256501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66258001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66258001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa3 and recieved data= 00000000000000000000000000000a81 @ 66259500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66259501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66261001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66262501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0a95
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66264001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66265501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66267001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66268501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66270001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66270001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66271501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66273001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66274501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0a96
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66276001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66277501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66279001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66280501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66282001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66282001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa4 and recieved data= 00000000000000000000000000000a82 @ 66283500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66283501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66285001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66286501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0a97
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66288001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66289501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66291001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66292501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66294001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66294001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66295501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66297001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66298501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0a98
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66300001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66301501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66303001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66304501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66306001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66306001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa5 and recieved data= 00000000000000000000000000000a83 @ 66307500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66307501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66309001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66310501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0a9b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66312001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66313501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66315001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66316501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66318001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66318001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66319501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66321001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66322501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0a9c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66324001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66325501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66327001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66328501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66330001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66330001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa6 and recieved data= 00000000000000000000000000000a84 @ 66331500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66331501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66333001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66334501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0a9d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66336001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66337501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66339001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66340501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66342001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66342001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66343501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66345001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66346501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0a9e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66348001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66349501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66351001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66352501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66354001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66354001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa7 and recieved data= 00000000000000000000000000000a85 @ 66355500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66355501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66357001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66358501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0a9f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66360001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66366001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0aa0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66378001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000aa8 and recieved data= 00000000000000000000000000000a86 @ 66379500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66382501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0aa1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66384001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66390001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0aa2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66397501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66399001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66400501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66402001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66402001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66403501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66405001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66406501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0aa3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66408001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66409501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66411001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66412501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66414001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66415501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66417001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66418501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0aa4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66420001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66421501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66423001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66424501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66426001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66427501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66429001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 66438001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66561001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 66570001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66573001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0aa7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66585001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0aa8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66597001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66601501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0aa9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66603001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66604501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66606001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66607501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66609001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66609001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66610501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66612001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66613501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0aaa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66615001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66616501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66618001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66619501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66621001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66621001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66622501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66624001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66625501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0aab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66627001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66628501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66630001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66631501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66633001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66633001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66634501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66636001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66637501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0aac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66639001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66640501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66642001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66643501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66645001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66645001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66646501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66648001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0aad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66657001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0aae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66669001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0aaf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0ab0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 66705001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66753001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 66762001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66765001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ab3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66777001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ab4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66789001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ab5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66801001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ab6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66813001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ab7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66825001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0ab8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0ab9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 66861001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66864001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66876001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66880501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ab3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66882001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66883501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66885001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66886501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66888001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66888001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66889501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66891001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66892501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ab4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66894001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66895501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66897001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66898501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66900001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66900001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66901501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66903001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66904501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ab5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66906001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66907501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66909001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66910501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66912001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66912001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66913501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66915001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66916501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ab6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66918001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66919501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66921001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66922501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66924001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66924001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66925501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66927001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66928501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ab7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66930001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66931501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66933001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66934501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66936001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 66936001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66937501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66939001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66940501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0ab8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66942001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66943501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66945001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66946501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66948001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66949501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66951001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66952501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0ab9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66954001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66955501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66957001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66958501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66960001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66961501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 66963001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# ERROR: Expected data=00000000000000000000000000000abc and recieved data= 00000000000000000000000000000ab3 @ 67027500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67041001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67050001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000abc and recieved data= 00000000000000000000000000000ab3 @ 67051500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67053001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0abe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67065001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0abf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000ac5 and recieved data= 00000000000000000000000000000ab4 @ 67075500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67077001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ac0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67089001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ac1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000ac6 and recieved data= 00000000000000000000000000000ab5 @ 67099500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67101001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ac2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67113001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0ac3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000ac7 and recieved data= 00000000000000000000000000000ab6 @ 67123500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0ac4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# ERROR: Expected data=00000000000000000000000000000ac8 and recieved data= 00000000000000000000000000000ab7 @ 67147500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67149001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000ac9 and recieved data= 00000000000000000000000000000ab8 @ 67171500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67209001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67218001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67221001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ac7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67233001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ac8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67245001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ac9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67257001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0aca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0acb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67293001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67449001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67458001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67461001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ace
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67473001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0acf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67483501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67485001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67485001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67486501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67488001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ad0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67497001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ad1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67509001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ad2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67521001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0ad3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67533001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0ad4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67545001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0ad5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67552501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67554001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67555501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67557001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67558501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67560001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67561501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0ad6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67563001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67564501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67566001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67567501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67569001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67570501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67572001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67581001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67584001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67596001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67600501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ace
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67602001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67603501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67605001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67606501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67608001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67608001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67609501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67611001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67612501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0acf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67614001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67615501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67617001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67618501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67620001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67620001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67621501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67623001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67624501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ad0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67626001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67627501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67629001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67630501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67632001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67632001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67633501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67635001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67636501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ad1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67638001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67639501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67641001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67642501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67644001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67644001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67645501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67647001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67648501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ad2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67650001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67651501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67653001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67654501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67656001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67656001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67657501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67659001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67660501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0ad3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67662001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67663501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67665001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67666501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67668001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67668001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67669501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67671001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67672501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0ad4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67674001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67675501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67677001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67678501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67680001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67680001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67681501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67683001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67684501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0ad5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67686001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67687501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67689001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67690501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67692001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67693501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67695001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67696501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0ad6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67698001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67699501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67701001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67702501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67704001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67705501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67707001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67731001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67740001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67743001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000ad9 and recieved data= 00000000000000000000000000000ace @ 67747500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0adb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67755001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0adc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67767001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000ad9 and recieved data= 00000000000000000000000000000ace @ 67771500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0adf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67779001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ae0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000ae3 and recieved data= 00000000000000000000000000000acf @ 67795500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ae1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67815001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000ae4 and recieved data= 00000000000000000000000000000ad0 @ 67819500.0 ps
# ERROR: Expected data=00000000000000000000000000000ae5 and recieved data= 00000000000000000000000000000ad1 @ 67843500.0 ps
# ERROR: Expected data=00000000000000000000000000000ae6 and recieved data= 00000000000000000000000000000ad2 @ 67867500.0 ps
# ERROR: Expected data=00000000000000000000000000000ae7 and recieved data= 00000000000000000000000000000ad3 @ 67891500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67905001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67914001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000ae8 and recieved data= 00000000000000000000000000000ad4 @ 67915500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67917001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ae4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67929001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ae5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000ae9 and recieved data= 00000000000000000000000000000ad5 @ 67939500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67941001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ae6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 67953001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67957501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ae7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67959001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67960501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67962001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67963501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67965001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67966501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67968001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67969501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ae8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67971001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67972501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67974001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67975501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67977001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67978501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 67980001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 67989001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68193001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 68202001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68205001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0aeb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68217001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0aec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68229001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0aed
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68241001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0aee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68253001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0aef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68265001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0af0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68277001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0af1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68289001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0af2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68301001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0af3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68313001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0af4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68325001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0af7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68337001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0af8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0af9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 68373001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68376001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68388001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68392501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0af7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68394001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68395501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68397001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68398501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68400001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68400001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68401501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68403001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68404501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0af8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68406001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68407501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68409001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68410501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68412001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68413501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68415001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68416501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0af9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68418001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68419501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68421001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68422501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68424001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68425501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68427001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=00000000000000000000000000000afc and recieved data= 00000000000000000000000000000af7 @ 68539500.0 ps
# ERROR: Expected data=00000000000000000000000000000afc and recieved data= 00000000000000000000000000000af7 @ 68563500.0 ps
# ERROR: Expected data=00000000000000000000000000000b04 and recieved data= 00000000000000000000000000000af8 @ 68587500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68649001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 68658001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68661001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68665501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0afe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68667001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68668501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68670001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68671501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68673001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68673001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68674501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68676001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68677501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0aff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68679001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68680501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68682001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68683501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68685001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68685001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68686501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68688001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b00
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68697001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b01
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68709001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b02
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68721001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b03
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68733001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b04
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68745001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b05
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68757001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b06
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b07
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68790001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 68793001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 68799001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68802001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68806501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b0a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68808001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68809501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68811001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68812501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68814001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68814001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68815501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68817001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68818501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b0b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68820001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68821501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68823001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68824501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68826001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68826001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68827501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68829001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68830501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b0c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68832001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68833501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68835001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68836501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68838001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68838001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68839501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68841001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68842501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b0d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68844001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68845501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68847001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68848501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68850001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68851501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68853001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68854501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b0e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68856001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68857501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68859001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68860501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68862001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68863501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68865001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 68874001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68877001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68889001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68893501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b0a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68895001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68896501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68898001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68899501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68901001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68901001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68902501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68904001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68905501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b0b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68907001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68908501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68910001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68911501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68913001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68913001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68914501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68916001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68917501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b0c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68919001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68920501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68922001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68923501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68925001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 68925001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68926501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68928001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68929501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b0d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68931001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68932501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68934001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68935501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68937001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68938501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68940001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68941501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b0e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68943001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68944501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68946001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68947501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68949001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68950501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 68952001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69033001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69042001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000b11 and recieved data= 00000000000000000000000000000b0a @ 69043500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69045001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b13
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69057001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b14
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000b11 and recieved data= 00000000000000000000000000000b0a @ 69067500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69069001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b15
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69081001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b16
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000b19 and recieved data= 00000000000000000000000000000b0b @ 69091500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b17
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=00000000000000000000000000000b1a and recieved data= 00000000000000000000000000000b0c @ 69115500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69117001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000b1b and recieved data= 00000000000000000000000000000b0d @ 69139500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69153001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69162001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69165001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69169501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b1a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69171001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69172501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69174001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69175501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69177001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69177001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69178501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69180001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69181501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b1b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69183001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69184501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69186001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69187501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69189001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69190501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69192001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69193501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b1c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69195001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69196501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69198001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69199501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69201001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69202501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69204001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69213001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69249001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69258001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69261001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69265501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b1f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69267001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69268501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69270001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69271501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69273001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69273001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69274501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69276001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69277501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b20
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69279001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69280501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69282001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69283501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69285001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69286501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69288001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69289501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b21
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69291001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69292501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69294001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69295501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69297001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69298501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69300001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69309001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69345001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69354001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69357001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69361501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b23
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69363001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69364501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69366001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69367501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69369001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69369001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69370501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69372001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69373501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b24
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69375001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69376501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69378001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69379501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69381001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69382501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69384001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b25
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 69405001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69417001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69429001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b23
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 69441001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b24
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69457501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b25
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69459001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69460501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69462001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69463501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69465001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69466501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 69468001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# ERROR: Expected data=00000000000000000000000000000b28 and recieved data= 00000000000000000000000000000b23 @ 69571500.0 ps
# ERROR: Expected data=00000000000000000000000000000b28 and recieved data= 00000000000000000000000000000b23 @ 69595500.0 ps
# ERROR: Expected data=00000000000000000000000000000b2f and recieved data= 00000000000000000000000000000b24 @ 69619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70281001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 70290001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70293001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b2a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70305001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b2b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70317001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b2c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70329001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b2d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70341001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b2e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70353001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b2f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70365001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b30
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70377001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b31
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70389001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70393501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b32
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70395001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70396501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70398001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70399501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70401001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70401001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70402501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70404001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70405501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b33
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70407001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70408501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70410001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70411501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70413001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70413001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70414501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70416001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70417501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0b34
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70419001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70420501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70422001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70423501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70425001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70425001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70426501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70428001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70429501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0b35
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70431001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70432501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70434001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70435501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70437001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70437001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70438501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70440001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0b36
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70449001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70453501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0b37
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70455001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70456501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70458001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70459501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70461001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70461001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70462501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70464001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70465501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0b38
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70467001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70468501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70470001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70471501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70473001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70473001.0 ps INFO: Write     bank 0 col 280, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70474501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70476001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70477501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0b39
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70479001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70480501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70482001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70483501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70485001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70485001.0 ps INFO: Write     bank 0 col 288, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70486501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70488001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 0b3a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70497001.0 ps INFO: Write     bank 0 col 290, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 0b3b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70509001.0 ps INFO: Write     bank 0 col 298, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 0b3c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70521001.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 0b3d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70533001.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 0b3e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70545001.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 0b3f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70552501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70554001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70555501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70557001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70557001.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70558501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70560001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70561501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 0b40
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70563001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70564501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70566001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70567501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70569001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70569001.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70570501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70572001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70573501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 0b41
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70575001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70576501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70578001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70579501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70581001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70581001.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70582501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70584001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70585501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 0b42
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70587001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70588501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70590001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70591501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70593001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70593001.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70594501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70596001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70597501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 0b43
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70599001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70600501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70602001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70603501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70605001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70605001.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70606501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70608001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70609501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 0b44
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70611001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70612501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70614001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70615501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70617001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70617001.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70618501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70620001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70621501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 0b45
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70623001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70624501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70626001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70627501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70629001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70629001.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70630501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70632001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70633501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 0b46
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70635001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70636501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70638001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70639501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70641001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70641001.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70642501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70644001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70645501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 0b47
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70647001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70648501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70650001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70651501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70653001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70653001.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70654501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70656001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70657501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 0b48
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70659001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70660501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70662001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70663501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70665001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70665001.0 ps INFO: Write     bank 0 col 300, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70666501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70668001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70669501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 0b49
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70671001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70672501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70674001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70675501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70677001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70677001.0 ps INFO: Write     bank 0 col 308, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70678501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70680001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70681501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0b4a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70683001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70684501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70686001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70687501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70689001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70689001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70690501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70692001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70693501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0b4b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70695001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70696501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70698001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70699501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70701001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70701001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70702501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70704001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70705501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b4e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70707001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70708501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70710001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70711501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70713001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70713001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70714501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70716001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70717501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b4f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70719001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70720501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70722001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70723501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70725001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70725001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70726501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70728001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b50
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70737001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b51
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70749001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b52
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b53
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 70785001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70788001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70800001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70804501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b4e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70806001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70807501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70809001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70810501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70812001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70812001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70813501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70815001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70816501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b4f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70818001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70819501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70821001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70822501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70824001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70824001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70825501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70827001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70828501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b50
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70830001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70831501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70833001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70834501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70836001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70836001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70837501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70839001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70840501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b51
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70842001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70843501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70845001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70846501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70848001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70848001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70849501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70851001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70852501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b52
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70854001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70855501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70857001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70858501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70860001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70861501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70863001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70864501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b53
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70866001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70867501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70869001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70870501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70872001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70873501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70875001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70899001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 70908001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70911001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70915501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b58
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70917001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70918501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70920001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70921501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70923001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70923001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70924501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70926001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70927501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b59
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70929001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70930501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70932001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70933501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70935001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70935001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70936501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70938001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000b56 and recieved data= 00000000000000000000000000000b4e @ 70939500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70939501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b5a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70941001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70942501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70944001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70945501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70947001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70947001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70948501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70950001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70951501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b5b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70953001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70954501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70956001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70957501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70959001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70959001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70960501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70962001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=00000000000000000000000000000b56 and recieved data= 00000000000000000000000000000b4e @ 70963500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70963501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b5c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70965001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70966501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70968001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70969501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70971001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 70971001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70972501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70974001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70975501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b5d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70977001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70978501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70980001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70981501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70983001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70984501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70986001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=00000000000000000000000000000b68 and recieved data= 00000000000000000000000000000b4f @ 70987500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70987501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b5e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70989001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70990501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70992001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70993501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70995001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70996501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 70998001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 71007001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000b69 and recieved data= 00000000000000000000000000000b50 @ 71011500.0 ps
# ERROR: Expected data=00000000000000000000000000000b6a and recieved data= 00000000000000000000000000000b51 @ 71035500.0 ps
# ERROR: Expected data=00000000000000000000000000000b6b and recieved data= 00000000000000000000000000000b52 @ 71059500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71121001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 71130001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71133001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71137501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b61
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71139001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71140501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71142001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71143501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71145001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71145001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71146501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71148001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71149501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b62
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71151001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71152501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71154001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71155501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71157001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71157001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71158501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71160001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b63
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71169001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b64
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71181001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b65
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71193001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b66
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71205001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b67
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71217001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b68
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71229001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b69
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71241001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b6a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71253001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0b6b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71265001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0b6c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71277001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0b6d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0b6e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 71313001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71433001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 71442001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71445001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71449501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b71
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71451001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71452501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71454001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71455501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71457001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71457001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71458501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71460001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71461501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b72
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71463001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71464501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71466001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71467501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71469001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71469001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71470501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71472001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71473501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b73
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71475001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71476501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71478001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71479501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71481001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71481001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71482501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71484001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71485501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b74
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71487001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71488501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71490001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71491501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71493001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71493001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71494501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71496001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b75
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71505001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b76
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71517001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b77
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71529001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b78
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71541001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b79
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71553001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b7a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71565001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0b7b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0b7c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 71601001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71604001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71616001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71620501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b71
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71622001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71623501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71625001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71626501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71628001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71628001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71629501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71631001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71632501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b72
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71634001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71635501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71637001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71638501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71640001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71640001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71641501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71643001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71644501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b73
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71646001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71647501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71649001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71650501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71652001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71652001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71653501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71655001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71656501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b74
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71658001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71659501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71661001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71662501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71664001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71664001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71665501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71667001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71668501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b75
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71670001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71671501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71673001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71674501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71676001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71676001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71677501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71679001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71680501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b76
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71682001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71683501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71685001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71686501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71688001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71688001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71689501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71691001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71692501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b77
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71694001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71695501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71697001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71698501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71700001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71700001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71701501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71703001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71704501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b78
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71706001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71707501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71709001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71710501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71712001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71712001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71713501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71715001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71716501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b79
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71718001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71719501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71721001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71722501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71724001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71724001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71725501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71727001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71728501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b7a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71730001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71731501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71733001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71734501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71736001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71736001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71737501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71739001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71740501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0b7b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71742001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71743501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71745001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71746501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71748001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71749501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71751001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71752501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0b7c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71754001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=00000000000000000000000000000b7f and recieved data= 00000000000000000000000000000b71 @ 71755500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71755501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71757001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71758501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71760001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71761501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71763001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# ERROR: Expected data=00000000000000000000000000000b7f and recieved data= 00000000000000000000000000000b71 @ 71779500.0 ps
# ERROR: Expected data=00000000000000000000000000000b8a and recieved data= 00000000000000000000000000000b72 @ 71803500.0 ps
# ERROR: Expected data=00000000000000000000000000000b8b and recieved data= 00000000000000000000000000000b73 @ 71827500.0 ps
# ERROR: Expected data=00000000000000000000000000000b8c and recieved data= 00000000000000000000000000000b74 @ 71851500.0 ps
# ERROR: Expected data=00000000000000000000000000000b8d and recieved data= 00000000000000000000000000000b75 @ 71875500.0 ps
# ERROR: Expected data=00000000000000000000000000000b8e and recieved data= 00000000000000000000000000000b76 @ 71899500.0 ps
# ERROR: Expected data=00000000000000000000000000000b8f and recieved data= 00000000000000000000000000000b77 @ 71923500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71937001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 71946001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000b90 and recieved data= 00000000000000000000000000000b78 @ 71947500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71949001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71953501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b81
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71955001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71956501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71958001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71959501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71961001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71961001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71962501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71964001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71965501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b82
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71967001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71968501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71970001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000b91 and recieved data= 00000000000000000000000000000b79 @ 71971500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71971501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71973001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71973001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71974501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71976001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71977501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b83
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71979001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71980501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71982001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71983501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71985001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71985001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71986501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71988001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71989501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b84
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71991001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71992501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71994001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000b92 and recieved data= 00000000000000000000000000000b7a @ 71995500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71995501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71997001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 71997001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 71998501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72000001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72001501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b85
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72003001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72004501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72006001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72007501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72009001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72009001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72010501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72012001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72013501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b86
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72015001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72016501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72018001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000b93 and recieved data= 00000000000000000000000000000b7b @ 72019500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72019501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72021001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72021001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72022501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72024001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72025501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b87
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72027001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72028501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72030001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72031501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72033001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72033001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72034501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72036001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72037501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b88
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72039001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72040501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72042001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72043501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72045001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72045001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72046501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72048001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b89
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72057001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b8a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72069001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0b8b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72081001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0b8c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72093001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0b8d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72105001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72109501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0b8e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72111001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72112501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72114001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72115501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72117001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72117001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72118501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72120001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72121501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0b8f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72123001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72124501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72126001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72127501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72129001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72130501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72132001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72133501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0b90
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72135001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72136501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72138001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72139501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72141001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72142501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72144001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 72153001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72369001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 72378001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72381001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0b93
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72393001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72397501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0b94
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72399001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72400501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72402001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72403501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72405001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72405001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72406501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72408001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72409501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0b95
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72411001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72412501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72414001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72415501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72417001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72417001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72418501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72420001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72421501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0b96
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72423001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72424501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72426001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72427501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72429001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72429001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72430501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72432001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72433501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0b97
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72435001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72436501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72438001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72439501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72441001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72441001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72442501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72444001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72445501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0b98
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72447001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72448501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72450001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72451501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72453001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72453001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72454501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72456001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0b99
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72465001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0b9a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72477001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72481501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0b9b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72483001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72484501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72486001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72487501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72489001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72489001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72490501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72492001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72493501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0b9c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72495001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72496501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72498001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72501001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0b9d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72513001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72517501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0b9e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72519001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72520501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72522001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72523501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72525001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72525001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72526501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72528001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72529501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0b9f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72531001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72532501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72534001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72535501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72537001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72537001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72538501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72540001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0ba0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72549001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0ba1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0ba2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 72585001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72753001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 72762001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72765001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72769501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ba5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72771001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72772501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72774001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72775501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72777001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72777001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72778501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72780001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72781501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ba6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72783001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72784501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72786001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72787501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72789001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72789001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72790501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72792001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72793501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ba7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72795001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72796501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72798001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72799501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72801001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72801001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72802501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72804001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72805501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ba8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72807001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72808501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72810001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72811501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72813001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72813001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72814501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72816001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72817501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ba9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72819001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72820501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72822001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72823501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72825001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72825001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72826501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72828001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72829501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0baa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72831001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72832501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72834001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72835501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72837001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72837001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72838501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72840001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72841501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72843001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72844501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72846001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72847501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72849001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72849001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72850501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72852001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72853501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72855001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72856501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72858001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72861001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72873001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72885001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0baf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72897001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0bb0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72909001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0bb1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72921001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0bb2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0bb3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 72957001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72960001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72972001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72976501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ba5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72978001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72979501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72981001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72982501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72984001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72984001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72985501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72987001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72988501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ba6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72990001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72991501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72993001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72994501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72996001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 72996001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72997501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 72999001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73000501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ba7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73002001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73003501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73005001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73006501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73008001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73008001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73009501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73011001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73012501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ba8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73014001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73015501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73017001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73018501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73020001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73020001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73021501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73023001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73024501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ba9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73026001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73027501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73029001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73030501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73032001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73032001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73033501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73035001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73036501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0baa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73038001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73039501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73041001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73042501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73044001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73044001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73045501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73047001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73048501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73050001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73051501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73053001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73054501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73056001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73056001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73057501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73059001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73060501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73062001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73063501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73065001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73066501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73068001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73068001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73069501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73071001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73072501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73074001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73075501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73077001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73078501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73080001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73080001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73081501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73083001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73084501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73086001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73087501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73089001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73090501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73092001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73092001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73093501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73095001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73096501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0baf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73098001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73099501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73101001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73102501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73104001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73104001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73105501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73107001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73108501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0bb0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73110001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73111501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73113001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73114501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73116001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73116001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73117501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73119001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73120501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 0bb1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73122001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# ERROR: Expected data=00000000000000000000000000000bb6 and recieved data= 00000000000000000000000000000ba5 @ 73123500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73123501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73125001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73126501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73128001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73128001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73129501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73131001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73132501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 0bb2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73134001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73135501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73137001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73138501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73140001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73141501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73143001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73144501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 0bb3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73146001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# ERROR: Expected data=00000000000000000000000000000bb6 and recieved data= 00000000000000000000000000000ba5 @ 73147500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73147501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73149001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73150501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73152001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73153501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73155001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# ERROR: Expected data=00000000000000000000000000000bc3 and recieved data= 00000000000000000000000000000ba6 @ 73171500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73179001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 73188001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73191001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000bc4 and recieved data= 00000000000000000000000000000ba7 @ 73195500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0bb8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73203001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0bb9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73215001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000bc5 and recieved data= 00000000000000000000000000000ba8 @ 73219500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0bba
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73222501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73224001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73225501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73227001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73227001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73228501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73230001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73231501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0bbb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73233001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73234501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73236001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73237501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73239001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73239001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73240501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73242001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=00000000000000000000000000000bc6 and recieved data= 00000000000000000000000000000ba9 @ 73243500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73243501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0bbc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73245001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73246501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73248001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73251001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0bbd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73263001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=00000000000000000000000000000bc7 and recieved data= 00000000000000000000000000000baa @ 73267500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bbe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73275001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bbf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73287001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# ERROR: Expected data=00000000000000000000000000000bc8 and recieved data= 00000000000000000000000000000bab @ 73291500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bc0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73299001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bc1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# ERROR: Expected data=00000000000000000000000000000bc9 and recieved data= 00000000000000000000000000000bac @ 73315500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0bc2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 73335001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000bca and recieved data= 00000000000000000000000000000bad @ 73339500.0 ps
# ERROR: Expected data=00000000000000000000000000000bcb and recieved data= 00000000000000000000000000000bae @ 73363500.0 ps
# ERROR: Expected data=00000000000000000000000000000bcc and recieved data= 00000000000000000000000000000baf @ 73387500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73401001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73401001.0 ps INFO: Precharge bank   0
# ERROR: Expected data=00000000000000000000000000000bcd and recieved data= 00000000000000000000000000000bb0 @ 73411500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73425001.0 ps INFO: Refresh  
# ERROR: Expected data=00000000000000000000000000000bce and recieved data= 00000000000000000000000000000bb1 @ 73435500.0 ps
# ERROR: Expected data=00000000000000000000000000000bcf and recieved data= 00000000000000000000000000000bb2 @ 73459500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73587001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73602001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 73611001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73614001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73618501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0bc5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73620001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73621501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73623001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73624501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73626001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73626001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73627501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73629001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73630501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0bc6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73632001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73633501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73635001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73636501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73638001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73638001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73639501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73641001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73642501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0bc7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73644001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73645501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73647001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73648501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73650001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73650001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73651501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73653001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73654501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0bc8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73656001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73657501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73659001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73660501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73662001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73662001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73663501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73665001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73666501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0bc9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73668001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73669501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73671001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73672501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73674001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73674001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73675501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73677001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73678501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0bca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73680001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73681501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73683001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73684501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73686001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73686001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73687501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73689001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73690501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bcb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73692001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73693501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73695001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73696501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73698001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73698001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73699501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73701001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73702501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bcc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73704001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73705501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73707001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73708501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73710001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73710001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73711501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73713001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73714501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bcd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73716001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73717501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73719001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73720501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73722001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73722001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73723501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73725001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73726501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73728001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0bcf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73758001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 73758001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 73767001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73770001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0bd2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73782001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0bd3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73794001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0bd4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73806001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0bd5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73818001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0bd6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73830001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0bd7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73842001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bd8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73849501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73851001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73852501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73854001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73854001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73855501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73857001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73858501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bd9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73860001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73861501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73863001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73864501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73866001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73866001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73867501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73869001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73870501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bda
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73872001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73873501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73875001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73876501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73878001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73878001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73879501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73881001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73882501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bdb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73884001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73885501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73887001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73888501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73890001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73891501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73893001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73894501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0bdc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73896001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73897501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73899001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73900501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73902001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73903501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73905001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 73914001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73917001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73929001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73933501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0bd2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73935001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73936501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73938001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73939501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73941001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73941001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73942501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73944001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73945501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0bd3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73947001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73948501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73950001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73951501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73953001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73953001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73954501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73956001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73957501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0bd4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73959001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73960501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73962001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73963501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73965001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73965001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73966501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73968001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73969501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0bd5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73971001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73972501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73974001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73975501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73977001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73977001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73978501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73980001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73981501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0bd6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73983001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73984501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73986001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73987501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73989001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 73989001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73990501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73992001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73993501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0bd7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73995001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73996501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73998001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 73999501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74001001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74001001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74002501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74004001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74005501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bd8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74007001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74008501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74010001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74011501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74013001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74013001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74014501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74016001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74017501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bd9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74019001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74020501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74022001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74023501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74025001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74025001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74026501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74028001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74029501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bda
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74031001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74032501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74034001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74035501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74037001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74037001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74038501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74040001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74041501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bdb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74043001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74044501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74046001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74047501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74049001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74050501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74052001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74053501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0bdc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74055001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74056501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74058001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74059501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74061001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74062501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74064001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# ERROR: Expected data=00000000000000000000000000000be0 and recieved data= 00000000000000000000000000000bd2 @ 74083500.0 ps
# ERROR: Expected data=00000000000000000000000000000be0 and recieved data= 00000000000000000000000000000bd2 @ 74107500.0 ps
# ERROR: Expected data=00000000000000000000000000000beb and recieved data= 00000000000000000000000000000bd3 @ 74131500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74145001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74154001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000bec and recieved data= 00000000000000000000000000000bd4 @ 74155500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74157001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0be2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74169001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0be3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000bed and recieved data= 00000000000000000000000000000bd5 @ 74179500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74181001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0be4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74193001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0be5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000bee and recieved data= 00000000000000000000000000000bd6 @ 74203500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74205001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0be6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74217001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0be7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000bef and recieved data= 00000000000000000000000000000bd7 @ 74227500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74229001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0be8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74241001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0be9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=00000000000000000000000000000bf0 and recieved data= 00000000000000000000000000000bd8 @ 74251500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74253001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74265001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0beb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=00000000000000000000000000000bf1 and recieved data= 00000000000000000000000000000bd9 @ 74275500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0bec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# ERROR: Expected data=00000000000000000000000000000bf2 and recieved data= 00000000000000000000000000000bda @ 74299500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74301001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000bf3 and recieved data= 00000000000000000000000000000bdb @ 74323500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74481001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74490001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74493001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74497501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0bef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74499001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74500501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74502001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74503501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74505001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74505001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74506501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74508001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74509501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0bf0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74511001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74512501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74514001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74515501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74517001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74517001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74518501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74520001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74521501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0bf1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74523001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74524501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74526001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74527501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74529001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74529001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74530501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74532001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74533501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0bf2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74535001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74536501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74538001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74539501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74541001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74541001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74542501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74544001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74545501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0bf3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74547001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74548501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74550001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74551501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74553001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74553001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74554501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74556001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74557501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0bf4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74559001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74560501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74562001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74563501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74565001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74565001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74566501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74568001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0bf5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74577001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0bf6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74589001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0bf7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74601001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0bf8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74613001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0bf9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74629501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0bfa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74631001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74632501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74634001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74635501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74637001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74638501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74640001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74649001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74673001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74682001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74685001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0bfd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74697001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0bfe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74709001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0bff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74721001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c00
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74733001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c01
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74745001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c02
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c03
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74781001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74865001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74874001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74877001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74881501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c05
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74883001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74884501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74886001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74887501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74889001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74889001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74890501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74892001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74893501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c06
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74895001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74896501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74898001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74899501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74901001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74901001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74902501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74904001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74905501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c07
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74907001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74908501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74910001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74911501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74913001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74913001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74914501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74916001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74917501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c08
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74919001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74920501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74922001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74923501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74925001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74925001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74926501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74928001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74929501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c09
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74931001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74932501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74934001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74935501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74937001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74937001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74938501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74940001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74941501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c0a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74943001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74944501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74946001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74947501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74949001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74950501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74952001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74953501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c0b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74955001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74956501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74958001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74959501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74961001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74962501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74964001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 74973001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74976001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 74988001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74992501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c05
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74994001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74995501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74997001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 74998501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75000001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75000001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75001501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75003001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75004501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c06
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75006001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75007501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75009001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75010501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75012001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75012001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75013501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75015001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75016501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c07
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75018001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75019501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75021001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75022501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75024001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75024001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75025501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75027001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75028501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c08
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75030001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75031501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75033001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75034501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75036001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75036001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75037501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75039001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75040501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c09
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75042001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75043501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75045001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75046501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75048001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75048001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75049501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75051001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75052501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c0a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75054001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75055501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75057001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75058501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75060001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75061501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75063001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75064501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c0b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75066001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75067501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75069001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75070501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75072001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75073501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75075001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75105001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75114001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75117001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75121501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c10
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75123001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75124501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75126001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75127501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75129001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75129001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75130501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75132001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75133501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c11
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75135001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75136501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75138001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000c0e and recieved data= 00000000000000000000000000000c05 @ 75139500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75139501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75141001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75141001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75142501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75144001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75145501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c12
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75147001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75148501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75150001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75151501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75153001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75153001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75154501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75156001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75157501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c13
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75159001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75160501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75162001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000c0e and recieved data= 00000000000000000000000000000c05 @ 75163500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75163501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75165001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75166501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75168001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75169501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c14
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75171001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75172501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75174001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75175501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75177001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75178501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75180001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# ERROR: Expected data=00000000000000000000000000000c17 and recieved data= 00000000000000000000000000000c06 @ 75187500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75189001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000c18 and recieved data= 00000000000000000000000000000c07 @ 75211500.0 ps
# ERROR: Expected data=00000000000000000000000000000c19 and recieved data= 00000000000000000000000000000c08 @ 75235500.0 ps
# ERROR: Expected data=00000000000000000000000000000c1a and recieved data= 00000000000000000000000000000c09 @ 75259500.0 ps
# ERROR: Expected data=00000000000000000000000000000c1b and recieved data= 00000000000000000000000000000c0a @ 75283500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75369001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75378001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75381001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75385501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c17
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75387001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75388501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75390001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75391501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75393001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75393001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75394501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75396001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75397501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c18
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75399001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75400501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75402001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75403501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75405001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75405001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75406501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75408001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75409501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c19
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75411001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75412501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75414001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75415501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75417001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75417001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75418501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75420001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75421501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c1a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75423001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75424501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75426001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75427501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75429001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75429001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75430501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75432001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75433501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c1b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75435001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75436501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75438001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75439501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75441001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75441001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75442501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75444001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75445501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c1c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75447001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75448501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75450001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75451501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75453001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75453001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75454501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75456001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c1d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75465001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c1e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75477001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75481501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c1f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75483001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75484501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75486001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75487501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75489001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75489001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75490501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75492001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75493501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c22
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75495001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75496501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75498001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c23
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75525001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75528001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75540001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75544501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c22
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75546001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75547501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75549001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75550501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75552001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75553501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75555001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75556501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c23
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75558001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75559501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75561001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75562501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75564001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75565501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75567001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75681001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75690001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000c26 and recieved data= 00000000000000000000000000000c22 @ 75691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75693001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c28
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75705001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c29
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000c26 and recieved data= 00000000000000000000000000000c22 @ 75715500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75717001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c2a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75729001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c2b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75745501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c2c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75747001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75748501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75750001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75751501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75753001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75754501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75756001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75765001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75969001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 75978001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75981001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75985501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c2f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75987001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75988501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75990001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75991501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75993001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 75993001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75994501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75996001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75997501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c30
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 75999001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76000501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76002001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76003501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76005001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76005001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76006501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76008001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c31
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76017001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c32
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76029001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c33
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76041001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c34
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76053001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c35
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76065001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c36
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76077001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c37
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76089001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0c38
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0c39
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76125001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76134001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76143001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76146001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c3b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76153501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76155001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76156501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76158001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76158001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76159501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76161001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76162501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c3c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76164001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76165501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76167001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76168501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76170001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76170001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76171501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76173001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76174501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c3d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76176001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76177501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76179001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76180501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76182001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76182001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76183501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76185001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76186501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c3e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76188001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76189501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76191001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76192501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76194001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76194001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76195501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76197001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76198501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c3f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76200001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76201501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76203001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76204501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76206001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76207501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76209001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76210501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c40
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76212001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76213501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76215001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76216501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76218001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76219501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76221001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76230001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76305001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76314001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76317001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c42
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76329001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c43
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76341001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c44
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76353001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c45
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76365001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c46
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c47
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76401001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76473001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76482001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76485001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76489501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c49
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76491001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76492501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76494001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76495501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76497001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76497001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76498501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76500001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76501501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c4a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76503001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76504501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76506001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76507501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76509001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76509001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76510501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76512001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76513501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c4b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76515001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76516501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76518001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76519501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76521001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76521001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76522501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76524001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76525501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c4c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76527001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76528501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76530001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76531501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76533001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76533001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76534501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76536001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76537501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c4d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76539001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76540501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76542001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76543501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76545001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76546501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76548001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76549501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c4e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76551001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76552501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76554001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76555501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76557001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76558501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76560001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76569001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76572001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76584001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76588501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c49
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76590001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76591501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76593001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76594501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76596001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76596001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76597501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76599001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76600501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c4a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76602001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76603501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76605001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76606501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76608001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76608001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76609501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76611001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76612501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c4b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76614001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76615501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76617001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76618501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76620001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76620001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76621501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76623001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76624501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c4c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76626001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76627501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76629001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76630501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76632001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76632001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76633501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76635001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76636501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c4d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76638001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76639501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76641001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76642501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76644001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76645501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76647001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76648501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c4e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76650001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76651501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76653001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76654501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76656001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76657501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76659001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=00000000000000000000000000000c51 and recieved data= 00000000000000000000000000000c49 @ 76723500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76737001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76746001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000c51 and recieved data= 00000000000000000000000000000c49 @ 76747500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76749001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c53
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76761001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c54
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000c59 and recieved data= 00000000000000000000000000000c4a @ 76771500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76773001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c55
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76785001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c56
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000c5a and recieved data= 00000000000000000000000000000c4b @ 76795500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 76797001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c57
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c58
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000c5b and recieved data= 00000000000000000000000000000c4c @ 76819500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 76824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 76833001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000c5c and recieved data= 00000000000000000000000000000c4d @ 76843500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77169001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 77178001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77181001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c5b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77193001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c5c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77205001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c5d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77217001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c5e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77229001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c5f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77241001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c60
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77253001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c61
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77265001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c62
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77277001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c63
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77289001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0c64
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77301001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0c65
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77313001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0c66
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77325001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0c67
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77337001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0c68
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77349001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77353501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0c69
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77355001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77356501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77358001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77359501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77361001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77362501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77364001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77365501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0c6a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77367001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77368501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77370001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77371501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77373001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77374501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77376001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 77385001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77577001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 77586001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77589001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c6d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77601001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c6e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77613001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c6f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77625001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77629501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c70
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77631001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77632501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77634001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77635501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77637001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77637001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77638501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77640001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77641501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c71
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77643001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77644501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77646001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77647501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77649001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77649001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77650501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77652001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77653501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c72
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77655001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77656501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77658001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77659501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77661001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77661001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77662501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77664001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77665501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c73
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77667001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77668501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77670001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77671501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77673001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77673001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77674501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77676001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77677501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c74
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77679001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77680501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77682001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77683501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77685001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77685001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77686501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77688001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c75
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77697001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0c76
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77709001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0c77
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77721001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0c78
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77733001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0c79
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77745001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77749501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0c7a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77751001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77752501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77754001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77755501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77757001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77757001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77758501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77760001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77761501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0c7b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77763001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77764501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77766001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77767501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77769001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77770501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77772001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77773501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0c7c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77775001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77776501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77778001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77779501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77781001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77782501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 77784001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 77793001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77985001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 77994001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 77997001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78001501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c7e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78003001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78004501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78006001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78007501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78009001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78009001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78010501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78012001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78013501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c7f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78015001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78016501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78018001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78019501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78021001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78021001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78022501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78024001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78025501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c80
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78027001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78028501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78030001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78031501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78033001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78033001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78034501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78036001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78037501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c81
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78039001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78040501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78042001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78043501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78045001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78045001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78046501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78048001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c82
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78057001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c83
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78069001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c84
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78081001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c85
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78093001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78097501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c86
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78099001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78100501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78102001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78103501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78105001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78105001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78106501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78108001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78109501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0c87
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78111001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78112501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78114001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78115501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78117001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78117001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78118501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78120001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78121501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0c88
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78123001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78124501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78126001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78127501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78129001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78129001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78130501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78132001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78133501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0c89
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78135001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78136501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78138001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78139501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78141001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78141001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78142501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78144001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78145501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0c8a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78147001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78148501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78150001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78151501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78153001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78153001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78154501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78156001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78157501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0c8b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78159001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78160501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78162001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78163501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78165001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78165001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78166501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78168001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78169501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0c8c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78171001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78172501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78174001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78175501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78177001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78178501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78180001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78181501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0c8d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78183001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78184501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78186001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78187501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78189001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78190501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78192001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 78201001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78393001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 78402001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78405001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78409501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c8f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78411001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78412501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78414001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78415501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78417001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78417001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78418501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78420001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78421501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c90
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78423001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78424501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78426001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78427501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78429001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78429001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78430501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78432001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78433501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c91
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78435001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78436501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78438001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78439501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78441001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78441001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78442501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78444001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78445501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c92
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78447001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78448501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78450001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78451501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78453001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78453001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78454501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78456001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78457501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c93
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78459001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78460501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78462001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78463501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78465001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78465001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78466501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78468001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78469501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c94
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78471001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78472501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78474001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78475501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78477001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78477001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78478501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78480001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78481501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c95
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78483001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78484501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78486001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78487501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78489001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78489001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78490501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78492001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78493501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c96
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78495001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78496501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78498001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78499501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78501001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78501001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78502501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78504001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78505501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c97
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78507001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78508501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78510001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78511501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78513001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78513001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78514501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78516001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78517501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0c98
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78519001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78520501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78522001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78523501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78525001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78525001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78526501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78528001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78529501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0c99
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78531001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78532501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78534001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78535501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78537001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78537001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78538501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78540001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0c9a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78549001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0c9b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78561001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0c9c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78573001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0c9d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0c9e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 78609001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78612001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78624001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78628501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0c8f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78630001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78631501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78633001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78634501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78636001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78636001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78637501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78639001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78640501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0c90
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78642001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78643501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78645001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78646501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78648001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78648001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78649501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78651001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78652501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0c91
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78654001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78655501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78657001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78658501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78660001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78660001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78661501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78663001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78664501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0c92
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78666001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78667501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78669001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78670501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78672001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78672001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78673501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78675001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78676501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0c93
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78678001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78679501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78681001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78682501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78684001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78684001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78685501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78687001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78688501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0c94
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78690001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78691501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78693001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78694501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78696001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78696001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78697501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78699001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78700501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0c95
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78702001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78703501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78705001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78706501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78708001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78708001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78709501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78711001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78712501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0c96
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78714001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78715501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78717001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78718501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78720001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78720001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78721501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78723001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78724501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0c97
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78726001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78727501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78729001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78730501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78732001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78732001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78733501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78735001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78736501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0c98
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78738001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78739501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78741001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78742501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78744001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78744001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78745501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78747001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78748501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0c99
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78750001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78751501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78753001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78754501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78756001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78756001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78757501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78759001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78760501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0c9a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78762001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=00000000000000000000000000000ca1 and recieved data= 00000000000000000000000000000c8f @ 78763500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78763501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78765001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78766501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78768001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78768001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78769501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78771001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78772501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 0c9b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78774001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78775501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78777001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78778501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78780001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78780001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78781501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78783001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78784501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 0c9c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78786001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# ERROR: Expected data=00000000000000000000000000000ca1 and recieved data= 00000000000000000000000000000c8f @ 78787500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78787501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78789001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78790501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78792001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78792001.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78793501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78795001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78796501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 0c9d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78798001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78799501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78801001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78802501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78804001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78805501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78807001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78808501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 0c9e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78810001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# ERROR: Expected data=00000000000000000000000000000cae and recieved data= 00000000000000000000000000000c90 @ 78811500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78811501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78813001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78814501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78816001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78817501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78819001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# ERROR: Expected data=00000000000000000000000000000caf and recieved data= 00000000000000000000000000000c91 @ 78835500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78843001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 78852001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78855001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# ERROR: Expected data=00000000000000000000000000000cb0 and recieved data= 00000000000000000000000000000c92 @ 78859500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78859501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ca3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78861001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78862501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78864001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78865501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78867001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78867001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78868501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78870001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78871501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0ca4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78873001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78874501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78876001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78877501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78879001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78879001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78880501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78882001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# ERROR: Expected data=00000000000000000000000000000cb1 and recieved data= 00000000000000000000000000000c93 @ 78883500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78883501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ca5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78885001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78886501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78888001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78891001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0ca6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78903001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# ERROR: Expected data=00000000000000000000000000000cb2 and recieved data= 00000000000000000000000000000c94 @ 78907500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ca7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0ca8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 78930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# ERROR: Expected data=00000000000000000000000000000cb3 and recieved data= 00000000000000000000000000000c95 @ 78931500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 78939001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000cb4 and recieved data= 00000000000000000000000000000c96 @ 78955500.0 ps
# ERROR: Expected data=00000000000000000000000000000cb5 and recieved data= 00000000000000000000000000000c97 @ 78979500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 78993001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 79002001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000cb6 and recieved data= 00000000000000000000000000000c98 @ 79003500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79005001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79009501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cab
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79011001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79012501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79014001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79015501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79017001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79017001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79018501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79020001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79021501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cac
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79023001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79024501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79026001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000cb7 and recieved data= 00000000000000000000000000000c99 @ 79027500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79027501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79029001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79029001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79030501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79032001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79033501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cad
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79035001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79036501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79038001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79039501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79041001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79041001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79042501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79044001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79045501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cae
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79047001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79048501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79050001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000cb8 and recieved data= 00000000000000000000000000000c9a @ 79051500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79051501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79053001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79053001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79054501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79056001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79057501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0caf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79059001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79060501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79062001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79063501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79065001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79065001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79066501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79068001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79069501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cb0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79071001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79072501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79074001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000cb9 and recieved data= 00000000000000000000000000000c9b @ 79075500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79075501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79077001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79077001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79078501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79080001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79081501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0cb1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79083001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79084501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79086001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79087501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79089001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79089001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79090501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79092001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79093501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0cb2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79095001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79096501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79098001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=00000000000000000000000000000cba and recieved data= 00000000000000000000000000000c9c @ 79099500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79099501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79101001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79101001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79102501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79104001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79105501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0cb3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79107001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79108501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79110001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79111501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79113001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79113001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79114501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79116001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79117501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0cb4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79119001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79120501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79122001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=00000000000000000000000000000cbb and recieved data= 00000000000000000000000000000c9d @ 79123500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79123501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79125001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79125001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79126501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79128001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79129501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0cb5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79131001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79132501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79134001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79135501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79137001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79138501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79140001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79141501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0cb6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79143001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79144501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79146001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79147501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79149001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79150501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79152001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 79161001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79233001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 79242001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79245001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79249501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cb9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79251001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79252501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79254001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79255501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79257001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79257001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79258501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79260001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79261501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cba
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79263001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79264501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79266001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79267501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79269001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79269001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79270501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79272001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cbb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79281001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cbc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79293001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0cbd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79305001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cbe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79317001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0cbf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0cc0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 79353001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79641001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 79650001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79653001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79657501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cc3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79659001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79660501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79662001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79663501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79665001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79665001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79666501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79668001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79669501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cc4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79671001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79672501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79674001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79675501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79677001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79677001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79678501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79680001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79681501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cc5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79683001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79684501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79686001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79687501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79689001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79689001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79690501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79692001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79693501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cc6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79695001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79696501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79698001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79699501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79701001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79701001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79702501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79704001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79705501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0cc7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79707001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79708501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79710001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79711501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79713001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79713001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79714501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79716001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79717501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cc8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79719001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79720501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79722001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79723501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79725001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79725001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79726501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79728001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79729501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0cc9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79731001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79732501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79734001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79735501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79737001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79737001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79740001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79741501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0cca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79743001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79744501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79746001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79747501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79749001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79749001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79750501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79752001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79753501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0ccb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79755001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79756501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79758001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79759501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79761001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79761001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79762501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79764001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79765501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0ccc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79767001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79768501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79770001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79771501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79773001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79773001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79774501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79776001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79777501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0ccd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79779001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79780501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79782001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79783501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79785001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79785001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79786501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79788001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79789501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0cce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79791001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79792501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79794001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79795501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79797001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79797001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79798501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79800001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79801501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0ccf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79803001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79804501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79806001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79807501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79809001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79809001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79810501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79812001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79813501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0cd0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79815001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79816501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79818001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79819501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79821001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79821001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79822501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79824001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79825501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0cd1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79827001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79828501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79830001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79831501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79833001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79834501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79836001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79837501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0cd2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79839001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79840501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79842001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79843501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79845001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79846501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79848001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 79857001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79860001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79872001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79876501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cc3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79878001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79879501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79881001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79882501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79884001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79884001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79885501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79887001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79888501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cc4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79890001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79891501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79893001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79894501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79896001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79896001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79897501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79899001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79900501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cc5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79902001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79903501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79905001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79906501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79908001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79908001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79909501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79911001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79912501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cc6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79914001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79915501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79917001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79918501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79920001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79920001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79921501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79923001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79924501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0cc7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79926001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79927501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79929001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79930501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79932001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79932001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79933501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79935001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79936501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cc8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79938001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79939501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79941001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79942501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79944001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79944001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79945501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79947001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79948501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0cc9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79950001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79951501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79953001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79954501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79956001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79956001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79957501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79959001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79960501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0cca
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79962001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79963501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79965001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79966501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79968001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79968001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79969501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79971001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79972501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0ccb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79974001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79975501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79977001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79978501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79980001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79980001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79981501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79983001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79984501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0ccc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79986001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79987501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79989001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79990501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79992001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 79992001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79993501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79995001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79996501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0ccd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79998001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 79999501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80001001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80002501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80004001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80004001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80005501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80007001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80008501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0cce
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80010001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# ERROR: Expected data=00000000000000000000000000000cd5 and recieved data= 00000000000000000000000000000cc3 @ 80011500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80011501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80013001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80014501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80016001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80016001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80017501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80019001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80020501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 0ccf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80022001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80023501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80025001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80026501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80028001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80028001.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80029501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80031001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80032501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 0cd0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80034001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# ERROR: Expected data=00000000000000000000000000000cd5 and recieved data= 00000000000000000000000000000cc3 @ 80035500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80035501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80037001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80038501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80040001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80040001.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80041501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80043001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80044501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = 0cd1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80046001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80047501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80049001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80050501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80052001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80053501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80055001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80056501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = 0cd2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80058001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# ERROR: Expected data=00000000000000000000000000000ce2 and recieved data= 00000000000000000000000000000cc4 @ 80059500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80059501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80061001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80062501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80064001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80065501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80067001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# ERROR: Expected data=00000000000000000000000000000ce3 and recieved data= 00000000000000000000000000000cc5 @ 80083500.0 ps
# ERROR: Expected data=00000000000000000000000000000ce4 and recieved data= 00000000000000000000000000000cc6 @ 80107500.0 ps
# ERROR: Expected data=00000000000000000000000000000ce5 and recieved data= 00000000000000000000000000000cc7 @ 80131500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80145001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 80154001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# ERROR: Expected data=00000000000000000000000000000ce6 and recieved data= 00000000000000000000000000000cc8 @ 80155500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80157001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80161501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cd7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80163001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80164501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80166001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80167501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80169001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80169001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80170501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80172001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80173501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cd8
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80175001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80176501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80178001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000ce7 and recieved data= 00000000000000000000000000000cc9 @ 80179500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80179501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80181001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80181001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80182501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80184001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80185501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cd9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80187001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80188501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80190001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80191501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80193001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80193001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80194501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80196001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80197501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cda
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80199001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80200501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80202001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000ce8 and recieved data= 00000000000000000000000000000cca @ 80203500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80203501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80205001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80205001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80206501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80208001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80209501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0cdb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80211001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80212501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80214001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80215501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80217001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80217001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80218501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80220001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80221501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cdc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80223001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80224501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80226001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# ERROR: Expected data=00000000000000000000000000000ce9 and recieved data= 00000000000000000000000000000ccb @ 80227500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80227501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80229001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80229001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80230501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80232001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80233501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0cdd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80235001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80236501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80238001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80239501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80241001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80241001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80242501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80244001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80245501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0cde
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80247001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80248501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80250001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# ERROR: Expected data=00000000000000000000000000000cea and recieved data= 00000000000000000000000000000ccc @ 80251500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80251501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80253001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80253001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80254501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80256001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80257501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0cdf
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80259001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80260501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80262001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80263501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80265001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80265001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80266501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80268001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80269501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0ce0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80271001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80272501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80274001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# ERROR: Expected data=00000000000000000000000000000ceb and recieved data= 00000000000000000000000000000ccd @ 80275500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80275501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80277001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80277001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80278501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80280001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80281501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0ce1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80283001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80284501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80286001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80287501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80289001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80289001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80290501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80292001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80293501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0ce2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80295001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80296501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80298001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# ERROR: Expected data=00000000000000000000000000000cec and recieved data= 00000000000000000000000000000cce @ 80299500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80299501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80301001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80301001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80302501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80304001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80305501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0ce3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80307001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80308501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80310001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80311501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80313001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80313001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80314501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80316001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80317501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0ce4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80319001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80320501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80322001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# ERROR: Expected data=00000000000000000000000000000ced and recieved data= 00000000000000000000000000000ccf @ 80323500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80323501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80325001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80325001.0 ps INFO: Write     bank 0 col 278, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80326501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80328001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80329501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0ce5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80331001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80332501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80334001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80335501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80337001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80338501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80340001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80341501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0ce6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80343001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80344501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80346001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
# ERROR: Expected data=00000000000000000000000000000cee and recieved data= 00000000000000000000000000000cd0 @ 80347500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80347501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80349001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80350501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80352001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 80361001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# ERROR: Expected data=00000000000000000000000000000cef and recieved data= 00000000000000000000000000000cd1 @ 80371500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80553001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 80562001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80565001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80569501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0ce9
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80571001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80572501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80574001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80575501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80577001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80577001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80578501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80580001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80581501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cea
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80583001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80584501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80586001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80587501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80589001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80589001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80590501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80592001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80593501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0ceb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80595001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80596501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80598001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80599501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80601001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80601001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80602501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80604001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80605501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cec
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80607001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80608501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80610001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80611501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80613001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80613001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80614501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80616001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80617501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0ced
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80619001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80620501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80622001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80623501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80625001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80625001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80626501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80628001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80629501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cee
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80631001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80632501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80634001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80635501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80637001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80637001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80638501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80640001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80641501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0cef
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80643001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80644501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80646001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80647501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80649001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80649001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80650501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80652001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80653501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0cf0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80655001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80656501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80658001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80659501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80661001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80661001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80662501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80664001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80665501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0cf1
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80667001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80668501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80670001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80671501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80673001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80673001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80674501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80676001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80677501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0cf2
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80679001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80680501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80682001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80683501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80685001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80685001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80686501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80688001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80689501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0cf3
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80691001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80692501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80694001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80695501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80697001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80697001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80698501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80700001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80701501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0cf4
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80703001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80704501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80706001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80707501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80709001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80709001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80710501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80712001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80713501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0cf5
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80715001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80716501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80718001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80719501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80721001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80721001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80722501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80724001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80725501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0cf6
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80727001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80728501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80730001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80731501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80733001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80734501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80737501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0cf7
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80739001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80740501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80742001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80743501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80745001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80746501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80748001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 80757001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80913001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 80922001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80925001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80929501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cfa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80931001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80932501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80934001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80935501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80937001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80937001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80938501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80940001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80941501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cfb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80943001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80944501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80946001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80947501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80949001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80949001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80950501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80952001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80953501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cfc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80955001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80956501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80958001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80959501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80961001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80961001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80962501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80964001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80965501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cfd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80967001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80968501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80970001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80971501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80973001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80973001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80974501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80976001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80977501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0cfe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80979001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80980501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80982001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80983501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80985001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80985001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80986501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80988001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80989501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80991001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80992501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80994001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80995501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80997001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 80997001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 80998501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81000001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81001501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0d00
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81003001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81004501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81006001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81007501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81009001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81009001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81010501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81012001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81013501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0d01
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81015001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81016501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81018001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81019501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81021001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81021001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81022501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81024001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81025501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0d02
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81027001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81028501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81030001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81031501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81033001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81033001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81034501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81036001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81037501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0d03
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81039001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81040501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81042001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81043501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81045001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81045001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81046501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81048001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81049501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0d04
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81051001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81052501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81054001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81055501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81057001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81057001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81058501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81060001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81061501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0d05
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81063001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81064501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81066001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81067501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81069001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81069001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81070501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81072001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81073501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0d06
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81075001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81076501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81078001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81079501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81081001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81082501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81084001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81085501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0d07
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81087001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81088501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81090001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81091501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81093001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81094501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81096001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 81105001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81108001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81120001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81124501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0cfa
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81126001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81127501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81129001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81130501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81132001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81132001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81133501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81135001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81136501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0cfb
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81138001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81139501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81141001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81142501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81144001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81144001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81145501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81147001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81148501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0cfc
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81150001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81151501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81153001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81154501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81156001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81156001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81157501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81159001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81160501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0cfd
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81162001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81163501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81165001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81166501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81168001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81169501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81171001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81172501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0cfe
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81174001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81175501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81177001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81177001.0 ps INFO: Precharge All
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81177001.0 ps INFO: Precharge bank   0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81178501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81180001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81181501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81183001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81201001.0 ps INFO: Refresh  
# ERROR: Expected data=00000000000000000000000000000d0a and recieved data= 00000000000000000000000000000cfa @ 81259500.0 ps
# ERROR: Expected data=00000000000000000000000000000d0a and recieved data= 00000000000000000000000000000cfa @ 81283500.0 ps
# ERROR: Expected data=00000000000000000000000000000d16 and recieved data= 00000000000000000000000000000cfb @ 81307500.0 ps
# ERROR: Expected data=00000000000000000000000000000d17 and recieved data= 00000000000000000000000000000cfc @ 81331500.0 ps
# ERROR: Expected data=00000000000000000000000000000d18 and recieved data= 00000000000000000000000000000cfd @ 81355500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81363001.0 ps INFO: Activate  bank 0 row 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81378001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81390001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81394501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0cff
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81396001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81397501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81399001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81400501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81402001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81402001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81403501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81405001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81406501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0d00
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81408001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81409501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81411001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81412501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81414001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81414001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81415501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81417001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81418501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0d01
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81420001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81421501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81423001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81424501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81426001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81426001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81427501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81429001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81430501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0d02
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81432001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81433501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81435001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81436501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81438001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81438001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81439501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81441001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81442501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0d03
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81444001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81445501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81447001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81448501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81450001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81450001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81451501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81453001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81454501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0d04
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81456001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81457501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81459001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81460501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81462001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81462001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81463501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81465001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81466501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0d05
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81468001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81469501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81471001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81472501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81474001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81474001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81475501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81477001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81478501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = 0d06
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81480001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81481501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81483001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81484501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81486001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81487501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81489001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81490501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = 0d07
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81492001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81493501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81495001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81496501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81498001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81499501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81501001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81525001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 81534001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81537001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81541501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d0c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81543001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81544501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81546001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# ERROR: Expected data=00000000000000000000000000000d1a and recieved data= 00000000000000000000000000000cff @ 81547500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81547501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81549001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81549001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81550501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81552001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81553501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d0d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81555001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81556501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81558001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81559501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81561001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81561001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81562501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81564001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81565501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0d0e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81567001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81568501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81570001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# ERROR: Expected data=00000000000000000000000000000d1a and recieved data= 00000000000000000000000000000cff @ 81571500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81571501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81573001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81573001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81574501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81576001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81577501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0d0f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81579001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81580501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81582001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81583501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81585001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81585001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81586501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81588001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81589501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0d10
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81591001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81592501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81594001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# ERROR: Expected data=00000000000000000000000000000d22 and recieved data= 00000000000000000000000000000d00 @ 81595500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81595501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81597001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81597001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81598501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81600001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81601501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d13
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81603001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81604501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81606001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81607501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81609001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81609001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81610501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81612001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81613501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d14
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81615001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81616501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81618001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000d23 and recieved data= 00000000000000000000000000000d01 @ 81619500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81619501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81621001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81621001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81622501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81624001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81625501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0d15
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81627001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81628501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81630001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81631501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81633001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81633001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81634501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81636001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81637501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0d16
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81639001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81640501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81642001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000d24 and recieved data= 00000000000000000000000000000d02 @ 81643500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81643501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81645001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81645001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81646501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81648001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81649501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0d17
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81651001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81652501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81654001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81655501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81657001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81657001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81658501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81660001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81661501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d1a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81663001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81664501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81666001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# ERROR: Expected data=00000000000000000000000000000d25 and recieved data= 00000000000000000000000000000d03 @ 81667500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81667501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81669001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81669001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81670501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81672001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81673501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d1d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81675001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81676501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81678001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81679501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81681001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81681001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81682501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81684001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81685501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d1e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81687001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81688501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81690001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000d26 and recieved data= 00000000000000000000000000000d04 @ 81691500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81691501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81693001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81693001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81694501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81696001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81697501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d21
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81699001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81700501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81702001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81703501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81705001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81705001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81706501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81708001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81709501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d22
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81711001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81712501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81714001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# ERROR: Expected data=00000000000000000000000000000d27 and recieved data= 00000000000000000000000000000d05 @ 81715500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81715501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81717001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81717001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81718501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81720001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81721501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0d23
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81723001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81724501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81726001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81727501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81729001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81730501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81732001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81733501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0d24
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81735001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81736501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81738001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# ERROR: Expected data=00000000000000000000000000000d28 and recieved data= 00000000000000000000000000000d06 @ 81739500.0 ps
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81739501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81741001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81742501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81744001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 81753001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81873001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 81882001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81885001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81889501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d27
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81891001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81892501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81894001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81895501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81897001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81897001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81898501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81900001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81901501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d28
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81903001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81904501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81906001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81907501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81909001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81909001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81910501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81912001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81913501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0d29
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81915001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81916501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81918001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81919501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81921001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81921001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81922501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81924001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81925501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0d2a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81927001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81928501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81930001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81931501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81933001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81933001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81934501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81936001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81937501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0d2b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81939001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81940501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81942001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81943501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81945001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81945001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81946501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81948001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81949501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0d2c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81951001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81952501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81954001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81955501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81957001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 81957001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81958501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81960001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81961501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0d2d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81963001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81964501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81966001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81967501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81969001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81970501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81972001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81973501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0d2e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81975001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81976501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81978001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81979501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81981001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81982501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 81984001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 81993001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82257001.0 ps INFO: Write     bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 82266001.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82269001.0 ps INFO: Write     bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82273501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d31
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82275001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82276501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82278001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82279501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82281001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82281001.0 ps INFO: Write     bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82282501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82284001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82285501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d32
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82287001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82288501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82290001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82291501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82293001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82293001.0 ps INFO: Write     bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82294501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82296001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82297501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0d33
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82299001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82300501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82302001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82303501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82305001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82305001.0 ps INFO: Write     bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82306501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82308001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82309501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0d34
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82311001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82312501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82314001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82315501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82317001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82317001.0 ps INFO: Write     bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82318501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82320001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82321501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0d35
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82323001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82324501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82326001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82327501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82329001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82329001.0 ps INFO: Write     bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82330501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82332001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82333501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0d36
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82335001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82336501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82338001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82339501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82341001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82341001.0 ps INFO: Write     bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82342501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82344001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82345501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0d37
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82347001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82348501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82350001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82351501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82353001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82353001.0 ps INFO: Write     bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82354501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82356001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82357501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0d38
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82359001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82360501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82362001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82363501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82365001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82365001.0 ps INFO: Write     bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82366501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82368001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82369501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0d39
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82371001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82372501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82374001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82375501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82377001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82377001.0 ps INFO: Write     bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82378501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82380001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82381501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0d3a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82383001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82384501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82386001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82387501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82389001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82389001.0 ps INFO: Write     bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82390501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82392001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82393501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0d3b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82395001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82396501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82398001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82399501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82401001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82401001.0 ps INFO: Write     bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82402501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82404001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82405501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0d3c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82407001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82408501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82410001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82411501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82413001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82413001.0 ps INFO: Write     bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82414501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82416001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82417501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0d3d
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82419001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82420501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82422001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82423501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82425001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82425001.0 ps INFO: Write     bank 0 col 270, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82426501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82428001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82429501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0d3e
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82431001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82432501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82434001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82435501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82437001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82438501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82440001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82441501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0d3f
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82443001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82444501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82446001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82447501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82449001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82450501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82452001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.main: at time 82461001.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82464001.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82476001.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82480501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0d31
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82482001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82483501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82485001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82486501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82488001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82488001.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82489501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82491001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82492501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0d32
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82494001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82495501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82497001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82498501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82500001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82500001.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82501501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82503001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82504501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0d33
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82506001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82507501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82509001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82510501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82512001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82512001.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82513501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82515001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82516501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0d34
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82518001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82519501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82521001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82522501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82524001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82524001.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82525501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82527001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82528501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0d35
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82530001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82531501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82533001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82534501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82536001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82536001.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82537501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82539001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82540501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0d36
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82542001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82543501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82545001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82546501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82548001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82548001.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82549501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82551001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82552501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0d37
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82554001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82555501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82557001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82558501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82560001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82560001.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82561501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82563001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82564501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0d38
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82566001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82567501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82569001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82570501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82572001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82572001.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82573501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82575001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82576501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = 0d39
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82578001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82579501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82581001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82582501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82584001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82584001.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82585501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82587001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82588501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = 0d3a
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82590001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82591501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82593001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82594501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82596001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82596001.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82597501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82599001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82600501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = 0d3b
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82602001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82603501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82605001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82606501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82608001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82608001.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82609501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82611001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82612501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = 0d3c
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82614001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82615501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82617001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82618501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82620001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.cmd_task: at time 82620001.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82621501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = 0000
# sim_tb_top.MEM_INST1.u_mem_c1.data_task: at time 82623001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
# TEST FAILED: DATA ERROR
# ** Note: $finish    : sim_tb_top.v(286)
#    Time: 82623500 ps  Iteration: 0  Instance: /sim_tb_top
