digraph "CFG for 'fraccompare' function" {
	label="CFG for 'fraccompare' function";

	Node0x15cabe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i8, align 1\l  store i8* %0, i8** %5, align 8, !tbaa !916\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !906, metadata\l... !DIExpression()), !dbg !920\l  store i8* %1, i8** %6, align 8, !tbaa !916\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !907, metadata\l... !DIExpression()), !dbg !921\l  store i8 %2, i8* %7, align 1, !tbaa !922\l  call void @llvm.dbg.declare(metadata i8* %7, metadata !908, metadata\l... !DIExpression()), !dbg !923\l  %8 = load i8*, i8** %5, align 8, !dbg !924, !tbaa !916\l  %9 = load i8, i8* %8, align 1, !dbg !925, !tbaa !922\l  %10 = sext i8 %9 to i32, !dbg !925\l  %11 = load i8, i8* %7, align 1, !dbg !926, !tbaa !922\l  %12 = sext i8 %11 to i32, !dbg !926\l  %13 = icmp eq i32 %10, %12, !dbg !927\l  br i1 %13, label %14, label %75, !dbg !928\l|{<s0>T|<s1>F}}"];
	Node0x15cabe0:s0 -> Node0x15ae5f0;
	Node0x15cabe0:s1 -> Node0x15cad70;
	Node0x15ae5f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%14:\l14:                                               \l  %15 = load i8*, i8** %6, align 8, !dbg !929, !tbaa !916\l  %16 = load i8, i8* %15, align 1, !dbg !930, !tbaa !922\l  %17 = sext i8 %16 to i32, !dbg !930\l  %18 = load i8, i8* %7, align 1, !dbg !931, !tbaa !922\l  %19 = sext i8 %18 to i32, !dbg !931\l  %20 = icmp eq i32 %17, %19, !dbg !932\l  br i1 %20, label %21, label %75, !dbg !933\l|{<s0>T|<s1>F}}"];
	Node0x15ae5f0:s0 -> Node0x15ae640;
	Node0x15ae5f0:s1 -> Node0x15cad70;
	Node0x15ae640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  br label %22, !dbg !934\l}"];
	Node0x15ae640 -> Node0x15ae690;
	Node0x15ae690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%22:\l22:                                               \l  %23 = load i8*, i8** %5, align 8, !dbg !936, !tbaa !916\l  %24 = getelementptr inbounds i8, i8* %23, i32 1, !dbg !936\l  store i8* %24, i8** %5, align 8, !dbg !936, !tbaa !916\l  %25 = load i8, i8* %24, align 1, !dbg !937, !tbaa !922\l  %26 = sext i8 %25 to i32, !dbg !937\l  %27 = load i8*, i8** %6, align 8, !dbg !938, !tbaa !916\l  %28 = getelementptr inbounds i8, i8* %27, i32 1, !dbg !938\l  store i8* %28, i8** %6, align 8, !dbg !938, !tbaa !916\l  %29 = load i8, i8* %28, align 1, !dbg !939, !tbaa !922\l  %30 = sext i8 %29 to i32, !dbg !939\l  %31 = icmp eq i32 %26, %30, !dbg !940\l  br i1 %31, label %32, label %40, !dbg !934\l|{<s0>T|<s1>F}}"];
	Node0x15ae690:s0 -> Node0x15ae6e0;
	Node0x15ae690:s1 -> Node0x15ae7d0;
	Node0x15ae6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%32:\l32:                                               \l  %33 = load i8*, i8** %5, align 8, !dbg !941, !tbaa !916\l  %34 = load i8, i8* %33, align 1, !dbg !941, !tbaa !922\l  %35 = sext i8 %34 to i32, !dbg !941\l  %36 = sub i32 %35, 48, !dbg !941\l  %37 = icmp ule i32 %36, 9, !dbg !941\l  br i1 %37, label %39, label %38, !dbg !943\l|{<s0>T|<s1>F}}"];
	Node0x15ae6e0:s0 -> Node0x15ae780;
	Node0x15ae6e0:s1 -> Node0x15ae730;
	Node0x15ae730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%38:\l38:                                               \l  store i32 0, i32* %4, align 4, !dbg !944\l  br label %129, !dbg !944\l}"];
	Node0x15ae730 -> Node0x15cb220;
	Node0x15ae780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%39:\l39:                                               \l  br label %22, !dbg !934, !llvm.loop !945\l}"];
	Node0x15ae780 -> Node0x15ae690;
	Node0x15ae7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%40:\l40:                                               \l  %41 = load i8*, i8** %5, align 8, !dbg !949, !tbaa !916\l  %42 = load i8, i8* %41, align 1, !dbg !949, !tbaa !922\l  %43 = sext i8 %42 to i32, !dbg !949\l  %44 = sub i32 %43, 48, !dbg !949\l  %45 = icmp ule i32 %44, 9, !dbg !949\l  br i1 %45, label %46, label %60, !dbg !951\l|{<s0>T|<s1>F}}"];
	Node0x15ae7d0:s0 -> Node0x15ae820;
	Node0x15ae7d0:s1 -> Node0x15ae8c0;
	Node0x15ae820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%46:\l46:                                               \l  %47 = load i8*, i8** %6, align 8, !dbg !952, !tbaa !916\l  %48 = load i8, i8* %47, align 1, !dbg !952, !tbaa !922\l  %49 = sext i8 %48 to i32, !dbg !952\l  %50 = sub i32 %49, 48, !dbg !952\l  %51 = icmp ule i32 %50, 9, !dbg !952\l  br i1 %51, label %52, label %60, !dbg !953\l|{<s0>T|<s1>F}}"];
	Node0x15ae820:s0 -> Node0x15ae870;
	Node0x15ae820:s1 -> Node0x15ae8c0;
	Node0x15ae870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%52:\l52:                                               \l  %53 = load i8*, i8** %5, align 8, !dbg !954, !tbaa !916\l  %54 = load i8, i8* %53, align 1, !dbg !955, !tbaa !922\l  %55 = sext i8 %54 to i32, !dbg !955\l  %56 = load i8*, i8** %6, align 8, !dbg !956, !tbaa !916\l  %57 = load i8, i8* %56, align 1, !dbg !957, !tbaa !922\l  %58 = sext i8 %57 to i32, !dbg !957\l  %59 = sub nsw i32 %55, %58, !dbg !958\l  store i32 %59, i32* %4, align 4, !dbg !959\l  br label %129, !dbg !959\l}"];
	Node0x15ae870 -> Node0x15cb220;
	Node0x15ae8c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%60:\l60:                                               \l  %61 = load i8*, i8** %5, align 8, !dbg !960, !tbaa !916\l  %62 = load i8, i8* %61, align 1, !dbg !960, !tbaa !922\l  %63 = sext i8 %62 to i32, !dbg !960\l  %64 = sub i32 %63, 48, !dbg !960\l  %65 = icmp ule i32 %64, 9, !dbg !960\l  br i1 %65, label %66, label %67, !dbg !962\l|{<s0>T|<s1>F}}"];
	Node0x15ae8c0:s0 -> Node0x15cac30;
	Node0x15ae8c0:s1 -> Node0x15cac80;
	Node0x15cac30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%66:\l66:                                               \l  br label %84, !dbg !963\l}"];
	Node0x15cac30 -> Node0x15cae10;
	Node0x15cac80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%67:\l67:                                               \l  %68 = load i8*, i8** %6, align 8, !dbg !964, !tbaa !916\l  %69 = load i8, i8* %68, align 1, !dbg !964, !tbaa !922\l  %70 = sext i8 %69 to i32, !dbg !964\l  %71 = sub i32 %70, 48, !dbg !964\l  %72 = icmp ule i32 %71, 9, !dbg !964\l  br i1 %72, label %73, label %74, !dbg !966\l|{<s0>T|<s1>F}}"];
	Node0x15cac80:s0 -> Node0x15cacd0;
	Node0x15cac80:s1 -> Node0x15cad20;
	Node0x15cacd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%73:\l73:                                               \l  br label %109, !dbg !967\l}"];
	Node0x15cacd0 -> Node0x15caff0;
	Node0x15cad20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%74:\l74:                                               \l  store i32 0, i32* %4, align 4, !dbg !968\l  br label %129, !dbg !968\l}"];
	Node0x15cad20 -> Node0x15cb220;
	Node0x15cad70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%75:\l75:                                               \l  %76 = load i8*, i8** %5, align 8, !dbg !969, !tbaa !916\l  %77 = getelementptr inbounds i8, i8* %76, i32 1, !dbg !969\l  store i8* %77, i8** %5, align 8, !dbg !969, !tbaa !916\l  %78 = load i8, i8* %76, align 1, !dbg !970, !tbaa !922\l  %79 = sext i8 %78 to i32, !dbg !970\l  %80 = load i8, i8* %7, align 1, !dbg !971, !tbaa !922\l  %81 = sext i8 %80 to i32, !dbg !971\l  %82 = icmp eq i32 %79, %81, !dbg !972\l  br i1 %82, label %83, label %100, !dbg !973\l|{<s0>T|<s1>F}}"];
	Node0x15cad70:s0 -> Node0x15cadc0;
	Node0x15cad70:s1 -> Node0x15caf50;
	Node0x15cadc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%83:\l83:                                               \l  br label %84, !dbg !974\l}"];
	Node0x15cadc0 -> Node0x15cae10;
	Node0x15cae10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%84:\l84:                                               \l  call void @llvm.dbg.label(metadata !909), !dbg !975\l  br label %85, !dbg !976\l}"];
	Node0x15cae10 -> Node0x15cae60;
	Node0x15cae60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  %86 = load i8*, i8** %5, align 8, !dbg !977, !tbaa !916\l  %87 = load i8, i8* %86, align 1, !dbg !978, !tbaa !922\l  %88 = sext i8 %87 to i32, !dbg !978\l  %89 = icmp eq i32 %88, 48, !dbg !979\l  br i1 %89, label %90, label %93, !dbg !976\l|{<s0>T|<s1>F}}"];
	Node0x15cae60:s0 -> Node0x15caeb0;
	Node0x15cae60:s1 -> Node0x15caf00;
	Node0x15caeb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%90:\l90:                                               \l  %91 = load i8*, i8** %5, align 8, !dbg !980, !tbaa !916\l  %92 = getelementptr inbounds i8, i8* %91, i32 1, !dbg !980\l  store i8* %92, i8** %5, align 8, !dbg !980, !tbaa !916\l  br label %85, !dbg !976, !llvm.loop !981\l}"];
	Node0x15caeb0 -> Node0x15cae60;
	Node0x15caf00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%93:\l93:                                               \l  %94 = load i8*, i8** %5, align 8, !dbg !982, !tbaa !916\l  %95 = load i8, i8* %94, align 1, !dbg !982, !tbaa !922\l  %96 = sext i8 %95 to i32, !dbg !982\l  %97 = sub i32 %96, 48, !dbg !982\l  %98 = icmp ule i32 %97, 9, !dbg !982\l  %99 = zext i1 %98 to i32, !dbg !982\l  store i32 %99, i32* %4, align 4, !dbg !983\l  br label %129, !dbg !983\l}"];
	Node0x15caf00 -> Node0x15cb220;
	Node0x15caf50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%100:\l100:                                              \l  %101 = load i8*, i8** %6, align 8, !dbg !984, !tbaa !916\l  %102 = getelementptr inbounds i8, i8* %101, i32 1, !dbg !984\l  store i8* %102, i8** %6, align 8, !dbg !984, !tbaa !916\l  %103 = load i8, i8* %101, align 1, !dbg !985, !tbaa !922\l  %104 = sext i8 %103 to i32, !dbg !985\l  %105 = load i8, i8* %7, align 1, !dbg !986, !tbaa !922\l  %106 = sext i8 %105 to i32, !dbg !986\l  %107 = icmp eq i32 %104, %106, !dbg !987\l  br i1 %107, label %108, label %126, !dbg !988\l|{<s0>T|<s1>F}}"];
	Node0x15caf50:s0 -> Node0x15cafa0;
	Node0x15caf50:s1 -> Node0x15cb130;
	Node0x15cafa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%108:\l108:                                              \l  br label %109, !dbg !989\l}"];
	Node0x15cafa0 -> Node0x15caff0;
	Node0x15caff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%109:\l109:                                              \l  call void @llvm.dbg.label(metadata !913), !dbg !990\l  br label %110, !dbg !991\l}"];
	Node0x15caff0 -> Node0x15cb040;
	Node0x15cb040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%110:\l110:                                              \l  %111 = load i8*, i8** %6, align 8, !dbg !992, !tbaa !916\l  %112 = load i8, i8* %111, align 1, !dbg !993, !tbaa !922\l  %113 = sext i8 %112 to i32, !dbg !993\l  %114 = icmp eq i32 %113, 48, !dbg !994\l  br i1 %114, label %115, label %118, !dbg !991\l|{<s0>T|<s1>F}}"];
	Node0x15cb040:s0 -> Node0x15cb090;
	Node0x15cb040:s1 -> Node0x15cb0e0;
	Node0x15cb090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%115:\l115:                                              \l  %116 = load i8*, i8** %6, align 8, !dbg !995, !tbaa !916\l  %117 = getelementptr inbounds i8, i8* %116, i32 1, !dbg !995\l  store i8* %117, i8** %6, align 8, !dbg !995, !tbaa !916\l  br label %110, !dbg !991, !llvm.loop !996\l}"];
	Node0x15cb090 -> Node0x15cb040;
	Node0x15cb0e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%118:\l118:                                              \l  %119 = load i8*, i8** %6, align 8, !dbg !997, !tbaa !916\l  %120 = load i8, i8* %119, align 1, !dbg !997, !tbaa !922\l  %121 = sext i8 %120 to i32, !dbg !997\l  %122 = sub i32 %121, 48, !dbg !997\l  %123 = icmp ule i32 %122, 9, !dbg !997\l  %124 = zext i1 %123 to i32, !dbg !997\l  %125 = sub nsw i32 0, %124, !dbg !998\l  store i32 %125, i32* %4, align 4, !dbg !999\l  br label %129, !dbg !999\l}"];
	Node0x15cb0e0 -> Node0x15cb220;
	Node0x15cb130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%126:\l126:                                              \l  br label %127\l}"];
	Node0x15cb130 -> Node0x15cb180;
	Node0x15cb180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%127:\l127:                                              \l  br label %128\l}"];
	Node0x15cb180 -> Node0x15cb1d0;
	Node0x15cb1d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%128:\l128:                                              \l  store i32 0, i32* %4, align 4, !dbg !1000\l  br label %129, !dbg !1000\l}"];
	Node0x15cb1d0 -> Node0x15cb220;
	Node0x15cb220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%129:\l129:                                              \l  %130 = load i32, i32* %4, align 4, !dbg !1001\l  ret i32 %130, !dbg !1001\l}"];
}
