/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* src = "dut.sv:6.1-94.10" *)
(* top =  1  *)
module fsm_using_function(clock, reset, req_0, req_1, gnt_0, gnt_1);
  (* src = "dut.sv:7.1-7.6" *)
  input clock;
  wire clock;
  (* src = "dut.sv:8.1-8.6" *)
  input reset;
  wire reset;
  (* src = "dut.sv:9.1-9.6" *)
  input req_0;
  wire req_0;
  (* src = "dut.sv:10.1-10.6" *)
  input req_1;
  wire req_1;
  (* src = "dut.sv:11.1-11.6" *)
  output gnt_0;
  wire gnt_0;
  (* src = "dut.sv:12.1-12.6" *)
  output gnt_1;
  wire gnt_1;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire [1:0] next_state;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:26.27-26.32" *)
  wire [2:0] state;
  \$_NOT_  _19_ (
    .A(state[2]),
    .Y(_08_)
  );
  \$_ORNOT_  _20_ (
    .A(state[0]),
    .B(state[1]),
    .Y(_09_)
  );
  \$_ANDNOT_  _21_ (
    .A(_08_),
    .B(_09_),
    .Y(_10_)
  );
  \$_ANDNOT_  _22_ (
    .A(_10_),
    .B(reset),
    .Y(_05_)
  );
  \$_ORNOT_  _23_ (
    .A(state[1]),
    .B(state[0]),
    .Y(_11_)
  );
  \$_ANDNOT_  _24_ (
    .A(_08_),
    .B(_11_),
    .Y(_12_)
  );
  \$_OR_  _25_ (
    .A(_12_),
    .B(reset),
    .Y(_13_)
  );
  \$_OR_  _26_ (
    .A(_13_),
    .B(_05_),
    .Y(_02_)
  );
  \$_OR_  _27_ (
    .A(state[1]),
    .B(state[0]),
    .Y(_14_)
  );
  \$_ANDNOT_  _28_ (
    .A(state[2]),
    .B(_14_),
    .Y(_00_)
  );
  \$_ANDNOT_  _29_ (
    .A(_00_),
    .B(reset),
    .Y(_06_)
  );
  \$_OR_  _30_ (
    .A(_12_),
    .B(_10_),
    .Y(next_state[1])
  );
  \$_NOR_  _31_ (
    .A(next_state[1]),
    .B(_00_),
    .Y(_15_)
  );
  \$_ANDNOT_  _32_ (
    .A(_15_),
    .B(reset),
    .Y(_07_)
  );
  \$_OR_  _33_ (
    .A(_07_),
    .B(_06_),
    .Y(_03_)
  );
  \$_OR_  _34_ (
    .A(_10_),
    .B(reset),
    .Y(_16_)
  );
  \$_OR_  _35_ (
    .A(_16_),
    .B(_12_),
    .Y(_04_)
  );
  \$_OR_  _36_ (
    .A(_06_),
    .B(_05_),
    .Y(_17_)
  );
  \$_OR_  _37_ (
    .A(_17_),
    .B(_13_),
    .Y(_01_)
  );
  \$_MUX_  _38_ (
    .A(_09_),
    .B(_14_),
    .S(state[2]),
    .Y(_18_)
  );
  \$_ANDNOT_  _39_ (
    .A(_18_),
    .B(_12_),
    .Y(next_state[0])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:57.1-64.4" *)
  \$_SDFF_PP0_  \state_reg[2]  /* _40_ */ (
    .C(clock),
    .D(_00_),
    .Q(state[2]),
    .R(_04_)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:57.1-64.4" *)
  \$_SDFF_PP1_  \state_reg[0]  /* _41_ */ (
    .C(clock),
    .D(next_state[0]),
    .Q(state[0]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:57.1-64.4" *)
  \$_SDFF_PP0_  \state_reg[1]  /* _42_ */ (
    .C(clock),
    .D(next_state[1]),
    .Q(state[1]),
    .R(reset)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:66.1-92.4" *)
  \$_SDFFE_PP0P_  gnt_1_reg /* _43_ */ (
    .C(clock),
    .D(_06_),
    .E(_01_),
    .Q(gnt_1),
    .R(_07_)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:66.1-92.4" *)
  \$_SDFFE_PP0P_  gnt_0_reg /* _44_ */ (
    .C(clock),
    .D(_05_),
    .E(_02_),
    .Q(gnt_0),
    .R(_03_)
  );
endmodule
