 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : top
Version: Q-2019.12-SP5-2
Date   : Sun Jun 27 14:34:27 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.07 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.07 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.40 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.40 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.40 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.07 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.07 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.40 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.40 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.40 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.52


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.07 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.07 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.40 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.40 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.40 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.07 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.37 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.98 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.98 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.52 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.85 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.07 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.07 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.37 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.98 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.98 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.37 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.98 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.98 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.37 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.98 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.98 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.53 f
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.37 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.98 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.98 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.98 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.98 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.52 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.85 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.07 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.07 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.98 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.98 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.98 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.98 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.98 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.98 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.53 f
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.98 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.98 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.98 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.98 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.52 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.85 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.07 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.07 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.98 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.98 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.98 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.98 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.98 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.98 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.53 f
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.36 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.72 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.08 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.44 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.79 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.15 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.51 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.87 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.22 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.58 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.98 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.98 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.98 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.98 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.52 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.85 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.07 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.07 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.07 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.07 f
  data arrival time                                                 23.07

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.07
  --------------------------------------------------------------------------
  slack (MET)                                                       14.53


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.06 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.06 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.40 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.40 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.40 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.06 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.06 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.40 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.40 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.40 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.06 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.06 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.40 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.40 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.53 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.40 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.91 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.26 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.62 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.98 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.33 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.69 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.05 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.41 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.76 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.12 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.48 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.84 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.06 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.06 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.54


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.60 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.96 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.03 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.10 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.46 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.60 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.96 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.03 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.10 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.46 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.60 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.96 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.03 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.10 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.46 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.96 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.46 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U2/Multiplicand[0] (MUL_5)                0.00      16.53 f
  UFIRROOT/UFIR/U2/mult_7/a[0] (MUL_5_DW_mult_uns_0)      0.00      16.53 f
  UFIRROOT/UFIR/U2/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U2/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U2/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U2/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U2/mult_7/product[4] (MUL_5_DW_mult_uns_0)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U2/Product[4] (MUL_5)                     0.00      18.40 f
  UFIRROOT/UFIR/U8/Addend1[3] (ADD_5)                     0.00      18.40 f
  UFIRROOT/UFIR/U8/add_8/A[3] (ADD_5_DW01_add_0_DW01_add_53)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U8/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U8/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U8/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U8/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U8/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U8/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U8/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U8/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U8/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U8/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U8/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U8/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U8/add_8/U1_15/Y (XOR3X2)                 0.22      23.06 f
  UFIRROOT/UFIR/U8/add_8/SUM[15] (ADD_5_DW01_add_0_DW01_add_53)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U8/Sum[15] (ADD_5)                        0.00      23.06 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.39      37.61
  data required time                                                37.61
  --------------------------------------------------------------------------
  data required time                                                37.61
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.50 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.83 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.96 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.96 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.96 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.46 r
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.96 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U2/Multiplicand[0] (MUL_5)                0.00      16.53 f
  UFIRROOT/UFIR/U2/mult_7/a[0] (MUL_5_DW_mult_uns_0)      0.00      16.53 f
  UFIRROOT/UFIR/U2/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U2/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U2/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U2/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U2/mult_7/product[4] (MUL_5_DW_mult_uns_0)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U2/Product[4] (MUL_5)                     0.00      18.40 f
  UFIRROOT/UFIR/U8/Addend1[3] (ADD_5)                     0.00      18.40 f
  UFIRROOT/UFIR/U8/add_8/A[3] (ADD_5_DW01_add_0_DW01_add_53)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U8/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U8/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U8/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U8/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U8/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U8/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U8/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U8/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U8/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U8/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U8/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U8/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U8/add_8/U1_15/Y (XOR3X2)                 0.22      23.06 f
  UFIRROOT/UFIR/U8/add_8/SUM[15] (ADD_5_DW01_add_0_DW01_add_53)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U8/Sum[15] (ADD_5)                        0.00      23.06 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.39      37.61
  data required time                                                37.61
  --------------------------------------------------------------------------
  data required time                                                37.61
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.50 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.83 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.96 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.96 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.96 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.46 r
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.96 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.60 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.95 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.03 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.10 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.45 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_2[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[0] (in)                                          0.00      16.00 f
  U11/Y (AND3X2)                                          0.53      16.53 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.53 f
  UFIRROOT/UFIR/U2/Multiplicand[0] (MUL_5)                0.00      16.53 f
  UFIRROOT/UFIR/U2/mult_7/a[0] (MUL_5_DW_mult_uns_0)      0.00      16.53 f
  UFIRROOT/UFIR/U2/mult_7/U126/Y (INVX2)                  0.20      16.73 r
  UFIRROOT/UFIR/U2/mult_7/U161/Y (NOR2X1)                 0.11      16.84 f
  UFIRROOT/UFIR/U2/mult_7/U39/S (CMPR42X1)                1.04      17.88 f
  UFIRROOT/UFIR/U2/mult_7/U12/S (ADDFX2)                  0.53      18.40 f
  UFIRROOT/UFIR/U2/mult_7/product[4] (MUL_5_DW_mult_uns_0)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U2/Product[4] (MUL_5)                     0.00      18.40 f
  UFIRROOT/UFIR/U8/Addend1[3] (ADD_5)                     0.00      18.40 f
  UFIRROOT/UFIR/U8/add_8/A[3] (ADD_5_DW01_add_0_DW01_add_53)
                                                          0.00      18.40 f
  UFIRROOT/UFIR/U8/add_8/U1_3/CO (ADDFX2)                 0.50      18.91 f
  UFIRROOT/UFIR/U8/add_8/U1_4/CO (ADDFX2)                 0.36      19.26 f
  UFIRROOT/UFIR/U8/add_8/U1_5/CO (ADDFX2)                 0.36      19.62 f
  UFIRROOT/UFIR/U8/add_8/U1_6/CO (ADDFX2)                 0.36      19.98 f
  UFIRROOT/UFIR/U8/add_8/U1_7/CO (ADDFX2)                 0.36      20.33 f
  UFIRROOT/UFIR/U8/add_8/U1_8/CO (ADDFX2)                 0.36      20.69 f
  UFIRROOT/UFIR/U8/add_8/U1_9/CO (ADDFX2)                 0.36      21.05 f
  UFIRROOT/UFIR/U8/add_8/U1_10/CO (ADDFX2)                0.36      21.41 f
  UFIRROOT/UFIR/U8/add_8/U1_11/CO (ADDFX2)                0.36      21.76 f
  UFIRROOT/UFIR/U8/add_8/U1_12/CO (ADDFX2)                0.36      22.12 f
  UFIRROOT/UFIR/U8/add_8/U1_13/CO (ADDFX2)                0.36      22.48 f
  UFIRROOT/UFIR/U8/add_8/U1_14/CO (ADDFX2)                0.37      22.84 f
  UFIRROOT/UFIR/U8/add_8/U1_15/Y (XOR3X2)                 0.22      23.06 f
  UFIRROOT/UFIR/U8/add_8/SUM[15] (ADD_5_DW01_add_0_DW01_add_53)
                                                          0.00      23.06 f
  UFIRROOT/UFIR/U8/Sum[15] (ADD_5)                        0.00      23.06 f
  UFIRROOT/UFIR/Reg2_reg[15]/D (DFFHQX1)                  0.00      23.06 f
  data arrival time                                                 23.06

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg2_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.39      37.61
  data required time                                                37.61
  --------------------------------------------------------------------------
  data required time                                                37.61
  data arrival time                                                -23.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.50 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.83 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.96 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.96 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.96 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: data_1[0] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_1[0] (in)                                          0.00      16.00 r
  U11/Y (AND3X2)                                          0.46      16.46 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.46 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.46 r
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.46 r
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.46 r
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.06      17.86 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.42 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.96 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.50 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.60 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.95 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.03 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.10 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.45 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.60 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.95 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.03 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.10 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.45 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.60 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.03 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.10 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.49 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.83 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.96 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.96 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.96 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.51 f
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.96 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.49 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.83 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.96 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.96 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.96 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.51 f
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.96 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U3/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U3/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U3/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U3/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U3/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U3/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U3/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U3/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U3/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U3/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U3/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U3/mult_7/product[14] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U3/Product[14] (MUL_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/Addend1[13] (ADD_4)                    0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/A[13] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.54      22.49 r
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.34      22.83 r
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.22      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U4/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U4/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U4/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U4/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U4/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U4/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U4/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U4/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U4/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U4/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U4/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U4/mult_7/product[14] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U4/Product[14] (MUL_3)                    0.00      21.96 r
  UFIRROOT/UFIR/U10/Addend1[13] (ADD_3)                   0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/A[13] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U5/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U5/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U5/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U5/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U5/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U5/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U5/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U5/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U5/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U5/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U5/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U5/mult_7/product[14] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U5/Product[14] (MUL_2)                    0.00      21.96 r
  UFIRROOT/UFIR/U11/Addend1[13] (ADD_2)                   0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/A[13] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U6/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U6/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U6/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U6/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U6/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U6/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U6/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U6/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U6/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U6/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U6/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U6/mult_7/product[14] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U6/Product[14] (MUL_1)                    0.00      21.96 r
  UFIRROOT/UFIR/U12/Addend1[13] (ADD_1)                   0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/A[13] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U11/Y (AND3X2)                                          0.51      16.51 f
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.51 f
  UFIRROOT/UFIR/U7/Multiplicand[0] (MUL_0)                0.00      16.51 f
  UFIRROOT/UFIR/U7/mult_7/a[0] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      16.51 f
  UFIRROOT/UFIR/U7/mult_7/U126/Y (INVX2)                  0.20      16.70 r
  UFIRROOT/UFIR/U7/mult_7/U161/Y (NOR2X1)                 0.11      16.81 f
  UFIRROOT/UFIR/U7/mult_7/U39/S (CMPR42X1)                1.04      17.86 f
  UFIRROOT/UFIR/U7/mult_7/U12/CO (ADDFX2)                 0.49      18.34 f
  UFIRROOT/UFIR/U7/mult_7/U11/CO (ADDFX2)                 0.36      18.70 f
  UFIRROOT/UFIR/U7/mult_7/U10/CO (ADDFX2)                 0.36      19.06 f
  UFIRROOT/UFIR/U7/mult_7/U9/CO (ADDFX2)                  0.36      19.41 f
  UFIRROOT/UFIR/U7/mult_7/U8/CO (ADDFX2)                  0.36      19.77 f
  UFIRROOT/UFIR/U7/mult_7/U7/CO (ADDFX2)                  0.36      20.13 f
  UFIRROOT/UFIR/U7/mult_7/U6/CO (ADDFX2)                  0.36      20.49 f
  UFIRROOT/UFIR/U7/mult_7/U5/CO (ADDFX2)                  0.36      20.84 f
  UFIRROOT/UFIR/U7/mult_7/U4/CO (ADDFX2)                  0.36      21.20 f
  UFIRROOT/UFIR/U7/mult_7/U3/CO (ADDFX2)                  0.36      21.56 f
  UFIRROOT/UFIR/U7/mult_7/U2/S (ADDFX2)                   0.40      21.96 r
  UFIRROOT/UFIR/U7/mult_7/product[14] (MUL_0_DW_mult_uns_0_DW_mult_uns_5)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U7/Product[14] (MUL_0)                    0.00      21.96 r
  UFIRROOT/UFIR/U13/Addend1[13] (ADD_0)                   0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/A[13] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      21.96 r
  UFIRROOT/UFIR/U13/add_8/U1_13/CO (ADDFX2)               0.54      22.49 r
  UFIRROOT/UFIR/U13/add_8/U1_14/CO (ADDFX2)               0.34      22.83 r
  UFIRROOT/UFIR/U13/add_8/U1_15/Y (XOR3X2)                0.22      23.05 f
  UFIRROOT/UFIR/U13/add_8/SUM[15] (ADD_0_DW01_add_0_DW01_add_48)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U13/Sum[15] (ADD_0)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg7_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg7_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U11/Y (AND3X2)                                          0.45      16.45 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.45 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.45 r
  UFIRROOT/UFIR/U3/Multiplicand[0] (MUL_4)                0.00      16.45 r
  UFIRROOT/UFIR/U3/mult_7/a[0] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      16.45 r
  UFIRROOT/UFIR/U3/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U3/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U3/mult_7/U39/S (CMPR42X1)                1.06      17.85 f
  UFIRROOT/UFIR/U3/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U3/mult_7/product[4] (MUL_4_DW_mult_uns_0_DW_mult_uns_1)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U3/Product[4] (MUL_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/Addend1[3] (ADD_4)                     0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/A[3] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U9/add_8/U1_3/CO (ADDFX2)                 0.50      18.88 f
  UFIRROOT/UFIR/U9/add_8/U1_4/CO (ADDFX2)                 0.36      19.24 f
  UFIRROOT/UFIR/U9/add_8/U1_5/CO (ADDFX2)                 0.36      19.59 f
  UFIRROOT/UFIR/U9/add_8/U1_6/CO (ADDFX2)                 0.36      19.95 f
  UFIRROOT/UFIR/U9/add_8/U1_7/CO (ADDFX2)                 0.36      20.31 f
  UFIRROOT/UFIR/U9/add_8/U1_8/CO (ADDFX2)                 0.36      20.67 f
  UFIRROOT/UFIR/U9/add_8/U1_9/CO (ADDFX2)                 0.36      21.02 f
  UFIRROOT/UFIR/U9/add_8/U1_10/CO (ADDFX2)                0.36      21.38 f
  UFIRROOT/UFIR/U9/add_8/U1_11/CO (ADDFX2)                0.36      21.74 f
  UFIRROOT/UFIR/U9/add_8/U1_12/CO (ADDFX2)                0.36      22.09 f
  UFIRROOT/UFIR/U9/add_8/U1_13/CO (ADDFX2)                0.36      22.45 f
  UFIRROOT/UFIR/U9/add_8/U1_14/CO (ADDFX2)                0.37      22.82 f
  UFIRROOT/UFIR/U9/add_8/U1_15/Y (XOR3X2)                 0.23      23.05 f
  UFIRROOT/UFIR/U9/add_8/SUM[15] (ADD_4_DW01_add_0_DW01_add_52)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U9/Sum[15] (ADD_4)                        0.00      23.05 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U11/Y (AND3X2)                                          0.45      16.45 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.45 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.45 r
  UFIRROOT/UFIR/U4/Multiplicand[0] (MUL_3)                0.00      16.45 r
  UFIRROOT/UFIR/U4/mult_7/a[0] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      16.45 r
  UFIRROOT/UFIR/U4/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U4/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U4/mult_7/U39/S (CMPR42X1)                1.06      17.85 f
  UFIRROOT/UFIR/U4/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U4/mult_7/product[4] (MUL_3_DW_mult_uns_0_DW_mult_uns_2)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U4/Product[4] (MUL_3)                     0.00      18.38 f
  UFIRROOT/UFIR/U10/Addend1[3] (ADD_3)                    0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/A[3] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U10/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U10/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U10/add_8/U1_5/CO (ADDFX2)                0.36      19.59 f
  UFIRROOT/UFIR/U10/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U10/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U10/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U10/add_8/U1_9/CO (ADDFX2)                0.36      21.02 f
  UFIRROOT/UFIR/U10/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U10/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U10/add_8/U1_12/CO (ADDFX2)               0.36      22.09 f
  UFIRROOT/UFIR/U10/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U10/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U10/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U10/add_8/SUM[15] (ADD_3_DW01_add_0_DW01_add_51)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U10/Sum[15] (ADD_3)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U11/Y (AND3X2)                                          0.45      16.45 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.45 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.45 r
  UFIRROOT/UFIR/U5/Multiplicand[0] (MUL_2)                0.00      16.45 r
  UFIRROOT/UFIR/U5/mult_7/a[0] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      16.45 r
  UFIRROOT/UFIR/U5/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U5/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U5/mult_7/U39/S (CMPR42X1)                1.06      17.85 f
  UFIRROOT/UFIR/U5/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U5/mult_7/product[4] (MUL_2_DW_mult_uns_0_DW_mult_uns_3)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U5/Product[4] (MUL_2)                     0.00      18.38 f
  UFIRROOT/UFIR/U11/Addend1[3] (ADD_2)                    0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/A[3] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U11/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U11/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U11/add_8/U1_5/CO (ADDFX2)                0.36      19.59 f
  UFIRROOT/UFIR/U11/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U11/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U11/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U11/add_8/U1_9/CO (ADDFX2)                0.36      21.02 f
  UFIRROOT/UFIR/U11/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U11/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U11/add_8/U1_12/CO (ADDFX2)               0.36      22.09 f
  UFIRROOT/UFIR/U11/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U11/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U11/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U11/add_8/SUM[15] (ADD_2_DW01_add_0_DW01_add_50)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U11/Sum[15] (ADD_2)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U11/Y (AND3X2)                                          0.45      16.45 r
  UFIRROOT/Data_i[0] (FIRROOT)                            0.00      16.45 r
  UFIRROOT/UFIR/Xin[0] (FIR)                              0.00      16.45 r
  UFIRROOT/UFIR/U6/Multiplicand[0] (MUL_1)                0.00      16.45 r
  UFIRROOT/UFIR/U6/mult_7/a[0] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      16.45 r
  UFIRROOT/UFIR/U6/mult_7/U126/Y (INVX2)                  0.16      16.61 f
  UFIRROOT/UFIR/U6/mult_7/U161/Y (NOR2X1)                 0.19      16.80 r
  UFIRROOT/UFIR/U6/mult_7/U39/S (CMPR42X1)                1.06      17.85 f
  UFIRROOT/UFIR/U6/mult_7/U12/S (ADDFX2)                  0.53      18.38 f
  UFIRROOT/UFIR/U6/mult_7/product[4] (MUL_1_DW_mult_uns_0_DW_mult_uns_4)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U6/Product[4] (MUL_1)                     0.00      18.38 f
  UFIRROOT/UFIR/U12/Addend1[3] (ADD_1)                    0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/A[3] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      18.38 f
  UFIRROOT/UFIR/U12/add_8/U1_3/CO (ADDFX2)                0.50      18.88 f
  UFIRROOT/UFIR/U12/add_8/U1_4/CO (ADDFX2)                0.36      19.24 f
  UFIRROOT/UFIR/U12/add_8/U1_5/CO (ADDFX2)                0.36      19.59 f
  UFIRROOT/UFIR/U12/add_8/U1_6/CO (ADDFX2)                0.36      19.95 f
  UFIRROOT/UFIR/U12/add_8/U1_7/CO (ADDFX2)                0.36      20.31 f
  UFIRROOT/UFIR/U12/add_8/U1_8/CO (ADDFX2)                0.36      20.67 f
  UFIRROOT/UFIR/U12/add_8/U1_9/CO (ADDFX2)                0.36      21.02 f
  UFIRROOT/UFIR/U12/add_8/U1_10/CO (ADDFX2)               0.36      21.38 f
  UFIRROOT/UFIR/U12/add_8/U1_11/CO (ADDFX2)               0.36      21.74 f
  UFIRROOT/UFIR/U12/add_8/U1_12/CO (ADDFX2)               0.36      22.09 f
  UFIRROOT/UFIR/U12/add_8/U1_13/CO (ADDFX2)               0.36      22.45 f
  UFIRROOT/UFIR/U12/add_8/U1_14/CO (ADDFX2)               0.37      22.82 f
  UFIRROOT/UFIR/U12/add_8/U1_15/Y (XOR3X2)                0.23      23.05 f
  UFIRROOT/UFIR/U12/add_8/SUM[15] (ADD_1_DW01_add_0_DW01_add_49)
                                                          0.00      23.05 f
  UFIRROOT/UFIR/U12/Sum[15] (ADD_1)                       0.00      23.05 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      23.05 f
  data arrival time                                                 23.05

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -2.00      38.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      38.00 r
  library setup time                                     -0.40      37.60
  data required time                                                37.60
  --------------------------------------------------------------------------
  data required time                                                37.60
  data arrival time                                                -23.05
  --------------------------------------------------------------------------
  slack (MET)                                                       14.55


1
