module partsel_00793(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [24:2] x4;
  wire signed [30:1] x5;
  wire signed [5:29] x6;
  wire [27:1] x7;
  wire signed [7:25] x8;
  wire signed [31:4] x9;
  wire [6:24] x10;
  wire [28:4] x11;
  wire [28:1] x12;
  wire [24:7] x13;
  wire [5:29] x14;
  wire signed [25:2] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [5:26] p0 = 2756526;
  localparam signed [1:30] p1 = 84516470;
  localparam signed [2:27] p2 = 680671141;
  localparam signed [26:4] p3 = 119053223;
  assign x4 = {2{{{{{2{p0[15 -: 2]}}, (x1[18 -: 4] + p2[18])}, (p2[20 -: 3] | (x1[20 -: 4] - p2))}, ({p1[13 -: 2], {p3[30 + s3 +: 4], x3[12 + s2]}} | {2{x1[18 + s0 -: 7]}})}}};
  assign x5 = {2{p1[10 + s1 +: 8]}};
  assign x6 = ((!ctrl[0] && !ctrl[1] && ctrl[3] ? ((!ctrl[3] && !ctrl[2] && ctrl[2] ? {2{p3[17 + s3]}} : p1[2 + s1 +: 2]) + ({p0[14 +: 4], (x3[18] + p1[17 +: 3])} - {p0[17 +: 3], p0})) : {2{({2{p2[19 +: 4]}} | x1[10 + s3 -: 6])}}) + (x0[10 + s0 +: 2] - {2{({x0[4 + s1], x1[5 + s3 +: 6]} ^ (x3 | x2[7 + s1 +: 1]))}}));
  assign x7 = {2{(({{2{x0}}, {2{x4[13 + s0 +: 6]}}} + (x5[14 + s2 +: 5] + {p1[13 +: 1], x4})) - (x3[19 + s0] | x3[9 +: 4]))}};
  assign x8 = p2[18 + s3 -: 5];
  assign x9 = p1[9 +: 4];
  assign x10 = x4[23 + s3 -: 1];
  assign x11 = p2;
  assign x12 = ((({2{p3[18 -: 1]}} | p3[12 + s0 +: 2]) + (({2{x3}} ^ x11[25 + s0 -: 3]) - p2[15])) + ({2{(!ctrl[2] && ctrl[0] || ctrl[1] ? (!ctrl[3] && !ctrl[2] || ctrl[0] ? p1 : x4) : x6)}} | {2{p1[14]}}));
  assign x13 = x7[23 + s2 +: 2];
  assign x14 = x3;
  assign x15 = x1[4 + s1];
  assign y0 = (p2[16 + s3 -: 2] - (p1 & p1));
  assign y1 = {2{x12[12 + s0]}};
  assign y2 = x2[8 + s3 +: 6];
  assign y3 = p0[15 +: 1];
endmodule
