// Seed: 508807211
module module_0 (
    output logic id_0,
    output logic id_1,
    output tri0  id_2
);
  logic id_4;
  assign id_1 = id_4;
  initial begin
    if (id_4)
      for (id_1 = 1'b0; 1'b0; id_0++) begin
        id_4 <= 1;
        id_0 <= 1;
      end
  end
  assign id_1 = id_4;
  integer id_6;
  wire id_7;
  wand id_8 = id_8 == id_8;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    input  wire  id_2
);
  wand id_4 = 1;
  always @(1 == 1 - 1'b0) id_0 <= 1'b0;
  module_0(
      id_0, id_0, id_1
  );
endmodule
