0.6
2019.1
May 24 2019
15:06:07
C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1665250324,verilog,,,,glbl,,,,,,,,
C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.srcs/sim_1/imports/testbench/Coder_bench.sv,1665251101,systemVerilog,,,,Coder_bench,,,,,,,,
C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.srcs/sim_1/imports/testbench/Decoder_bench.sv,1665377874,systemVerilog,,,,Decoder_bench,,,,,,,,
C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.srcs/sources_1/imports/src/Coder.sv,1665250324,systemVerilog,,C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.srcs/sim_1/imports/testbench/Coder_bench.sv,,Coder,,,,,,,,
C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.srcs/sources_1/imports/src/Decoder.sv,1665251034,systemVerilog,,C:/Users/12345/Desktop/interface/Interface_computer_system/lab_1/Lab1/Lab1.srcs/sim_1/imports/testbench/Decoder_bench.sv,,Decoder,,,,,,,,
