///////////////////////////////////////////////////////////////////////////////
// Author: Will Chen
//
// Description:
//    * Simulator command file containing source file list for Verilog design
//      of computer vision edge detector
///////////////////////////////////////////////////////////////////////////////


// Sub-module definitions
design/frame_buf.v
design/step_seqr.v
design/intensity_grd.v
design/edge_thin.v
design/edge_trk.v
design/rectify_clip.v

// Top RTL module that instantiates above sub-modules
design/top.v

