#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Aug 16 03:57:41 2024
# Process ID: 14540
# Current directory: C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17828 C:\Users\KIIT0001\Desktop\Works\DSD Lab\project_2\project_2.xpr
# Log file: C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_2/vivado.log
# Journal file: C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_2\vivado.jou
# Running On        :Silverstar
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :3418 MB
# Total Virtual     :20293 MB
# Available Virtual :8242 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_2/project_2.xpr}
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top full_subtractor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
launch_simulation
source full_adder_test.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top full_subtractor_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source full_subtractor_test.tcl
close_sim
