{
    "name": "RS5",
    "folder": "RS5",
    "sim_files": [
        "proto/Testbench_FPGA_Platform.sv",
        "sim/RAM_mem.sv",
        "sim/testbench.sv"
    ],
    "files": [
        "rtl/CSRBank.sv",
        "rtl/RS5.sv",
        "rtl/aes_unit.sv",
        "rtl/align.sv",
        "rtl/decode.sv",
        "rtl/decompresser.sv",
        "rtl/div.sv",
        "rtl/execute.sv",
        "rtl/fetch.sv",
        "rtl/mmu.sv",
        "rtl/mul.sv",
        "rtl/mulNbits.sv",
        "rtl/regbank.sv",
        "rtl/retire.sv",
        "rtl/vectorALU.sv",
        "rtl/vectorCSRs.sv",
        "rtl/vectorLSU.sv",
        "rtl/vectorRegbank.sv",
        "rtl/vectorUnit.sv",
        "rtl/aes/riscv_crypto_aes_fwd_sbox.sv",
        "rtl/aes/riscv_crypto_aes_sbox.sv",
        "rtl/aes/riscv_crypto_sbox_aes_out.sv",
        "rtl/aes/riscv_crypto_sbox_aes_top.sv",
        "rtl/aes/riscv_crypto_sbox_inv_mid.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/gaph-pucrs/RS5",
    "top_module": "RS5",
    "extra_flags": [],
    "language_version": "2012",
    "modules": [
        {
            "module": "Peripherals",
            "file": "proto/Peripherals.sv"
        },
        {
            "module": "RS5_FPGA_Platform",
            "file": "proto/RS5_FPGA_Platform.sv"
        },
        {
            "module": "RS5_FPGA_Platform",
            "file": "proto/RS5_FPGA_Platform_SUME.sv"
        },
        {
            "module": "Testbench_FPGA_Platform",
            "file": "proto/Testbench_FPGA_Platform.sv"
        },
        {
            "module": "UART_RX_CTRL",
            "file": "proto/UART_RX_CTRL.sv"
        },
        {
            "module": "CSRBank",
            "file": "rtl/CSRBank.sv"
        },
        {
            "module": "RS5",
            "file": "rtl/RS5.sv"
        },
        {
            "module": "aes_unit",
            "file": "rtl/aes_unit.sv"
        },
        {
            "module": "inputs",
            "file": "rtl/aes_unit.sv"
        },
        {
            "module": "align",
            "file": "rtl/align.sv"
        },
        {
            "module": "decode",
            "file": "rtl/decode.sv"
        },
        {
            "module": "decompresser",
            "file": "rtl/decompresser.sv"
        },
        {
            "module": "div",
            "file": "rtl/div.sv"
        },
        {
            "module": "execute",
            "file": "rtl/execute.sv"
        },
        {
            "module": "inputs",
            "file": "rtl/execute.sv"
        },
        {
            "module": "fetch",
            "file": "rtl/fetch.sv"
        },
        {
            "module": "mmu",
            "file": "rtl/mmu.sv"
        },
        {
            "module": "mul",
            "file": "rtl/mul.sv"
        },
        {
            "module": "mulNbits",
            "file": "rtl/mulNbits.sv"
        },
        {
            "module": "plic",
            "file": "rtl/plic.sv"
        },
        {
            "module": "regbank",
            "file": "rtl/regbank.sv"
        },
        {
            "module": "retire",
            "file": "rtl/retire.sv"
        },
        {
            "module": "rtc",
            "file": "rtl/rtc.sv"
        },
        {
            "module": "vectorALU",
            "file": "rtl/vectorALU.sv"
        },
        {
            "module": "vectorCSRs",
            "file": "rtl/vectorCSRs.sv"
        },
        {
            "module": "vectorLSU",
            "file": "rtl/vectorLSU.sv"
        },
        {
            "module": "vectorRegbank",
            "file": "rtl/vectorRegbank.sv"
        },
        {
            "module": "vectorUnit",
            "file": "rtl/vectorUnit.sv"
        },
        {
            "module": "riscv_crypto_aes_fwd_sbox",
            "file": "rtl/aes/riscv_crypto_aes_fwd_sbox.sv"
        },
        {
            "module": "riscv_crypto_aes_sbox",
            "file": "rtl/aes/riscv_crypto_aes_sbox.sv"
        },
        {
            "module": "riscv_crypto_sbox_aes_out",
            "file": "rtl/aes/riscv_crypto_sbox_aes_out.sv"
        },
        {
            "module": "riscv_crypto_sbox_aes_top",
            "file": "rtl/aes/riscv_crypto_sbox_aes_top.sv"
        },
        {
            "module": "riscv_crypto_sbox_inv_mid",
            "file": "rtl/aes/riscv_crypto_sbox_inv_mid.sv"
        },
        {
            "module": "RAM_mem",
            "file": "sim/RAM_mem.sv"
        },
        {
            "module": "testbench",
            "file": "sim/testbench.sv"
        },
        {
            "module": "debouncer",
            "file": "proto/Debouncer.vhd"
        },
        {
            "module": "is",
            "file": "proto/UART_TX_CTRL.vhd"
        },
        {
            "module": "UART_TX_CTRL",
            "file": "proto/UART_TX_CTRL.vhd"
        }
    ],
    "module_graph": {
        "Peripherals": [
            "RS5_FPGA_Platform",
            "RS5_FPGA_Platform"
        ],
        "RS5_FPGA_Platform": [
            "Testbench_FPGA_Platform"
        ],
        "Testbench_FPGA_Platform": [],
        "UART_RX_CTRL": [],
        "CSRBank": [
            "RS5"
        ],
        "RS5": [],
        "aes_unit": [
            "execute"
        ],
        "inputs": [],
        "align": [
            "RS5"
        ],
        "decode": [
            "RS5"
        ],
        "decompresser": [
            "RS5"
        ],
        "div": [],
        "execute": [
            "RS5"
        ],
        "fetch": [
            "RS5"
        ],
        "mmu": [],
        "mul": [],
        "mulNbits": [],
        "plic": [
            "RS5_FPGA_Platform",
            "RS5_FPGA_Platform",
            "testbench"
        ],
        "regbank": [
            "RS5"
        ],
        "retire": [
            "RS5"
        ],
        "rtc": [
            "RS5_FPGA_Platform",
            "RS5_FPGA_Platform",
            "testbench"
        ],
        "vectorALU": [],
        "vectorCSRs": [
            "vectorUnit"
        ],
        "vectorLSU": [],
        "vectorRegbank": [],
        "vectorUnit": [],
        "riscv_crypto_aes_fwd_sbox": [
            "aes_unit"
        ],
        "riscv_crypto_aes_sbox": [],
        "riscv_crypto_sbox_aes_out": [
            "riscv_crypto_aes_fwd_sbox"
        ],
        "riscv_crypto_sbox_aes_top": [
            "riscv_crypto_aes_fwd_sbox"
        ],
        "riscv_crypto_sbox_inv_mid": [
            "riscv_crypto_aes_fwd_sbox"
        ],
        "RAM_mem": [
            "testbench"
        ],
        "testbench": [],
        "debouncer": [],
        "is": [],
        "UART_TX_CTRL": []
    },
    "module_graph_inverse": {
        "Peripherals": [],
        "RS5_FPGA_Platform": [
            "rtc",
            "plic",
            "Peripherals",
            "rtc",
            "plic",
            "Peripherals"
        ],
        "Testbench_FPGA_Platform": [
            "RS5_FPGA_Platform"
        ],
        "UART_RX_CTRL": [],
        "CSRBank": [],
        "RS5": [
            "fetch",
            "align",
            "decompresser",
            "decode",
            "regbank",
            "execute",
            "retire",
            "CSRBank"
        ],
        "aes_unit": [
            "riscv_crypto_aes_fwd_sbox"
        ],
        "inputs": [],
        "align": [],
        "decode": [],
        "decompresser": [],
        "div": [],
        "execute": [
            "aes_unit"
        ],
        "fetch": [],
        "mmu": [],
        "mul": [],
        "mulNbits": [],
        "plic": [],
        "regbank": [],
        "retire": [],
        "rtc": [],
        "vectorALU": [],
        "vectorCSRs": [],
        "vectorLSU": [],
        "vectorRegbank": [],
        "vectorUnit": [
            "vectorCSRs"
        ],
        "riscv_crypto_aes_fwd_sbox": [
            "riscv_crypto_sbox_aes_top",
            "riscv_crypto_sbox_inv_mid",
            "riscv_crypto_sbox_aes_out"
        ],
        "riscv_crypto_aes_sbox": [],
        "riscv_crypto_sbox_aes_out": [],
        "riscv_crypto_sbox_aes_top": [],
        "riscv_crypto_sbox_inv_mid": [],
        "RAM_mem": [],
        "testbench": [
            "RAM_mem",
            "plic",
            "rtc"
        ],
        "debouncer": [],
        "is": [],
        "UART_TX_CTRL": []
    },
    "non_tb_files": [
        "proto/Peripherals.sv",
        "proto/RS5_FPGA_Platform.sv",
        "proto/RS5_FPGA_Platform_SUME.sv",
        "proto/UART_RX_CTRL.sv",
        "rtl/CSRBank.sv",
        "rtl/RS5.sv",
        "rtl/RS5_pkg.sv",
        "rtl/aes_unit.sv",
        "rtl/align.sv",
        "rtl/decode.sv",
        "rtl/decompresser.sv",
        "rtl/div.sv",
        "rtl/execute.sv",
        "rtl/fetch.sv",
        "rtl/mmu.sv",
        "rtl/mul.sv",
        "rtl/mulNbits.sv",
        "rtl/plic.sv",
        "rtl/regbank.sv",
        "rtl/retire.sv",
        "rtl/rtc.sv",
        "rtl/vectorALU.sv",
        "rtl/vectorCSRs.sv",
        "rtl/vectorLSU.sv",
        "rtl/vectorRegbank.sv",
        "rtl/vectorUnit.sv",
        "rtl/aes/riscv_crypto_aes_fwd_sbox.sv",
        "rtl/aes/riscv_crypto_aes_sbox.sv",
        "rtl/aes/riscv_crypto_sbox_aes_out.sv",
        "rtl/aes/riscv_crypto_sbox_aes_top.sv",
        "rtl/aes/riscv_crypto_sbox_inv_mid.sv",
        "rtl/bk/bk_mult.sv",
        "rtl/bk/bk_redlogic.sv",
        "proto/Debouncer.vhd",
        "proto/UART_TX_CTRL.vhd"
    ]
}