vhdl work "D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\xorop.vhd"
vhdl work "D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\mulop.vhd"
vhdl work "D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\addop.vhd"
vhdl work "D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\trafo.vhd"
vhdl work "D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\round.vhd"
vhdl work "D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\direct\idea.vhd"
