#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun  8 12:59:28 2020
# Process ID: 5380
# Current directory: C:/Users/jbm/Desktop/depart_good_2019.1/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3344 C:\Users\jbm\Desktop\depart_good_2019.1\APP6\APP6.xpr
# Log file: C:/Users/jbm/Desktop/depart_good_2019.1/APP6/vivado.log
# Journal file: C:/Users/jbm/Desktop/depart_good_2019.1/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.xpr
open_bd_design {C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
set_property name Calculs [get_bd_cells Calcul_Moyenne]
move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/axi_intc_0]
move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/xlconcat_0]
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.tmp/myip_v1_0_project c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0 [current_project]
update_ip_catalog
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade xilinx.com:user:myip:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project APP6
delete_bd_objs [get_bd_intf_nets Calculs/microblaze_0_axi_periph_M05_AXI] [get_bd_nets Calculs/xlconcat_0_dout] [get_bd_nets Calculs/c_addsub_0_S] [get_bd_nets Calculs/myip_0_o_data_available] [get_bd_nets Calculs/myip_0_o_data1] [get_bd_nets Calculs/rst_clk_wiz_1_100M_peripheral_aresetn] [get_bd_cells Calculs/myip_0]
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
delete_bd_objs [get_bd_cells myip_0]
set_property  ip_repo_paths  c:/Users/jbm/Desktop/depart_good_2019.1/ip_repo/myip_1.0 [current_project]
update_ip_catalog
update_ip_catalog -rebuild
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
current_project myip_v1_0_project
current_project APP6
upgrade_ip -vlnv xilinx.com:user:myip:1.1 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myip_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_myip_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.ip_user_files -ipstatic_source_dir C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/modelsim} {questa=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/questa} {riviera=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/riviera} {activehdl=C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets Calculs/xlconcat_0_dout] [get_bd_pins Calculs/DSP_0/Moyenne]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property location {4 1168 272} [get_bd_cells c_addsub_0]
delete_bd_objs [get_bd_nets Calculs/DSP_0/myip_0_o_data1] [get_bd_nets Calculs/DSP_0/myip_0_o_data] [get_bd_cells Calculs/DSP_0/mux32_0]
update_compile_order -fileset sources_1
move_bd_cells [get_bd_cells Calculs] [get_bd_cells c_addsub_0]
move_bd_cells [get_bd_cells Calculs/DSP_0] [get_bd_cells Calculs/c_addsub_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins Calculs/DSP_0/in1] [get_bd_pins Calculs/DSP_0/c_addsub_0/A]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/B] [get_bd_pins Calculs/DSP_0/Registre_Decalage/Q]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/S] [get_bd_pins Calculs/DSP_0/Registre_Decalage/D]
connect_bd_net [get_bd_pins Calculs/DSP_0/CLK] [get_bd_pins Calculs/DSP_0/c_addsub_0/CLK]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/CE] [get_bd_pins Calculs/DSP_0/Delai_1_Cycle_1/Q]
disconnect_bd_net /Calculs/DSP_0/Delai_1_Cycle_Q [get_bd_pins Calculs/DSP_0/Registre_Decalage/CE]
connect_bd_net [get_bd_pins Calculs/DSP_0/Registre_Decalage/CE] [get_bd_pins Calculs/DSP_0/Delai_1_Cycle_2/Q]
regenerate_bd_layout
regenerate_bd_layout
disconnect_bd_net /reset_0_1 [get_bd_pins clk_wiz_1/reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins clk_wiz_1/reset]
set_property location {4 926 375} [get_bd_cells axi_intc_0]
set_property location {3 614 349} [get_bd_cells xlconcat_0]
set_property location {5 1189 860} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {4 856 716} [get_bd_cells clk_wiz_1]
set_property location {2 635 635} [get_bd_cells xlconstant_0]
set_property location {389 376} [get_bd_ports INT_NIC100]
set_property location {0.5 179 363} [get_bd_cells xlconcat_0]
set_property location {1 126 674} [get_bd_cells xlconstant_0]
set_property location {1.5 457 367} [get_bd_cells axi_intc_0]
set_property location {2 398 597} [get_bd_cells mdm_1]
set_property location {2 446 703} [get_bd_cells clk_wiz_1]
set_property location {2.5 817 548} [get_bd_cells microblaze_0]
set_property location {3 812 815} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {3.5 1259 549} [get_bd_cells microblaze_0_local_memory]
set_property location {4 1277 713} [get_bd_cells microblaze_0_local_memory]
set_property location {3.5 1060 298} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1084 699} [get_bd_cells microblaze_0_local_memory]
set_property location {5 2033 342} [get_bd_cells axi_gpio_0]
set_property location {5 1972 312} [get_bd_cells axi_uartlite_0]
set_property location {4.5 1490 312} [get_bd_cells axi_uartlite_0]
set_property location {5 1476 153} [get_bd_cells Calculs]
set_property location {5 1520 478} [get_bd_cells axi_gpio_0]
set_property location {5 1376 666} [get_bd_cells axi_quad_spi_0]
set_property location {1890 526} [get_bd_intf_ports UART]
set_property location {2226 331} [get_bd_intf_ports UART]
set_property location {2242 664} [get_bd_intf_ports Pmod_NIC100]
validate_bd_design
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
move_bd_cells [get_bd_cells Calculs] [get_bd_cells xlconstant_1]
move_bd_cells [get_bd_cells /] [get_bd_cells Calculs/DSP_0]
undo
connect_bd_net [get_bd_pins Calculs/xlconstant_1/dout] [get_bd_pins Calculs/myip_0/i_dummy_data]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {0xF13D6AC4}] [get_bd_cells Calculs/xlconstant_1]
endgroup
set_property location {5 1640 67} [get_bd_cells Calculs]
set_property location {1813 240} [get_bd_intf_ports UART]
set_property location {1813 372} [get_bd_intf_ports GPIO_0]
set_property location {1807 412} [get_bd_ports LEDS]
set_property location {1797 552} [get_bd_intf_ports Pmod_NIC100]
validate_bd_design
save_bd_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run design_1_c_addsub_0_0_synth_1
startgroup
set_property -dict [list CONFIG.A_Width.VALUE_SRC USER] [get_bd_cells Calculs/DSP_0/c_addsub_0]
set_property -dict [list CONFIG.A_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1}] [get_bd_cells Calculs/DSP_0/c_addsub_0]
endgroup
startgroup
set_property -dict [list CONFIG.B_Type.VALUE_SRC USER CONFIG.A_Type.VALUE_SRC USER] [get_bd_cells Calculs/DSP_0/c_addsub_0]
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1}] [get_bd_cells Calculs/DSP_0/c_addsub_0]
endgroup
startgroup
set_property -dict [list CONFIG.Depth {1}] [get_bd_cells Calculs/DSP_0/Registre_Decalage]
endgroup
disconnect_bd_net /Calculs/DSP_0/Delai_1_Cycle_Q [get_bd_pins Calculs/DSP_0/c_addsub_0/CE]
delete_bd_objs [get_bd_nets Calculs/DSP_0/c_addsub_0_S] [get_bd_cells Calculs/DSP_0/Registre_Decalage]
connect_bd_net [get_bd_pins Calculs/DSP_0/Somme] [get_bd_pins Calculs/DSP_0/c_addsub_0/S]
delete_bd_objs [get_bd_nets Calculs/DSP_0/Delai_1_Cycle_2_Q] [get_bd_nets Calculs/DSP_0/Delai_2_Cycle_Q] [get_bd_cells Calculs/DSP_0/Delai_2_Cycle_2]
connect_bd_net [get_bd_pins Calculs/DSP_0/Interrupt] [get_bd_pins Calculs/DSP_0/Delai_1_Cycle_2/Q]
connect_bd_net [get_bd_pins Calculs/DSP_0/CE] [get_bd_pins Calculs/DSP_0/c_addsub_0/CE]
startgroup
set_property -dict [list CONFIG.SCLR {true}] [get_bd_cells Calculs/DSP_0/c_addsub_0]
endgroup
connect_bd_net [get_bd_pins Calculs/s00_axi_aresetn] [get_bd_pins Calculs/DSP_0/c_addsub_0/SCLR]
validate_bd_design
delete_bd_objs [get_bd_nets Calculs/DSP_0/s00_axi_aresetn_1]
connect_bd_net [get_bd_pins Calculs/DSP_0/c_addsub_0/SCLR] [get_bd_pins rst_clk_wiz_1_100M/peripheral_reset]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/new/mux32.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/new/mux32.vhd
file delete -force C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.srcs/sources_1/new/mux32.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
file copy -force C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk -hwspec C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf
file copy -force C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk -hwspec C:/Users/jbm/Desktop/depart_good_2019.1/APP6/APP6.sdk/design_1_wrapper.hdf
close_project
