<stg><name>fdtd_2d_Pipeline_VITIS_LOOP_12_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ey, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %p_fict_s_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_fict_s_load

]]></Node>
<StgValue><ssdm name="p_fict_s_load_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln12 = icmp_eq  i7 %j_1, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln12 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc31.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %j_cast = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:1 %ey_addr = getelementptr i64 %ey, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="ey_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="13">
<![CDATA[
for.inc.split:3 %store_ln13 = store i64 %p_fict_s_load_read, i13 %ey_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln12 = store i7 %add_ln12, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
for.inc31.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="ey" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ey"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="29" name="p_fict_s_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_fict_s_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="j" fromId="30" toId="4">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="ey" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="36" from="empty_1" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="41" from="empty_0" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="44" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="45" from="empty_0" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="46" from="empty_0" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="47" from="empty_0" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="54" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_37" to="specinterface_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.i64" to="p_fict_s_load_read" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="p_fict_s_load" to="p_fict_s_load_read" fromId="29" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="j" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="62" from="j" to="j_1" fromId="4" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_30" to="specpipeline_ln0" fromId="30" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="70" from="p_str" to="specpipeline_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="j_1" to="icmp_ln12" fromId="9" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln12" fromId="72" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="80" from="j_1" to="add_ln12" fromId="9" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="add_ln12" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="icmp_ln12" to="br_ln12" fromId="11" toId="14">
</dataflow>
<dataflow id="84" from="j_1" to="j_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="85" from="ey" to="ey_addr" fromId="28" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="ey_addr" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="j_cast" to="ey_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="89" toId="17">
</dataflow>
<dataflow id="92" from="empty_3" to="specloopname_ln6" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="p_fict_s_load_read" to="store_ln13" fromId="6" toId="18">
</dataflow>
<dataflow id="94" from="ey_addr" to="store_ln13" fromId="16" toId="18">
</dataflow>
<dataflow id="95" from="add_ln12" to="store_ln12" fromId="13" toId="19">
</dataflow>
<dataflow id="96" from="j" to="store_ln12" fromId="4" toId="19">
</dataflow>
<dataflow id="97" from="icmp_ln12" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
