@W: MT530 :"c:\eda\fsm_tri\hdl\fsm_tri.v":55:0:55:5|Found inferred clock fsm_tri|clk which controls 4 sequential elements including current_state[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
