============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 17:29:16 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(83)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(93)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(100)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(117)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(127)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(131)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 29 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 1101100000100100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=29,BUS_CTRL_NUM=78,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=100) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=100) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=29,BUS_CTRL_NUM=78,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=29,BUS_CTRL_NUM=78,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=29,BUS_CTRL_NUM=78,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=100)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=100)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=29,BUS_CTRL_NUM=78,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=29,BUS_CTRL_NUM=78,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2197/25 useful/useless nets, 1261/2 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1918/18 useful/useless nets, 1623/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 335 better
SYN-1014 : Optimize round 2
SYN-1032 : 1632/60 useful/useless nets, 1337/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.029167s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (98.7%)

RUN-1004 : used memory is 142 MB, reserved memory is 111 MB, peak memory is 144 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1668/223 useful/useless nets, 1398/34 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 290 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 28 instances.
SYN-2501 : Optimize round 1, 58 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2071/22 useful/useless nets, 1801/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 7794, tnet num: 2071, tinst num: 1800, tnode num: 9914, tedge num: 12057.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.55), #lev = 6 (1.82)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.55), #lev = 6 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 466 instances into 198 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 326 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.145654s wall, 1.890625s user + 0.140625s system = 2.031250s CPU (94.7%)

RUN-1004 : used memory is 147 MB, reserved memory is 114 MB, peak memory is 161 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net adc/rst_n will be merged to another kept net reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (220 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1239 instances
RUN-0007 : 471 luts, 549 seqs, 101 mslices, 65 lslices, 18 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1518 nets
RUN-1001 : 891 nets have 2 pins
RUN-1001 : 478 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     12      
RUN-1001 :   No   |  No   |  Yes  |     261     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     267     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1237 instances, 471 luts, 549 seqs, 166 slices, 28 macros(166 instances: 101 mslices 65 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6587, tnet num: 1516, tinst num: 1237, tnode num: 8743, tedge num: 11065.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.299616s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (67.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 381941
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1237.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 257112, overlap = 76.5
PHY-3002 : Step(2): len = 187065, overlap = 76.5
PHY-3002 : Step(3): len = 120223, overlap = 76.5
PHY-3002 : Step(4): len = 93507.2, overlap = 76.5
PHY-3002 : Step(5): len = 92013.2, overlap = 76.5
PHY-3002 : Step(6): len = 69759.5, overlap = 76.5
PHY-3002 : Step(7): len = 67599.1, overlap = 76.5
PHY-3002 : Step(8): len = 57578.9, overlap = 76.5
PHY-3002 : Step(9): len = 55384.3, overlap = 76.5
PHY-3002 : Step(10): len = 53388.6, overlap = 72
PHY-3002 : Step(11): len = 48282.4, overlap = 76.5
PHY-3002 : Step(12): len = 42627.8, overlap = 76.625
PHY-3002 : Step(13): len = 39202.4, overlap = 76.5
PHY-3002 : Step(14): len = 38163.3, overlap = 77.125
PHY-3002 : Step(15): len = 36476.2, overlap = 77.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.609e-06
PHY-3002 : Step(16): len = 38781.2, overlap = 72.875
PHY-3002 : Step(17): len = 39303.2, overlap = 72.9375
PHY-3002 : Step(18): len = 35914.2, overlap = 68.375
PHY-3002 : Step(19): len = 36029.6, overlap = 68.375
PHY-3002 : Step(20): len = 37406.6, overlap = 68.0625
PHY-3002 : Step(21): len = 37894.4, overlap = 68.125
PHY-3002 : Step(22): len = 35074.3, overlap = 70.6875
PHY-3002 : Step(23): len = 32425.8, overlap = 70.875
PHY-3002 : Step(24): len = 32493.9, overlap = 73.375
PHY-3002 : Step(25): len = 31578, overlap = 73.8125
PHY-3002 : Step(26): len = 30482.9, overlap = 73.75
PHY-3002 : Step(27): len = 30658.5, overlap = 69.3125
PHY-3002 : Step(28): len = 30471.8, overlap = 74
PHY-3002 : Step(29): len = 29253.1, overlap = 76.4375
PHY-3002 : Step(30): len = 29481.1, overlap = 76.75
PHY-3002 : Step(31): len = 28680.4, overlap = 76.1875
PHY-3002 : Step(32): len = 28222.7, overlap = 74.125
PHY-3002 : Step(33): len = 28369.9, overlap = 73.6562
PHY-3002 : Step(34): len = 27269.5, overlap = 74.125
PHY-3002 : Step(35): len = 27409.8, overlap = 74.5938
PHY-3002 : Step(36): len = 27231.7, overlap = 74.625
PHY-3002 : Step(37): len = 27271.9, overlap = 74.625
PHY-3002 : Step(38): len = 27161.1, overlap = 75
PHY-3002 : Step(39): len = 27157.3, overlap = 75.0625
PHY-3002 : Step(40): len = 25797.4, overlap = 81
PHY-3002 : Step(41): len = 25681.4, overlap = 78.625
PHY-3002 : Step(42): len = 26003.9, overlap = 80.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.218e-06
PHY-3002 : Step(43): len = 27055.4, overlap = 75.4062
PHY-3002 : Step(44): len = 27294.3, overlap = 71.1562
PHY-3002 : Step(45): len = 27761.7, overlap = 66.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.436e-06
PHY-3002 : Step(46): len = 28434, overlap = 66.6562
PHY-3002 : Step(47): len = 28500, overlap = 66.6562
PHY-3002 : Step(48): len = 29397, overlap = 66.7812
PHY-3002 : Step(49): len = 29397, overlap = 66.7812
PHY-3002 : Step(50): len = 28945.5, overlap = 67.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.2872e-05
PHY-3002 : Step(51): len = 30426.5, overlap = 69.375
PHY-3002 : Step(52): len = 30598.8, overlap = 69.9375
PHY-3002 : Step(53): len = 31451.2, overlap = 65.4375
PHY-3002 : Step(54): len = 31723.7, overlap = 65.4375
PHY-3002 : Step(55): len = 30766, overlap = 65.4062
PHY-3002 : Step(56): len = 30460.2, overlap = 66.0312
PHY-3002 : Step(57): len = 30317, overlap = 66.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.5744e-05
PHY-3002 : Step(58): len = 31428.1, overlap = 62.25
PHY-3002 : Step(59): len = 31844.8, overlap = 66.3125
PHY-3002 : Step(60): len = 32013.5, overlap = 66.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.1488e-05
PHY-3002 : Step(61): len = 31953.4, overlap = 66.5312
PHY-3002 : Step(62): len = 31949.1, overlap = 66.5938
PHY-3002 : Step(63): len = 32172.6, overlap = 66.5
PHY-3002 : Step(64): len = 32267.8, overlap = 66.8125
PHY-3002 : Step(65): len = 32313.8, overlap = 66.9375
PHY-3002 : Step(66): len = 32383.1, overlap = 67
PHY-3002 : Step(67): len = 32570, overlap = 67.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000102976
PHY-3002 : Step(68): len = 32821.6, overlap = 67.125
PHY-3002 : Step(69): len = 33014.4, overlap = 67.5625
PHY-3002 : Step(70): len = 33343.6, overlap = 63.375
PHY-3002 : Step(71): len = 33546.8, overlap = 63.4375
PHY-3002 : Step(72): len = 33396.3, overlap = 63.4375
PHY-3002 : Step(73): len = 33357.2, overlap = 63.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000205952
PHY-3002 : Step(74): len = 33421.1, overlap = 63.4375
PHY-3002 : Step(75): len = 33464.7, overlap = 63.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022589s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037760s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66395e-05
PHY-3002 : Step(76): len = 37328.1, overlap = 26.5
PHY-3002 : Step(77): len = 37472.7, overlap = 26.375
PHY-3002 : Step(78): len = 36786.5, overlap = 26.125
PHY-3002 : Step(79): len = 36880.8, overlap = 25.6875
PHY-3002 : Step(80): len = 36587, overlap = 22.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32791e-05
PHY-3002 : Step(81): len = 36366.1, overlap = 21.25
PHY-3002 : Step(82): len = 36452.9, overlap = 21.25
PHY-3002 : Step(83): len = 36323.8, overlap = 21.0625
PHY-3002 : Step(84): len = 36299.2, overlap = 20.375
PHY-3002 : Step(85): len = 35960.3, overlap = 21.1875
PHY-3002 : Step(86): len = 36038, overlap = 21.3438
PHY-3002 : Step(87): len = 36079.4, overlap = 20.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65581e-05
PHY-3002 : Step(88): len = 35823, overlap = 19.9375
PHY-3002 : Step(89): len = 35872.1, overlap = 19.875
PHY-3002 : Step(90): len = 36007.1, overlap = 18.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033722s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.94339e-05
PHY-3002 : Step(91): len = 36434.1, overlap = 44.7812
PHY-3002 : Step(92): len = 36664.2, overlap = 43.8438
PHY-3002 : Step(93): len = 37628.6, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.88678e-05
PHY-3002 : Step(94): len = 37495.9, overlap = 35.125
PHY-3002 : Step(95): len = 37647.8, overlap = 34.7188
PHY-3002 : Step(96): len = 38018.4, overlap = 28.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.77356e-05
PHY-3002 : Step(97): len = 37718.8, overlap = 22.9688
PHY-3002 : Step(98): len = 37729.1, overlap = 24.2812
PHY-3002 : Step(99): len = 37792.8, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000155471
PHY-3002 : Step(100): len = 37861.4, overlap = 24.5
PHY-3002 : Step(101): len = 37977.1, overlap = 24.75
PHY-3002 : Step(102): len = 37989.3, overlap = 24.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000310943
PHY-3002 : Step(103): len = 37861.5, overlap = 23.75
PHY-3002 : Step(104): len = 37856.9, overlap = 23.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000621885
PHY-3002 : Step(105): len = 37672.2, overlap = 23.7188
PHY-3002 : Step(106): len = 37647.8, overlap = 23.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00124377
PHY-3002 : Step(107): len = 37911.4, overlap = 23.4688
PHY-3002 : Step(108): len = 37911.4, overlap = 23.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6587, tnet num: 1516, tinst num: 1237, tnode num: 8743, tedge num: 11065.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 72.16 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1518.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49576, over cnt = 202(0%), over = 656, worst = 18
PHY-1001 : End global iterations;  0.138817s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.5%)

PHY-1001 : Congestion index: top1 = 35.32, top5 = 20.20, top10 = 13.64, top15 = 9.90.
PHY-1001 : End incremental global routing;  0.215134s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (50.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044986s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.287439s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (54.4%)

OPT-1001 : Current memory(MB): used = 203, reserve = 170, peak = 203.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 980/1518.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49576, over cnt = 202(0%), over = 656, worst = 18
PHY-1002 : len = 54776, over cnt = 110(0%), over = 207, worst = 10
PHY-1002 : len = 55440, over cnt = 33(0%), over = 52, worst = 5
PHY-1002 : len = 56024, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 56080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.146856s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (74.5%)

PHY-1001 : Congestion index: top1 = 29.98, top5 = 19.66, top10 = 14.04, top15 = 10.46.
OPT-1001 : End congestion update;  0.204928s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.238897s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (71.9%)

OPT-1001 : Current memory(MB): used = 205, reserve = 172, peak = 205.
OPT-1001 : End physical optimization;  0.754459s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (60.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 471 LUT to BLE ...
SYN-4008 : Packed 471 LUT and 212 SEQ to BLE.
SYN-4003 : Packing 337 remaining SEQ's ...
SYN-4005 : Packed 199 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 138 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 609/974 primitive instances ...
PHY-3001 : End packing;  0.049125s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 558 instances
RUN-1001 : 252 mslices, 253 lslices, 18 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1307 nets
RUN-1001 : 672 nets have 2 pins
RUN-1001 : 485 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 556 instances, 505 slices, 28 macros(166 instances: 101 mslices 65 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 38535.2, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5630, tnet num: 1305, tinst num: 556, tnode num: 7212, tedge num: 9803.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.248615s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (75.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05177e-05
PHY-3002 : Step(109): len = 37666.1, overlap = 32.75
PHY-3002 : Step(110): len = 37691.2, overlap = 32.5
PHY-3002 : Step(111): len = 37625.9, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.10354e-05
PHY-3002 : Step(112): len = 37688.1, overlap = 34
PHY-3002 : Step(113): len = 37860.7, overlap = 34
PHY-3002 : Step(114): len = 38042.1, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.20708e-05
PHY-3002 : Step(115): len = 38492.5, overlap = 29.25
PHY-3002 : Step(116): len = 38728, overlap = 30.75
PHY-3002 : Step(117): len = 38728, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.238176s wall, 0.015625s user + 0.125000s system = 0.140625s CPU (59.0%)

PHY-3001 : Trial Legalized: Len = 50035.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035790s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00203613
PHY-3002 : Step(118): len = 45514.1, overlap = 4.5
PHY-3002 : Step(119): len = 44583.2, overlap = 6.5
PHY-3002 : Step(120): len = 42172.8, overlap = 9.25
PHY-3002 : Step(121): len = 41895.1, overlap = 8.75
PHY-3002 : Step(122): len = 41353.7, overlap = 8.5
PHY-3002 : Step(123): len = 41138.7, overlap = 9.25
PHY-3002 : Step(124): len = 40901.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45372.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (204.1%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 45398.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5630, tnet num: 1305, tinst num: 556, tnode num: 7212, tedge num: 9803.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/1307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59784, over cnt = 187(0%), over = 298, worst = 5
PHY-1002 : len = 60712, over cnt = 99(0%), over = 139, worst = 5
PHY-1002 : len = 61912, over cnt = 30(0%), over = 37, worst = 3
PHY-1002 : len = 62360, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.259437s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (36.1%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 20.29, top10 = 15.61, top15 = 11.97.
PHY-1001 : End incremental global routing;  0.331369s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (47.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042607s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.400795s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.5%)

OPT-1001 : Current memory(MB): used = 207, reserve = 175, peak = 209.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1109/1307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 20.29, top10 = 15.61, top15 = 11.97.
OPT-1001 : End congestion update;  0.071333s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.100607s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (77.7%)

OPT-1001 : Current memory(MB): used = 208, reserve = 176, peak = 209.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027684s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1109/1307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 20.29, top10 = 15.61, top15 = 11.97.
PHY-1001 : End incremental global routing;  0.072201s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (86.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043231s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1109/1307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.2%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 20.29, top10 = 15.61, top15 = 11.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.990298s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (72.6%)

RUN-1003 : finish command "place" in  8.138155s wall, 3.250000s user + 1.531250s system = 4.781250s CPU (58.8%)

RUN-1004 : used memory is 189 MB, reserved memory is 156 MB, peak memory is 209 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 558 instances
RUN-1001 : 252 mslices, 253 lslices, 18 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1307 nets
RUN-1001 : 672 nets have 2 pins
RUN-1001 : 485 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5630, tnet num: 1305, tinst num: 556, tnode num: 7212, tedge num: 9803.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 252 mslices, 253 lslices, 18 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58952, over cnt = 189(0%), over = 312, worst = 5
PHY-1002 : len = 60168, over cnt = 99(0%), over = 149, worst = 5
PHY-1002 : len = 61656, over cnt = 18(0%), over = 36, worst = 4
PHY-1002 : len = 61696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267334s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (23.4%)

PHY-1001 : Congestion index: top1 = 27.80, top5 = 20.36, top10 = 15.59, top15 = 11.91.
PHY-1001 : End global routing;  0.337153s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (32.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 231, reserve = 198, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 495, reserve = 467, peak = 495.
PHY-1001 : End build detailed router design. 4.206097s wall, 3.437500s user + 0.046875s system = 3.484375s CPU (82.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.117009s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (82.5%)

PHY-1001 : Current memory(MB): used = 527, reserve = 500, peak = 527.
PHY-1001 : End phase 1; 1.128235s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (81.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 556 net; 0.873254s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (94.8%)

PHY-1022 : len = 190720, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 528, reserve = 501, peak = 528.
PHY-1001 : End initial routed; 4.296490s wall, 3.703125s user + 0.000000s system = 3.703125s CPU (86.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1149(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.300038s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (83.3%)

PHY-1001 : Current memory(MB): used = 531, reserve = 503, peak = 531.
PHY-1001 : End phase 2; 4.596628s wall, 3.953125s user + 0.000000s system = 3.953125s CPU (86.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 190720, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 190528, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.076368s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 190552, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.036609s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 190360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.025590s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1149(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.301674s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (88.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.191341s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (89.8%)

PHY-1001 : Current memory(MB): used = 542, reserve = 515, peak = 542.
PHY-1001 : End phase 3; 0.795543s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (80.5%)

PHY-1003 : Routed, final wirelength = 190360
PHY-1001 : Current memory(MB): used = 543, reserve = 515, peak = 543.
PHY-1001 : End export database. 0.014593s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.1%)

PHY-1001 : End detail routing;  11.025909s wall, 9.203125s user + 0.093750s system = 9.296875s CPU (84.3%)

RUN-1003 : finish command "route" in  11.694475s wall, 9.609375s user + 0.093750s system = 9.703125s CPU (83.0%)

RUN-1004 : used memory is 486 MB, reserved memory is 459 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      813   out of  19600    4.15%
#reg                      570   out of  19600    2.91%
#le                       951
  #lut only               381   out of    951   40.06%
  #reg only               138   out of    951   14.51%
  #lut&reg                432   out of    951   45.43%
#dsp                        0   out of     29    0.00%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di             241
#2        config_inst_syn_9    GCLK               config             config_inst.jtck         123
#3        adc/clk_adc          GCLK               mslice             type/a_b[7]_syn_37.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
    rst_n         INPUT        P17        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |951    |647     |166     |570     |30      |0       |
|  adc                               |adc_ctrl       |17     |9       |0       |17      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |24      |0       |0       |
|  fifo_list                         |fifo_ctrl      |139    |88      |45      |60      |4       |0       |
|    fifo_list                       |fifo           |101    |59      |36      |45      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |61     |54      |6       |39      |0       |0       |
|  tx                                |uart_tx        |68     |46      |8       |37      |0       |0       |
|  type                              |type_choice    |123    |115     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |492    |292     |93      |324     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |492    |292     |93      |324     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |202    |120     |0       |198     |0       |0       |
|        reg_inst                    |register       |200    |118     |0       |196     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |290    |172     |93      |126     |0       |0       |
|        bus_inst                    |bus_top        |96     |48      |36      |37      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |28     |12      |10      |10      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |25     |13      |10      |9       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |16      |10      |11      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |16     |7       |6       |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |110    |81      |29      |58      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       654   
    #2          2       304   
    #3          3       150   
    #4          4        30   
    #5        5-10       85   
    #6        11-50      55   
    #7       51-100      3    
    #8       101-500     3    
  Average     3.07            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 556
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1307, pip num: 13458
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1198 valid insts, and 35970 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011111001101100000100100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.115969s wall, 13.453125s user + 0.109375s system = 13.562500s CPU (435.3%)

RUN-1004 : used memory is 502 MB, reserved memory is 475 MB, peak memory is 684 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_172916.log"
