
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.965 ; gain = 219.434
Command: link_design -top top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'syscon/clk_wizard'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 919.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, syscon/clk_wizard/inst/clkin1_ibufg, from the path connected to top-level port: XCLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'syscon/clk_wizard/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [d:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'syscon/clk_wizard/inst'
Finished Parsing XDC File [d:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'syscon/clk_wizard/inst'
Parsing XDC File [d:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'syscon/clk_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.137 ; gain = 572.172
Finished Parsing XDC File [d:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'syscon/clk_wizard/inst'
Parsing XDC File [D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

The system cannot find the path specified.
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.137 ; gain = 1099.066
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1615.137 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1632.047 ; gain = 16.910

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 1 Initialization | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: b9ca45b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 96434c64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1994.105 ; gain = 0.000
Retarget | Checksum: 96434c64
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 96434c64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1994.105 ; gain = 0.000
Constant propagation | Checksum: 96434c64
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 135f98b38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1994.105 ; gain = 0.000
Sweep | Checksum: 135f98b38
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG XCLK_IBUF_BUFG_inst to drive 33 load(s) on clock net XCLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 6a369335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1994.105 ; gain = 0.000
BUFG optimization | Checksum: 6a369335
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 6a369335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1994.105 ; gain = 0.000
Shift Register Optimization | Checksum: 6a369335
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 6a369335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1994.105 ; gain = 0.000
Post Processing Netlist | Checksum: 6a369335
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 151825b05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 151825b05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 9 Finalization | Checksum: 151825b05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1994.105 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 151825b05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 151825b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1994.105 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 151825b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 151825b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1994.105 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f25e7306

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1926657

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f94837b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f94837b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f94837b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 119f9177b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14ece53db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14ece53db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17de15a42

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 2 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              2  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              2  |                     4  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1737aaea7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14c7fc16e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14c7fc16e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b99f00d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12316b82d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ed232b7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b36053d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 215894e05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e6b683a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 212bae6fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 212bae6fa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ed8f9d20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ed8f9d20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13d617886

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.421 | TNS=-1007.841 |
Phase 1 Physical Synthesis Initialization | Checksum: 13ff5fdce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 13ff5fdce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13d617886

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.187. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d74810a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d74810a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d74810a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d74810a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d74810a9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1b14315

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000
Ending Placer Task | Checksum: 14606e04f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1994.105 ; gain = 0.000
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.105 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1994.105 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.12s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.105 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-986.252 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f115bc1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1994.105 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-986.252 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f115bc1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1994.105 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-986.252 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[0].  Re-placed instance C1/spi_clk_count_reg[0]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-986.171 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[1].  Re-placed instance C1/spi_clk_count_reg[1]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-986.092 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[2].  Re-placed instance C1/spi_clk_count_reg[2]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.187 | TNS=-986.012 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[3].  Re-placed instance C1/spi_clk_count_reg[3]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.179 | TNS=-985.931 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[10].  Re-placed instance C1/spi_clk_count_reg[10]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.179 | TNS=-985.764 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[11].  Re-placed instance C1/spi_clk_count_reg[11]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.179 | TNS=-985.597 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[8].  Re-placed instance C1/spi_clk_count_reg[8]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.179 | TNS=-985.430 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count_reg[9].  Re-placed instance C1/spi_clk_count_reg[9]
INFO: [Physopt 32-735] Processed net C1/spi_clk_count_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.107 | TNS=-985.263 |
INFO: [Physopt 32-702] Processed net C1/spi_clk_count_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net syscon/Q[0]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net syscon/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.075 | TNS=-953.391 |
INFO: [Physopt 32-81] Processed net syscon/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net syscon/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.074 | TNS=-952.911 |
INFO: [Physopt 32-702] Processed net syscon/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net C1/spi_clk_count[0]_i_1_n_0.  Re-placed instance C1/spi_clk_count[0]_i_1
INFO: [Physopt 32-735] Processed net C1/spi_clk_count[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.042 | TNS=-952.528 |
INFO: [Physopt 32-663] Processed net C1/spi_clk_count[0]_i_1_n_0.  Re-placed instance C1/spi_clk_count[0]_i_1
INFO: [Physopt 32-735] Processed net C1/spi_clk_count[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-952.251 |
INFO: [Physopt 32-702] Processed net C1/spi_clk_count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[2].  Re-placed instance keypad/FSM_onehot_columns_reg[2]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-952.048 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[3].  Re-placed instance keypad/FSM_onehot_columns_reg[3]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.845 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[5].  Re-placed instance keypad/FSM_onehot_columns_reg[5]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.642 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[10].  Re-placed instance keypad/FSM_onehot_columns_reg[10]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.589 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[4].  Re-placed instance keypad/FSM_onehot_columns_reg[4]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.536 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[1].  Re-placed instance keypad/FSM_onehot_columns_reg[1]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.525 |
INFO: [Physopt 32-702] Processed net keypad/FSM_onehot_columns_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[9]_9[0].  Re-placed instance ToF/eeprom_data_reg[9][0]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[9]_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.385 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[9]_9[1].  Re-placed instance ToF/eeprom_data_reg[9][1]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[9]_9[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.245 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[9]_9[2].  Re-placed instance ToF/eeprom_data_reg[9][2]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[9]_9[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-951.105 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[9]_9[3].  Re-placed instance ToF/eeprom_data_reg[9][3]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[9]_9[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-950.966 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[9]_9[4].  Re-placed instance ToF/eeprom_data_reg[9][4]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[9]_9[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-950.825 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[9]_9[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net syscon/Q[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Net driver ToF/eeprom_data[2][7]_i_2 was replaced.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-936.969 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[5]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_cnt_reg[0][0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[5][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-927.458 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[8]_8[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/eeprom_data[2][7]_i_2_n_0.  Re-placed instance ToF/eeprom_data[2][7]_i_2
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-924.026 |
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_reg_2[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[9][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.986 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[4]_4[0].  Re-placed instance ToF/eeprom_data_reg[4][0]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[4]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.954 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[4]_4[1].  Re-placed instance ToF/eeprom_data_reg[4][1]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[4]_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.922 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[4]_4[2].  Re-placed instance ToF/eeprom_data_reg[4][2]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[4]_4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.890 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[4]_4[3].  Re-placed instance ToF/eeprom_data_reg[4][3]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[4]_4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.858 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[4]_4[4].  Re-placed instance ToF/eeprom_data_reg[4][4]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[4]_4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.826 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[4]_4[5].  Re-placed instance ToF/eeprom_data_reg[4][5]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[4]_4[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-912.794 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[4]_4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_reg_6[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[4][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-903.651 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[2]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_cnt_reg[0]_0[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[2][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-894.876 |
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_reg_3[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[8][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-885.468 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[6]_6[0].  Re-placed instance ToF/eeprom_data_reg[6][0]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[6]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-885.453 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[6]_6[2].  Re-placed instance ToF/eeprom_data_reg[6][2]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[6]_6[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-885.438 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[6]_6[3].  Re-placed instance ToF/eeprom_data_reg[6][3]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[6]_6[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-885.423 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[6]_6[5].  Re-placed instance ToF/eeprom_data_reg[6][5]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[6]_6[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-885.408 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[6]_6[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_reg_7[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[6][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.649 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[0].  Re-placed instance ToF/eeprom_data_reg[11][0]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.614 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[1].  Re-placed instance ToF/eeprom_data_reg[11][1]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.579 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[2].  Re-placed instance ToF/eeprom_data_reg[11][2]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.544 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[3].  Re-placed instance ToF/eeprom_data_reg[11][3]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.509 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[4].  Re-placed instance ToF/eeprom_data_reg[11][4]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.474 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[5].  Re-placed instance ToF/eeprom_data_reg[11][5]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.439 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[6].  Re-placed instance ToF/eeprom_data_reg[11][6]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.404 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[11]_11[7].  Re-placed instance ToF/eeprom_data_reg[11][7]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[11]_11[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-875.369 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[7]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_reg_4[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[7][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-865.698 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[11]_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/eeprom_data[2][7]_i_2_n_0.  Re-placed instance ToF/eeprom_data[2][7]_i_2
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-863.802 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[0].  Re-placed instance ToF/eeprom_data_reg[12][0]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-863.528 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[1].  Re-placed instance ToF/eeprom_data_reg[12][1]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-863.254 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[2].  Re-placed instance ToF/eeprom_data_reg[12][2]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-864.732 |
INFO: [Physopt 32-702] Processed net C1/spi_clk_count_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net syscon/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net C1/spi_clk_count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keypad/FSM_onehot_columns_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[3].  Re-placed instance ToF/eeprom_data_reg[12][3]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-864.458 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[4].  Re-placed instance ToF/eeprom_data_reg[12][4]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-864.184 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[6].  Re-placed instance ToF/eeprom_data_reg[12][6]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-864.034 |
INFO: [Physopt 32-663] Processed net ToF/eeprom_data_reg[12]_12[7].  Re-placed instance ToF/eeprom_data_reg[12][7]
INFO: [Physopt 32-735] Processed net ToF/eeprom_data_reg[12]_12[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-863.884 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[12]_12[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net syscon/Q[0]_repN_1.  Re-placed instance syscon/reset_counter_reg[31]_replica_1
INFO: [Physopt 32-735] Processed net syscon/Q[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-867.208 |
INFO: [Physopt 32-702] Processed net syscon/Q[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/eeprom_data[2][7]_i_2_n_0.  Re-placed instance ToF/eeprom_data[2][7]_i_2
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-859.992 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[11]_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-854.424 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/i2c/busy_reg_8[0].  Re-placed instance ToF/i2c/eeprom_data[11][7]_i_1
INFO: [Physopt 32-735] Processed net ToF/i2c/busy_reg_8[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-851.304 |
INFO: [Physopt 32-663] Processed net ToF/i2c/busy_reg_1[0].  Re-placed instance ToF/i2c/eeprom_data[12][7]_i_1
INFO: [Physopt 32-735] Processed net ToF/i2c/busy_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-851.390 |
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[3]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/i2c/busy_reg_5[0].  Re-placed instance ToF/i2c/eeprom_data[3][7]_i_1
INFO: [Physopt 32-735] Processed net ToF/i2c/busy_reg_5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-848.454 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[28].  Re-placed instance ToF/SS_cnt_reg[28]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-848.064 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[29].  Re-placed instance ToF/SS_cnt_reg[29]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-847.674 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[30].  Re-placed instance ToF/SS_cnt_reg[30]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-847.284 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[31].  Re-placed instance ToF/SS_cnt_reg[31]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-846.894 |
INFO: [Physopt 32-702] Processed net ToF/i2c/busy_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-846.894 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2001.543 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1877c96d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2001.543 ; gain = 7.438

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.019 | TNS=-846.894 |
INFO: [Physopt 32-702] Processed net C1/spi_clk_count_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net syscon/Q[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net syscon/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.898 | TNS=-837.915 |
INFO: [Physopt 32-663] Processed net keypad/count_reg[1].  Re-placed instance keypad/count_reg[1]
INFO: [Physopt 32-735] Processed net keypad/count_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.898 | TNS=-837.488 |
INFO: [Physopt 32-663] Processed net keypad/count_reg[2].  Re-placed instance keypad/count_reg[2]
INFO: [Physopt 32-735] Processed net keypad/count_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.836 | TNS=-837.061 |
INFO: [Physopt 32-702] Processed net keypad/count_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net syscon/Q[0].  Re-placed instance syscon/reset_counter_reg[31]
INFO: [Physopt 32-735] Processed net syscon/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-837.056 |
INFO: [Physopt 32-702] Processed net syscon/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keypad/count0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[2].  Re-placed instance keypad/FSM_onehot_columns_reg[2]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-836.877 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[3].  Re-placed instance keypad/FSM_onehot_columns_reg[3]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-836.698 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[5].  Re-placed instance keypad/FSM_onehot_columns_reg[5]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-836.519 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[10].  Re-placed instance keypad/FSM_onehot_columns_reg[10]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-836.468 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[1].  Re-placed instance keypad/FSM_onehot_columns_reg[1]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-836.375 |
INFO: [Physopt 32-663] Processed net keypad/FSM_onehot_columns_reg_n_0_[4].  Re-placed instance keypad/FSM_onehot_columns_reg[4]
INFO: [Physopt 32-735] Processed net keypad/FSM_onehot_columns_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-836.282 |
INFO: [Physopt 32-702] Processed net keypad/FSM_onehot_columns_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net syscon/Q[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net syscon/Q[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-830.843 |
INFO: [Physopt 32-81] Processed net syscon/Q[0]_repN_7. Replicated 1 times.
INFO: [Physopt 32-735] Processed net syscon/Q[0]_repN_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-820.445 |
INFO: [Physopt 32-702] Processed net keypad/FSM_onehot_columns_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net syscon/Q[0]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ToF/eeprom_data_reg[12]_12[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net syscon/Q[0]_repN_1.  Re-placed instance syscon/reset_counter_reg[31]_replica_1
INFO: [Physopt 32-735] Processed net syscon/Q[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-819.469 |
INFO: [Physopt 32-663] Processed net ToF/data_wr_reg_n_0_[6].  Re-placed instance ToF/data_wr_reg[6]
INFO: [Physopt 32-735] Processed net ToF/data_wr_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-819.231 |
INFO: [Physopt 32-702] Processed net ToF/rw_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net syscon/Q[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net syscon/Q[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-817.114 |
INFO: [Physopt 32-702] Processed net syscon/Q[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ToF/i2c/busy_reg_1[0]. Critical path length was reduced through logic transformation on cell ToF/i2c/eeprom_data[12][7]_i_1_comp.
INFO: [Physopt 32-735] Processed net ToF/eeprom_data[2][7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-812.658 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[24].  Re-placed instance ToF/SS_cnt_reg[24]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-812.517 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[25].  Re-placed instance ToF/SS_cnt_reg[25]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-812.376 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[26].  Re-placed instance ToF/SS_cnt_reg[26]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-812.235 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[27].  Re-placed instance ToF/SS_cnt_reg[27]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-812.094 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[20].  Re-placed instance ToF/SS_cnt_reg[20]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-811.956 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[21].  Re-placed instance ToF/SS_cnt_reg[21]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-811.818 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[22].  Re-placed instance ToF/SS_cnt_reg[22]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-811.680 |
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[23].  Re-placed instance ToF/SS_cnt_reg[23]
INFO: [Physopt 32-735] Processed net ToF/SS_cnt_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-811.542 |
INFO: [Physopt 32-663] Processed net ToF/data_wr_reg_n_0_[0].  Re-placed instance ToF/data_wr_reg[0]
INFO: [Physopt 32-735] Processed net ToF/data_wr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-811.356 |
INFO: [Physopt 32-663] Processed net ToF/data_wr_reg_n_0_[1].  Re-placed instance ToF/data_wr_reg[1]
INFO: [Physopt 32-735] Processed net ToF/data_wr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-811.170 |
INFO: [Physopt 32-663] Processed net ToF/data_wr_reg_n_0_[4].  Re-placed instance ToF/data_wr_reg[4]
INFO: [Physopt 32-735] Processed net ToF/data_wr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.787 | TNS=-810.984 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net ToF/data_wr_reg_n_0_[5].  Re-placed instance ToF/data_wr_reg[5]
INFO: [Physopt 32-735] Processed net ToF/data_wr_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg_n_0_[0].  Re-placed instance ToF/pause_cnt_reg[0]
INFO: [Physopt 32-735] Processed net ToF/pause_cnt_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg_n_0_[1].  Re-placed instance ToF/pause_cnt_reg[1]
INFO: [Physopt 32-735] Processed net ToF/pause_cnt_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg_n_0_[2].  Re-placed instance ToF/pause_cnt_reg[2]
INFO: [Physopt 32-735] Processed net ToF/pause_cnt_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg_n_0_[3].  Re-placed instance ToF/pause_cnt_reg[3]
INFO: [Physopt 32-735] Processed net ToF/pause_cnt_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg_n_0_[4].  Re-placed instance ToF/pause_cnt_reg[4]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg_n_0_[5].  Re-placed instance ToF/pause_cnt_reg[5]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[6].  Re-placed instance ToF/pause_cnt_reg[6]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[7].  Re-placed instance ToF/pause_cnt_reg[7]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[24].  Re-placed instance ToF/pause_cnt_reg[24]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[25].  Re-placed instance ToF/pause_cnt_reg[25]
INFO: [Physopt 32-702] Processed net keypad/count_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net syscon/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keypad/count0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net XCLK. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net keypad/FSM_onehot_columns_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net syscon/Q[0]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[26].  Re-placed instance ToF/pause_cnt_reg[26]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[27].  Re-placed instance ToF/pause_cnt_reg[27]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[28].  Re-placed instance ToF/pause_cnt_reg[28]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[29].  Re-placed instance ToF/pause_cnt_reg[29]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[30].  Re-placed instance ToF/pause_cnt_reg[30]
INFO: [Physopt 32-663] Processed net ToF/pause_cnt_reg[31].  Re-placed instance ToF/pause_cnt_reg[31]
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[4].  Re-placed instance ToF/SS_cnt_reg[4]
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[5].  Re-placed instance ToF/SS_cnt_reg[5]
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[6].  Re-placed instance ToF/SS_cnt_reg[6]
INFO: [Physopt 32-663] Processed net ToF/SS_cnt_reg[7].  Re-placed instance ToF/SS_cnt_reg[7]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net ToF/data_wr_reg_n_0_[2]. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2001.562 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1b48b6a2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.562 ; gain = 7.457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.562 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.787 | TNS=-808.349 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.400  |        177.902  |           12  |              0  |                   117  |           0  |           2  |  00:00:07  |
|  Total          |          0.400  |        177.902  |           12  |              0  |                   117  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.562 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b48b6a2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.562 ; gain = 7.457
INFO: [Common 17-83] Releasing license: Implementation
452 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.562 ; gain = 7.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2010.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2010.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2010.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2010.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2010.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2010.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5180bdfc ConstDB: 0 ShapeSum: 9bee5fbf RouteDB: 0
Post Restoration Checksum: NetGraph: d7474d9b | NumContArr: d597cec2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 332311197

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2071.211 ; gain = 48.812

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 332311197

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2071.211 ; gain = 48.812

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 332311197

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2071.211 ; gain = 48.812
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a430c38d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.043 ; gain = 73.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.747 | TNS=-779.923| WHS=-0.112 | THS=-3.585 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 798
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 798
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f7797e9a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f7797e9a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 270b813d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2101.645 ; gain = 79.246
Phase 3 Initial Routing | Checksum: 270b813d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2101.645 ; gain = 79.246
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+==========================+
| Launch Setup Clock | Launch Hold Clock  | Pin                      |
+====================+====================+==========================+
| sys_clk_pin        | clk_out2_clk_wiz_0 | ToF/rw_reg/D             |
| sys_clk_pin        | clk_out2_clk_wiz_0 | ToF/i2c/data_rx_reg[7]/D |
| sys_clk_pin        | clk_out2_clk_wiz_0 | ToF/i2c/data_rx_reg[4]/D |
| sys_clk_pin        | clk_out2_clk_wiz_0 | ToF/i2c/data_rx_reg[3]/D |
| sys_clk_pin        | clk_out2_clk_wiz_0 | ToF/i2c/scl_clk_reg/D    |
+--------------------+--------------------+--------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.758 | TNS=-756.243| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22ae02f11

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.758 | TNS=-755.892| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2384dbf91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246
Phase 4 Rip-up And Reroute | Checksum: 2384dbf91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a8546036

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.758 | TNS=-755.892| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 28a242c44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28a242c44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246
Phase 5 Delay and Skew Optimization | Checksum: 28a242c44

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b8492976

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.758 | TNS=-756.047| WHS=0.180  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b8492976

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246
Phase 6 Post Hold Fix | Checksum: 1b8492976

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.472128 %
  Global Horizontal Routing Utilization  = 0.421645 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b8492976

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2101.645 ; gain = 79.246

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b8492976

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.668 ; gain = 80.270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3bf5f66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.668 ; gain = 80.270

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.758 | TNS=-756.047| WHS=0.180  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f3bf5f66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.668 ; gain = 80.270
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 152dfe66d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.668 ; gain = 80.270
Ending Routing Task | Checksum: 152dfe66d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2102.668 ; gain = 80.270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
471 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.668 ; gain = 92.277
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
481 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2112.562 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2112.562 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.562 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2112.562 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2112.562 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2112.562 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2112.562 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/ECE_524L/Final Project/Final Project/Final Project.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2497.500 ; gain = 384.938
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 01:02:51 2024...
