{
    "//": "Basics",
    "DESIGN_NAME": "pm32",
    "VERILOG_FILES": "./my_designs/pm32/pm32.v",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk"

}
