{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/friyk/DSL-30.110/blob/main/T03/T03_CmodA7_UART_ADC.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "YRZDBQE42LDt"
      },
      "source": [
        "# T03 - CMOD A7 UART & ADC\n",
        "\n",
        "|Group members|Student ID|\n",
        "|---|---|\n",
        "|Chua Kevin Subong|1007002|\n",
        "|Kaung Khant Htet|1003437|\n",
        "|Ng Au Hern Wesley|1006888|\n",
        "|Pan Ziyue|1006658|\n",
        "|Shum Hei Lam|1009861|\n",
        "\n",
        "## [Github Repo](https://github.com/friyk/DSL-30.110/tree/main/T03)\n",
        "\n",
        "## Objective  \n",
        "Develop a Verilog-based ADC driver for the **CMOD A7 FPGA board** to interface with an SPI-based **MCP3202 ADC** (on a PMOD extension board). The project includes:  \n",
        "- Displaying ADC results on a 4-digit 7-segment display.  \n",
        "- Transmitting data to a PC via UART.  \n",
        "\n",
        "---\n",
        "\n",
        "## Key Features  \n",
        "1. **Reset Functionality**  \n",
        "   - Press **BTN1** to reset the system and reinitialize components.  \n",
        "\n",
        "2. **SPI ADC Driver**  \n",
        "   - Interface with MCP3202 ADC via SPI protocol.  \n",
        "   - Ensure accurate timing and data handling for sampling.  \n",
        "\n",
        "3. **ADC Value Display**  \n",
        "   - Process sampled data and display results on the 7-segment display.  \n",
        "\n",
        "4. **UART Transmission**  \n",
        "   - Transmit ADC data to a PC with configurable baud rate (e.g., 115200).  \n",
        "\n",
        "---\n",
        "\n",
        "## Deliverables  \n",
        "- **Verilog Code** for:  \n",
        "  - SPI ADC driver  \n",
        "  - 7-segment display controller  \n",
        "  - UART transmitter  \n",
        "- **Demonstration Video** (MP4, ≤1 min) showing:  \n",
        "  - Light sensor sampling → 7-segment display  \n",
        "  - Light sensor sampling → UART transmission to PC  \n",
        "  - Customized feature (optional)  \n",
        "\n",
        "---\n",
        "\n",
        "## Instructions  \n",
        "\n",
        "### Hardware Preparation  \n",
        "1. **7-Segment Display**  \n",
        "   - Use the **3642AS-1** 4-digit display.\n",
        "\n",
        "| FPGA Pin  | Segment/Digit Pin | Segment Label    |\n",
        "|-----------|-------------------|------------------|\n",
        "| PIO48     | 7                 | Segment-B        |\n",
        "| PIO47     | 8                 | Dig3 (Digit 3)   |\n",
        "| PIO46     | 9                 | Dig2 (Digit 2)   |\n",
        "| PIO45     | 10                | Segment-F        |\n",
        "| PIO44     | 11                | Segment-A        |\n",
        "| PIO43     | 12                | Dig1 (Digit 1)   |\n",
        "| PIO42     | 1                 | Segment-E        |\n",
        "| PIO41     | 2                 | Segment-D        |\n",
        "| PIO40     | 3                 | Segment-DP       |\n",
        "| PIO39     | 4                 | Segment-C        |\n",
        "| PIO38     | 5                 | Segment-G        |\n",
        "| PIO37     | 6                 | Dig4 (Digit 4)   |\n",
        "\n",
        "   - Connection Demo\n",
        "   ![Connect Schematic](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/figure/T03_Connect.JPEG?raw=1)\n",
        "\n",
        "2. **MCP3202 ADC Extension Board**  \n",
        "   - Channel selection via SW1:  \n",
        "     - **Left**: External signals (EX0/EX1 → CH0/CH1)  \n",
        "     - **Right**: Onboard NTC (temp sensor) and LIGHT (ambient light sensor) → CH1/CH0.\n",
        "     - **[Schematic](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Figure/Schematic_M2_Temp_Light_Sensor.pdf)**: https://github.com/pe8sutd/Colab_DSL_Practice25/blob/0865141e546e601a029f7c385b6bd2fd61b6fdb0/Demo_Code/T03_CmodA7_Uart_ADC/Figure/Schematic_M2_Temp_Light_Sensor.pdf\n",
        "\n",
        "     ![Ext Board Schematic](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/figure/T03_Ext.png?raw=1)\n",
        "\n",
        "### FPGA Project  \n",
        "1. **Vivado Setup**  \n",
        "   - Create a project for **CMOD A7-35T**.  \n",
        "\n",
        "2. **Verilog Implementation**  \n",
        "\n",
        "3. **Constraint File (.xdc)**  \n",
        "\n",
        "4. **Bitstream & Programming**  \n",
        "   - Generate and flash the bitstream to the FPGA.  \n",
        "\n",
        "5. **Testing & Documentation**  \n",
        "   - Debug using onboard LEDs/UART output.  \n",
        "\n",
        "---\n",
        "\n",
        "## Simulation on Colab\n",
        "[![Open in Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/github/pe8sutd/Colab_DSL_Practice25/blob/main/Simulation/simT03_CmodA7_UART_ADC.ipynb)\n",
        "\n",
        "---\n",
        "\n",
        "## Deadline  \n",
        "- Submit via edimension by the specified due date.  \n",
        "\n",
        "---\n",
        "\n",
        "## Grading  \n",
        "- **Functionality** (50%): SPI/UART accuracy, display working.  \n",
        "- **Code Clarity** (30%): Clean Verilog, proper constraints.  \n",
        "- **Documentation** (20%): Report, diagrams, challenges.  \n",
        "- **Bonus**: Innovativeness (up to +30%).  \n",
        "\n",
        "- The report should present how AI is used in the design (if applicable). The guideline: [![Open in Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/G01_Used_of_AI_in_Design.ipynb)\n",
        "\n",
        "\n",
        "---\n",
        "\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# Submission\n"
      ],
      "metadata": {
        "id": "h2bpCTQ68tWQ"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Wiring\n",
        "\n",
        "![Wiring Diagram](https://github.com/friyk/DSL-30.110/blob/main/T03/photo_2025-04-03_12-37-07.jpg?raw=true)"
      ],
      "metadata": {
        "id": "cm7spogp90dR"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "  ## **Verilog Code** for:  \n",
        "\n",
        "\n"
      ],
      "metadata": {
        "id": "q17hHu_s-RZG"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "  ### 7 segment display controller"
      ],
      "metadata": {
        "id": "eFbbmOi8BQ8h"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%verilog\n",
        "// `timescale 1ns / 1ps\n",
        "//////////////////////////////////////////////////////////////////////////////////\n",
        "// Engineer: MaoYang\n",
        "// Create Date: 18.03.2024 11:57:44\n",
        "// Module Name: drv_segment\n",
        "//////////////////////////////////////////////////////////////////////////////////\n",
        "\n",
        "module drv_segment(\n",
        "    input rstn,\n",
        "    input clk500hz,\n",
        "    input [15:0] bcd_num,\n",
        "    output [3:0] an,\n",
        "    output [7:0] segment\n",
        ");\n",
        "\n",
        "reg [7:0] segment_r;\n",
        "reg [3:0] an_r;\n",
        "assign segment = ~ segment_r;\n",
        "reg [3:0] cur_num_r;        //Register - BCD Number Display at this moment;\n",
        "assign an = ~an_r;\n",
        "//Drive 7Segment Anode;\n",
        "//When an_r == 0001, DIG4 will turn on;\n",
        "//When an_r == 0001, at posedge clk500hz, an_r will be set to 0010(DIG3 ON);\n",
        "//When an_r == 0010, at posedge clk500hz, an_r will be set to 0100(DIG2 ON);\n",
        "//....\n",
        "//DIG4 -> DIG3 -> DIG2 -> DIG1 -> DIG4 -> DIG3 -> DIG2 -> ...;\n",
        "always @(negedge rstn,posedge clk500hz)begin\n",
        "    if(!rstn)begin\n",
        "        an_r <= 4'b0000;    //When system reset, empty all display;\n",
        "    end\n",
        "    else begin\n",
        "        case(an_r)\n",
        "        4'b0001: an_r <= 4'b0010;   //DISPLAY ON DIG3\n",
        "        4'b0010: an_r <= 4'b0100;   //DISPLAY ON DIG2\n",
        "        4'b0100: an_r <= 4'b1000;   //DISPLAY ON DIG1\n",
        "        default: an_r <= 4'b0001;   //DISPLAY ON DIG4\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "//When DIG4 on, BCD Number Display at this moment is bcd_num[3:0];  (i.e Stop Watch - Second Unit)\n",
        "//When DIG3 on, BCD Number Display at this moment is bcd_num[7:4];  (i.e Stop Watch - Second Decade)\n",
        "//When DIG2 on, BCD Number Display at this moment is bcd_num[11:8]; (i.e Stop Watch - Minute Unit)\n",
        "//When DIG1 on, BCD Number Display at this moment is bcd_num[15:12];(i.e Stop Watch - Minute Decade)\n",
        "always @(an_r,bcd_num)begin\n",
        "    case(an_r)\n",
        "        4'b0001: cur_num_r <= bcd_num[3:0];\n",
        "        4'b0010: cur_num_r <= bcd_num[7:4];\n",
        "        4'b0100: cur_num_r <= bcd_num[11:8];\n",
        "        4'b1000: cur_num_r <= bcd_num[15:12];\n",
        "        default: cur_num_r <= 4'b0;\n",
        "    endcase\n",
        "end\n",
        "\n",
        "//Decode BCD NUM into corrosponding 7Segment Code;\n",
        "always @(cur_num_r) begin\n",
        "    case(cur_num_r)\n",
        "        4'h0:segment_r <= 8'hc0;    //NUM \"0\"\n",
        "        4'h1:segment_r <= 8'hf9;    //NUM \"1\"\n",
        "        4'h2:segment_r <= 8'ha4;    //NUM \"2\"\n",
        "        4'h3:segment_r <= 8'hb0;    //NUM \"3\"\n",
        "        4'h4:segment_r <= 8'h99;    //NUM \"4\"\n",
        "        4'h5:segment_r <= 8'h92;    //NUM \"5\"\n",
        "        4'h6:segment_r <= 8'h82;    //NUM \"6\"\n",
        "        4'h7:segment_r <= 8'hF8;    //NUM \"7\"\n",
        "        4'h8:segment_r <= 8'h80;    //NUM \"8\"\n",
        "        4'h9:segment_r <= 8'h90;    //NUM \"9\"\n",
        "        4'ha:segment_r <= 8'h88;    //NUM \"A\" - HEX NUMBER DISPLAY\n",
        "        4'hb:segment_r <= 8'h83;    //NUM \"b\"\n",
        "        4'hc:segment_r <= 8'hc6;    //NUM \"C\"\n",
        "        4'hd:segment_r <= 8'ha1;    //NUM \"D\"\n",
        "        4'he:segment_r <= 8'h86;    //NUM \"E\"\n",
        "        4'hf:segment_r <= 8'h8e;    //NUM \"F\"\n",
        "        default: segment_r <= 8'hff;\n",
        "    endcase\n",
        "end\n",
        "\n",
        "endmodule\n"
      ],
      "metadata": {
        "id": "rw3L3acY__4r"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### SPI ADC driver"
      ],
      "metadata": {
        "id": "6RWb1GWDA_L3"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%verilog\n",
        "/*\n",
        " * Module: drv_mcp3202\n",
        " * Date : 2024/03/21\n",
        " * Author : Maoyang\n",
        " * Description:\n",
        " * This Verilog module implements an SPI interface for the MCP3202 Analog-to-Digital Converter (ADC).\n",
        " * It manages the communication process through a finite state machine (FSM) to read analog data and convert it to a digital format.\n",
        " *\n",
        " * Inputs:\n",
        " * - rstn: Active low reset signal.\n",
        " * - clk: Clock signal.\n",
        " * - ap_ready: Signal indicating the application is ready for data processing.\n",
        " * - mode: 2-bit input to select the ADC channel and configuration.\n",
        " *          localparam  SINGLE_CHAN0   = 2'b10; - CHANNEL 0;\n",
        " *          localparam  SINGLE_CHAN1   = 2'b11; - CHANNEL 1;\n",
        " *          localparam  DIFFER_CHAN01  = 2'b00;  - DIFFERENTIAL CHANNEL 01\n",
        " *          localparam  DIFFER_CHAN10  = 2'b01;  - DIFFERENTIAL CHANNEL 10\n",
        " * - port_din: Serial data input from the ADC.\n",
        " *\n",
        " * Outputs:\n",
        " * - ap_vaild: Signal that indicates valid data is available.\n",
        " * - data: 12-bit output holding the ADC conversion result.\n",
        " * - port_dout: Serial data output to the ADC.\n",
        " * - port_clk: Clock signal for the ADC.\n",
        " * - port_cs: Chip select signal for the ADC, active low.\n",
        " *\n",
        " * Functionality:\n",
        " * - The module configures the ADC based on the mode input.\n",
        " * - It uses an FSM to control the SPI communication process, including sending control bits, reading the ADC data, and signaling when new data is available.\n",
        " * - The ADC conversion result is made available as a 12-bit output.\n",
        " * - The module ensures synchronization with the external ADC device through careful management of clock and control signals.\n",
        " *\n",
        " * Implementation Details:\n",
        " * - The Data_Transmit wire is used to send control signals to the ADC.\n",
        " * - The Data_Receive register captures the ADC output.\n",
        " * - The FSM transitions through several states (IDLE, WRITE, READ, STOP) to manage the entire data transfer process.\n",
        " * - The cnter_writ and cnter_read registers are used to track progress through the transmit and receive phases, respectively.\n",
        " */\n",
        "\n",
        "module drv_mcp3202(\n",
        "    input rstn,\n",
        "    input clk,\n",
        "    input   ap_ready,\n",
        "    output  reg ap_vaild,\n",
        "    input   [1:0] mode,\n",
        "    output  [11:0] data,\n",
        "\n",
        "    input   port_din,\n",
        "    output  reg port_dout,\n",
        "    output  port_clk,\n",
        "    output  reg port_cs\n",
        ");\n",
        "\n",
        "wire    [3:0]      Data_Transmit; // 4 bits CONTROL;\n",
        "reg     [12:0]     Data_Receive;  // 1 bit NULL + 12 bits DATA;\n",
        "\n",
        "assign Data_Transmit[3]    = 1'b1;\n",
        "assign Data_Transmit[0]    = 1'b1;\n",
        "assign Data_Transmit[2:1] = mode;\n",
        "\n",
        "reg [1:0]   fsm_statu,fsm_next;\n",
        "localparam FSM_IDLE = 2'b00;\n",
        "localparam FSM_WRIT = 2'b10;\n",
        "localparam FSM_READ = 2'b11;\n",
        "localparam FSM_STOP = 2'b01;\n",
        "\n",
        "reg [1:0] cnter_writ;\n",
        "reg [3:0] cnter_read;\n",
        "\n",
        "//FSM statu transfer;\n",
        "always @(posedge clk, negedge rstn) begin\n",
        "    if (!rstn)  fsm_statu <= FSM_IDLE;\n",
        "    else        fsm_statu <= fsm_next;\n",
        "end\n",
        "\n",
        "//FSM Transfer Condition;\n",
        "always @(*)begin\n",
        "    if(!rstn) fsm_next <= FSM_IDLE;\n",
        "    else begin\n",
        "        case (fsm_statu)\n",
        "            FSM_IDLE : fsm_next <= (ap_ready)? FSM_WRIT : FSM_IDLE;\n",
        "            FSM_WRIT : fsm_next <= (2'd0 == cnter_writ)? FSM_READ : FSM_WRIT;\n",
        "            FSM_READ : fsm_next <= (2'd0 == cnter_read)? FSM_STOP : FSM_READ;\n",
        "            FSM_STOP : fsm_next <= (!ap_ready)? FSM_STOP : FSM_IDLE;\n",
        "            default  : fsm_next <= FSM_IDLE;\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "//FSM Output - SPI Write Data\n",
        "always @(negedge rstn,negedge clk)begin\n",
        "    if (!rstn) begin\n",
        "        cnter_writ  <= 2'd3;\n",
        "        port_dout   <= 1'b1;\n",
        "        port_cs     <= 1'b1;\n",
        "    end else begin\n",
        "        case (fsm_statu)\n",
        "            FSM_IDLE : begin\n",
        "                cnter_writ  <= 2'd3;\n",
        "                port_dout   <= 1'b1;\n",
        "                port_cs     <= 1'b1;\n",
        "            end\n",
        "            FSM_WRIT : begin\n",
        "                port_cs     <= 1'b0;\n",
        "                port_dout   <= Data_Transmit[cnter_writ];\n",
        "                cnter_writ  <= cnter_writ - 1'b1;\n",
        "            end\n",
        "            FSM_READ : begin\n",
        "                port_cs     <= 1'b0;\n",
        "                port_dout   <= 1'b1;\n",
        "            end\n",
        "            FSM_STOP : port_cs     <= 1'b1;\n",
        "            default  : ;\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "//FSM Output - SPI Read  Data\n",
        "always @(negedge rstn,posedge clk)begin\n",
        "    if (!rstn) begin\n",
        "        cnter_read  <= 4'd13;\n",
        "        Data_Receive <= 13'h00;\n",
        "        ap_vaild = 1'b0;\n",
        "    end else begin\n",
        "        case (fsm_statu)\n",
        "            FSM_IDLE : begin\n",
        "                ap_vaild = 1'b0;\n",
        "                cnter_read  <= 4'd13;\n",
        "            end\n",
        "            FSM_WRIT : begin\n",
        "                Data_Receive <= 13'h00;\n",
        "            end\n",
        "            FSM_READ : begin\n",
        "                cnter_read <= cnter_read - 1'b1;\n",
        "                Data_Receive[cnter_read] <= port_din;\n",
        "            end\n",
        "            FSM_STOP : ap_vaild = 1'b1;\n",
        "            default  : ;\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "assign port_clk = clk | port_cs;\n",
        "assign data = Data_Receive[11:0];\n",
        "\n",
        "endmodule"
      ],
      "metadata": {
        "id": "kiG_uxlZBBgc"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### UART Transmitter"
      ],
      "metadata": {
        "id": "Eg2elgF9BTDi"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%verilog\n",
        "// Module Name: uart_tx\n",
        "// Date : 2024/03/24\n",
        "// Version : V0.1\n",
        "// Author : Maoyang\n",
        "// Description: Implements a UART transmitter with optional parity bit functionality. This module encodes and transmits\n",
        "// data over a serial line using the UART protocol. It supports transmitting data with start, stop, and optional parity bits,\n",
        "// and signals the completion of transmission.\n",
        "\n",
        "// Inputs:\n",
        "// clk: System clock signal for synchronizing the transmission process (Baud Rate).\n",
        "// ap_rstn: Asynchronous, active low reset signal to initialize or reset the module's internal states.\n",
        "// ap_ready: Input signal indicating readiness to start data transmission. When high, transmission begins.\n",
        "// pairty: Input signal to enable (when high) or disable (when low) parity bit generation and transmission.\n",
        "// data: 8-bit data input to be transmitted over UART.\n",
        "\n",
        "// Outputs:\n",
        "// ap_vaild: Output signal that indicates the completion of a data transmission cycle.\n",
        "// tx: Serial output transmitting the encoded data along with start, stop, and optional parity bits.\n",
        "\n",
        "// Local Parameters:\n",
        "// FSM_IDLE, FSM_STAR, FSM_TRSF, FSM_PARI, FSM_STOP: Represent the states of the finite state machine (FSM) controlling\n",
        "// the UART transmission process, from idle, through start bit, data transmission, optional parity bit, and stop bit.\n",
        "\n",
        "// Internal Registers:\n",
        "// fsm_statu: Holds the current state of the FSM.\n",
        "// fsm_next: Determines the next state of the FSM based on the current state and input signals.\n",
        "// cnter: Counter used during the data transmission state to index through the data bits.\n",
        "\n",
        "// Behavioral Blocks:\n",
        "// 1. fsm statu transfer: Sequential logic block that updates the current state of the FSM on each positive clock edge or\n",
        "//    on negative edge of ap_rstn. Resets to FSM_IDLE on reset.\n",
        "// 2. fsm conditional transfer: Combinatorial logic block that determines the next state of the FSM based on current\n",
        "//    conditions like ap_ready signal, counter value, and parity configuration.\n",
        "// 3. fsm - output: Sequential logic block that performs actions based on the current FSM state, including setting the\n",
        "//    tx output according to the data bits, generating a parity bit if enabled, and indicating the end of transmission\n",
        "//    through ap_vaild signal. Also handles the initialization of internal signals on reset.\n",
        "\n",
        "// Note: This module is designed to be synthesized and integrated into larger systems requiring UART transmission\n",
        "// capabilities, with configurable support for parity bit for error detection.\n",
        "module drv_uart_tx(\n",
        "    input   clk,\n",
        "    input   ap_rstn,\n",
        "    input   ap_ready,\n",
        "    output  reg ap_vaild,\n",
        "    output  reg tx,\n",
        "    input   pairty,\n",
        "    input  [7:0] data\n",
        ");\n",
        "\n",
        "localparam  FSM_IDLE = 3'b000,\n",
        "            FSM_STAR = 3'b001,\n",
        "            FSM_TRSF = 3'b010,\n",
        "            FSM_PARI = 3'b011,\n",
        "            FSM_STOP = 3'b100;\n",
        "\n",
        "reg [2:0] fsm_statu;\n",
        "reg [2:0] fsm_next;\n",
        "reg [2:0] cnter;\n",
        "\n",
        "//fsm statu transfer;\n",
        "always @(posedge clk, negedge ap_rstn) begin\n",
        "    if (!ap_rstn)begin\n",
        "        fsm_statu <= FSM_IDLE;\n",
        "    end else begin\n",
        "        fsm_statu <= fsm_next;\n",
        "    end\n",
        "end\n",
        "\n",
        "//fsm conditional transfer;\n",
        "always @(*)begin\n",
        "    if(!ap_rstn)begin\n",
        "        fsm_next <= FSM_IDLE;\n",
        "    end else begin\n",
        "        case(fsm_statu)\n",
        "            FSM_IDLE:begin\n",
        "                fsm_next <= (ap_ready) ? FSM_STAR : FSM_IDLE;\n",
        "            end\n",
        "            FSM_STAR: fsm_next <= FSM_TRSF;\n",
        "            FSM_TRSF:begin\n",
        "                fsm_next <= (cnter == 3'h7) ? (pairty?FSM_PARI:FSM_STOP) : FSM_TRSF;\n",
        "            end\n",
        "            FSM_PARI: fsm_next <= FSM_STOP;\n",
        "            FSM_STOP:begin\n",
        "                fsm_next <= (!ap_ready) ? FSM_IDLE : FSM_STOP;\n",
        "            end\n",
        "            default: fsm_next <= FSM_IDLE;\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "//fsm - output\n",
        "always @(posedge clk, negedge ap_rstn)begin\n",
        "    if(!ap_rstn)begin\n",
        "        ap_vaild <= 1'b0;\n",
        "        tx <= 1'b1;\n",
        "        cnter <= 3'h0;\n",
        "    end else begin\n",
        "        case (fsm_statu)\n",
        "            FSM_IDLE: begin\n",
        "                tx <= 1'b1;\n",
        "                ap_vaild <= 1'b0;\n",
        "            end\n",
        "            FSM_STAR: begin\n",
        "                tx <= 1'b0;\n",
        "                cnter <= 3'h0;\n",
        "            end\n",
        "            FSM_TRSF: begin\n",
        "                tx <= data[cnter];\n",
        "                cnter <= cnter + 1'b1;\n",
        "            end\n",
        "            FSM_PARI: tx <= (^data); //Parity Check - ODD Check;\n",
        "            FSM_STOP: begin\n",
        "                tx <= 1'b1;         //Stop Bit;\n",
        "                ap_vaild <= 1'b1;\n",
        "            end\n",
        "        endcase\n",
        "    end\n",
        "end\n",
        "\n",
        "endmodule"
      ],
      "metadata": {
        "id": "ob6-rq_XBVqV"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## top_module"
      ],
      "metadata": {
        "id": "jC41N-GnMeu6"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%verilog\n",
        "/*\n",
        " * Module: top_module\n",
        " * Date : 2024/03/21\n",
        " * Author : Maoyang\n",
        " * Description:\n",
        " * This top-level module integrates various components to demonstrate a complete system design,\n",
        " * including a clock divider, a 7-segment display driver, and an external ADC (Analog-to-Digital Converter) MCP3202 interface.\n",
        " * The system operates based on the input from a system clock (sysclk) and two buttons (btn).\n",
        " *\n",
        " * Inputs:\n",
        " * - sysclk: The system clock input.\n",
        " * - btn: 2-button input for system control. btn[1] is used as a reset signal.\n",
        " * - adc_dout: Digital output from the MCP3202 ADC.\n",
        " *\n",
        " * Outputs:\n",
        " * - pio37 to pio48: Pins connected to a 7-segment display for displaying ADC data.\n",
        " * - led: 2-bit LED output for indicating system status or errors (not implemented in the given code).\n",
        " * - adc_din: Serial data input to the ADC.\n",
        " * - adc_clk: Clock signal for the ADC.\n",
        " * - adc_csn: Chip select signal for the ADC, active low.\n",
        " *\n",
        " * Functionality:\n",
        " * 1. The module starts with configuring the system reset based on the btn[1] input.\n",
        " * 2. It then sets up three clock dividers to generate different frequencies needed for the 7-segment display and the ADC.\n",
        " * 3. The 7-segment display is driven by the `drv_segment` module, which updates the display based on the ADC data.\n",
        " * 4. The MCP3202 ADC is configured to operate in single channel mode (CHANNEL 0), with a 2MHz clock.\n",
        " * 5. ADC sampling occurs at a frequency of 1Hz, triggered by the CLK1Hz signal. When new ADC data is valid (adc_vaild), it is displayed on the 7-segment display.\n",
        " *\n",
        " * Implementation Details:\n",
        " * - Clock division is achieved using instances of the `clock_div` module, parameterized to produce the required frequencies for the ADC and the 7-segment display.\n",
        " * - The 7-segment display configuration and updating are handled by the `drv_segment` module.\n",
        " * - The `drv_mcp3202` module interfaces with the MCP3202 ADC, handling the SPI communication and data conversion process.\n",
        " * - The ADC sampling and display update logic is implemented in an always block, which reacts to the ADC's valid data signal and the 1Hz clock signal.\n",
        " *\n",
        " * Notes:\n",
        " * - This module demonstrates handling of digital and analog inputs, clock management, and driving peripheral devices in a hardware description language.\n",
        " */\n",
        "module top_module(\n",
        "        input sysclk,\n",
        "        input [1:0] btn,\n",
        "        output pio37,\n",
        "        output pio38,\n",
        "        output pio39,\n",
        "        output pio40,\n",
        "        output pio41,\n",
        "        output pio42,\n",
        "        output pio43,\n",
        "        output pio44,\n",
        "        output pio45,\n",
        "        output pio46,\n",
        "        output pio47,\n",
        "        output pio48,\n",
        "        output [1:0] led,\n",
        "        //External ADC MCP3202 Pin;\n",
        "        output adc_din,\n",
        "        output adc_clk,\n",
        "        output adc_csn,\n",
        "        input  adc_dout,\n",
        "        //UART Tx Pin;\n",
        "        output uart_rxd_out\n",
        ");\n",
        "\n",
        "//RESET SYSTEM CONFIG;\n",
        "wire rstn;\n",
        "assign rstn = ~btn[1];\n",
        "\n",
        "//CLOCK TREE CONFIG;\n",
        "wire CLK500Hz,CLK1Hz,CLK_ADC,CLK_UART,CLK2Hz;\n",
        "\n",
        "clock_div clk_div_u1(rstn,sysclk,CLK500Hz);\n",
        "clock_div clk_div_u2(rstn,CLK500Hz,CLK1Hz);\n",
        "clock_div clk_div_u3(rstn,sysclk,CLK_ADC);\n",
        "clock_div clk_div_u4(rstn,sysclk,CLK_UART);\n",
        "clock_div clk_div_u5(rstn,sysclk,CLK2Hz);\n",
        "\n",
        "defparam clk_div_u1.FREQ_INPUT  = 12_000_000;\n",
        "defparam clk_div_u1.FREQ_OUTPUT = 500;\n",
        "defparam clk_div_u2.FREQ_INPUT  = 500;\n",
        "defparam clk_div_u2.FREQ_OUTPUT = 1;\n",
        "defparam clk_div_u3.FREQ_INPUT  = 12_000_000;\n",
        "defparam clk_div_u3.FREQ_OUTPUT = 2_000_000;\n",
        "defparam clk_div_u4.FREQ_INPUT  = 12_000_000;\n",
        "defparam clk_div_u4.FREQ_OUTPUT = 9600;\n",
        "defparam clk_div_u5.FREQ_INPUT  = 12_000_000;\n",
        "defparam clk_div_u5.FREQ_OUTPUT = 2;\n",
        "\n",
        "//7SEGMENT DISPLAY CONFIG;\n",
        "reg [11:0] Segment_data;\n",
        "drv_segment segment_u0(rstn,CLK500Hz,{4'h0,Segment_data},{pio43,pio46,pio47,pio37},{pio40,pio38,pio45,pio42,pio41,pio39,pio48,pio44});\n",
        "\n",
        "//EXTERNAL ADC MCP3202 CONFIG;\n",
        "// DRV FREQ : 2MHZ;\n",
        "// CHANNEL : ONLY CHANNEL 0;\n",
        "localparam  SINGLE_CHAN0  = 2'b10;\n",
        "localparam  SINGLE_CHAN1  = 2'b11;\n",
        "\n",
        "reg adc_ready;\n",
        "wire adc_vaild;\n",
        "wire [11:0] adc_data;\n",
        "\n",
        "drv_mcp3202 drv_mcp3202_u0(\n",
        "    .rstn(rstn),\n",
        "    .clk(CLK_ADC),\n",
        "    .ap_ready(adc_ready),\n",
        "    .ap_vaild(adc_vaild),\n",
        "    .mode(SINGLE_CHAN0),\n",
        "    .data(adc_data),\n",
        "\n",
        "    .port_din(adc_dout),\n",
        "    .port_dout(adc_din), //adc_din\n",
        "    .port_clk(adc_clk),\n",
        "    .port_cs(adc_csn)\n",
        ");\n",
        "\n",
        "// ADC SAMPLING EVENT (FREQ:1HZ)\n",
        "always @(negedge rstn, posedge adc_vaild,posedge CLK1Hz) begin\n",
        "    if(!rstn) begin\n",
        "        adc_ready <= 1'b0;\n",
        "        Segment_data <= 12'hABC;\n",
        "    end else begin\n",
        "        if(adc_vaild) begin\n",
        "            Segment_data <= adc_data;\n",
        "            adc_ready <= 1'b0;\n",
        "        end\n",
        "        else begin\n",
        "            adc_ready <= 1'b1;\n",
        "        end\n",
        "    end\n",
        "end\n",
        "\n",
        "\n",
        "//UART Tx Event Config (FREQ:9600)\n",
        "\n",
        "reg uart_ready;\n",
        "wire uart_vaild;\n",
        "reg [7:0] uart_data;\n",
        "reg hl_sel;\n",
        "\n",
        "drv_uart_tx drv_uart_u0(\n",
        "    .clk(CLK_UART),\n",
        "    .ap_rstn(rstn),\n",
        "    .ap_ready(uart_ready),\n",
        "    .ap_vaild(uart_vaild),\n",
        "    .tx(uart_rxd_out),\n",
        "    .pairty(1'b0),\n",
        "    .data(uart_data)\n",
        ");\n",
        "\n",
        "always @(negedge rstn, posedge uart_vaild,negedge CLK2Hz) begin\n",
        "    if(!rstn) begin\n",
        "        uart_ready <= 1'b0;\n",
        "        hl_sel <= 1'b0;\n",
        "    end else begin\n",
        "        if(uart_vaild) begin\n",
        "            uart_data <= (hl_sel)? {4'h0, Segment_data[11:8]}: Segment_data[7:0];\n",
        "            uart_ready   <= 1'b0;\n",
        "        end\n",
        "        else begin\n",
        "            uart_ready  <= 1'b1;\n",
        "            hl_sel      <= ~hl_sel;\n",
        "        end\n",
        "    end\n",
        "end\n",
        "\n",
        "\n",
        "endmodule"
      ],
      "metadata": {
        "id": "VOWf4wWzMbO3"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "# **Demonstration Video**\n",
        "\n",
        "Python code to place the video for easier viewing within the notebook was generated by Gemini."
      ],
      "metadata": {
        "id": "9RgE8x0TLXER"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Reset functionality\n",
        "\n",
        "FPGA system and components are reset and reinitialised when the reset button is hit."
      ],
      "metadata": {
        "id": "ICPrlsq1CIxd"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from IPython.display import HTML\n",
        "\n",
        "# Replace with your GitHub video URL\n",
        "video_url = \"https://github.com/friyk/DSL-30.110/blob/main/T03/Reset%20Button.mp4?raw=true\"\n",
        "\n",
        "# Embed the video using HTML\n",
        "HTML(\"\"\"\n",
        "<video width=\"640\" height=\"480\" controls>\n",
        "  <source src=\"{0}\" type=\"video/mp4\">\n",
        "</video>\n",
        "\"\"\".format(video_url))"
      ],
      "metadata": {
        "id": "cY7IcHqhCKrP",
        "outputId": "27e14d94-5869-4d6e-9ece-6501d1093a82",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 501
        }
      },
      "execution_count": 12,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "\n",
              "<video width=\"640\" height=\"480\" controls>\n",
              "  <source src=\"https://github.com/friyk/DSL-30.110/blob/main/T03/Reset%20Button.mp4?raw=true\" type=\"video/mp4\">\n",
              "</video>\n"
            ]
          },
          "metadata": {},
          "execution_count": 12
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Light sensor sampling → 7-segment display  \n",
        "\n",
        "Light sensor covered: Value on 7-segment display increases from 0Cxx to 0Fxx\n",
        "\n",
        "Light sensor uncovered: Value on 7-segment display decreases from 0Fxx to 0Dxx\n",
        "\n",
        "\n"
      ],
      "metadata": {
        "id": "rm6fOCSTGNwW"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from IPython.display import HTML\n",
        "\n",
        "# Replace with your GitHub video URL\n",
        "video_url = \"https://github.com/friyk/DSL-30.110/blob/main/T03/Sensor%20to%20segment.mp4?raw=true\"\n",
        "# Embed the video using HTML\n",
        "HTML(\"\"\"\n",
        "<video width=\"640\" height=\"480\" controls>\n",
        "  <source src=\"{0}\" type=\"video/mp4\">\n",
        "</video>\n",
        "\"\"\".format(video_url))"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 501
        },
        "id": "GB8dDw31G8M9",
        "outputId": "42352dff-6f09-4858-d156-1c7930d06ff6"
      },
      "execution_count": 13,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "\n",
              "<video width=\"640\" height=\"480\" controls>\n",
              "  <source src=\"https://github.com/friyk/DSL-30.110/blob/main/T03/Sensor%20to%20segment.mp4?raw=true\" type=\"video/mp4\">\n",
              "</video>\n"
            ]
          },
          "metadata": {},
          "execution_count": 13
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Light sensor sampling → UART transmission to PC  \n",
        "\n",
        "Readings from Serial Debug Assistant coincide with the readings from 7-segment display.\n",
        "\n",
        "It can be seen that the serial monitor displays the readings 1 clock cycle behind the 7-segment display.\n",
        "\n",
        "This can be due to latency caused by internal registers within the UART transmitter buffering and serially transmitting data bits."
      ],
      "metadata": {
        "id": "NxArBQUGB2OL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from IPython.display import HTML\n",
        "\n",
        "# Replace with your GitHub video URL\n",
        "video_url = \"https://github.com/friyk/DSL-30.110/blob/main/T03/IMG_5148.MOV?raw=true\"\n",
        "# Embed the video using HTML\n",
        "HTML(\"\"\"\n",
        "<video width=\"480\" height=\"960\" controls>\n",
        "  <source src=\"{0}\" type=\"video/mp4\">\n",
        "</video>\n",
        "\"\"\".format(video_url))"
      ],
      "metadata": {
        "id": "HsZfu9qsB88_",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 981
        },
        "outputId": "93866b3d-cf9e-4063-ed32-619027506d3e"
      },
      "execution_count": 17,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "\n",
              "<video width=\"480\" height=\"960\" controls>\n",
              "  <source src=\"https://github.com/friyk/DSL-30.110/blob/main/T03/IMG_5148.MOV?raw=true\" type=\"video/mp4\">\n",
              "</video>\n"
            ]
          },
          "metadata": {},
          "execution_count": 17
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Appendix"
      ],
      "metadata": {
        "id": "2krfPLruQ8pX"
      }
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "20jGhXnc928h"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "\n",
        "### 7-Segment Display Schematic\n",
        "![7-Segment Display Schematic](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/figure/T03_7Segment.png?raw=1)\n",
        "\n",
        "\n",
        "### MCP3202 ADC  \n",
        "- **Datasheet**: [MCP3202 Datasheet](https://pdf1.alldatasheet.com/datasheet-pdf/view/74935/MICROCHIP/MCP3202.html)  \n",
        "- **PCB Layout**:  \n",
        "  - Use headers J1/J2 for breadboard mounting.  \n",
        "  - Input options: SMA port or 2.54mm header.  \n",
        "\n",
        "### Demo Figures  \n",
        "1. **ADC Sampling & UART Transmission**\n",
        "\n",
        "   ![ADC-UART](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/figure/T03_ADC_UART.png?raw=1)  \n",
        "\n",
        "2. **Light Sensor Response**  \n",
        "\n",
        "   ![Light Sensor](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/figure/T03_Light.png?raw=1)  \n",
        "\n",
        "---\n",
        "\n",
        "## References  \n",
        "- **Demo Code**: [CMODA7_Demo_MCP3202_SPI_Verilog](./Demo_Code/T03_CmodA7_Uart_ADC)  \n",
        "- **Vivado Guide**: [Vivado Guide Link](https://classroom.google.com/u/0/c/NzM2NTAyNzI3NDY5/m/NzI1OTgzMjk4NTI2/details)  \n",
        "- **EasyEDA Tutorial**: PCB design guidelines for CMOD A7.  "
      ],
      "metadata": {
        "id": "jXz3TV2WQZV_"
      }
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "OP9fTvKuJHp6"
      }
    }
  ],
  "metadata": {
    "language_info": {
      "name": "python"
    },
    "colab": {
      "provenance": [],
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}