0.6
2019.1
May 24 2019
15:06:07
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/CPU_sim_1.v,1635248128,verilog,,,,CPU_sim_1,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v,1635162864,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v,1635247875,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v,1634892523,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ImmediateExtend.v,,DataMemory,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ImmediateExtend.v,1634892523,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v,,ImmediateExtend,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v,1635413035,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_32bits.v,,InstructionMemory,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_32bits.v,1635164523,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v,,Mux2_32bits,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v,1635218262,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bitsPC.v,,Mux4_32bits,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bitsPC.v,1635168943,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_5bitsWReg.v,,Mux4_32bitsPC,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_5bitsWReg.v,1635240084,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v,,Mux4_5bitsWReg,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v,1634892523,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v,,PC,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v,1635237611,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v,,RegisterFile,,,,,,,,
E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v,1635413381,verilog,,E:/ComputerLogicDesign/MIPS/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/CPU_sim_1.v,,SingleCycleCPU,,,,,,,,
