<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_mpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_mpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_MPU_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_MPU_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 MPU</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Memory protection unit</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_MPU_CESR - Control/Error Status Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_MPU_EARn - Error Address Register, slave port n</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_MPU_EDRn - Error Detail Register, slave port n</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_MPU_RGDn_WORD0 - Region Descriptor n, Word 0</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_MPU_RGDn_WORD1 - Region Descriptor n, Word 1</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_MPU_RGDn_WORD2 - Region Descriptor n, Word 2</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_MPU_RGDn_WORD3 - Region Descriptor n, Word 3</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_MPU_RGDAACn - Region Descriptor Alternate Access Control n</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - hw_mpu_t - Struct containing all module registers.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_MPU_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * HW_MPU_CESR - Control/Error Status Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="union__hw__mpu__cesr.html">  115</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__cesr.html">_hw_mpu_cesr</a></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    uint32_t U;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html">  118</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html">_hw_mpu_cesr_bitfields</a></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    {</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a72414abd5ae919d6ed475c1c650e722e">  120</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a72414abd5ae919d6ed475c1c650e722e">VLD</a> : 1;              </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#af5a2f24b3de33c1eb587e67ff482ce35">  121</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#af5a2f24b3de33c1eb587e67ff482ce35">RESERVED0</a> : 7;        </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a539e63b8d17ad8e9ee40099b15f2ff1c">  122</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a539e63b8d17ad8e9ee40099b15f2ff1c">NRGD</a> : 4;             </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a7975de86e2d03acb7e68ef4e095bdd20">  123</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a7975de86e2d03acb7e68ef4e095bdd20">NSP</a> : 4;              </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a8221a2e6a86e9a88230b93d64dae3bca">  124</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a8221a2e6a86e9a88230b93d64dae3bca">HRL</a> : 4;              </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a9247fdbb9adad79e25b46beb70c3544a">  125</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a9247fdbb9adad79e25b46beb70c3544a">RESERVED1</a> : 7;        </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#aa05884392d1edc736ab9a3d4576ef572">  126</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#aa05884392d1edc736ab9a3d4576ef572">SPERR</a> : 5;            </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    } B;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="union__hw__mpu__cesr.html">hw_mpu_cesr_t</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_MPU_CESR_ADDR(x)      ((x) + 0x0U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_MPU_CESR(x)           (*(__IO hw_mpu_cesr_t *) HW_MPU_CESR_ADDR(x))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_MPU_CESR_RD(x)        (HW_MPU_CESR(x).U)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_MPU_CESR_WR(x, v)     (HW_MPU_CESR(x).U = (v))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HW_MPU_CESR_SET(x, v)    (HW_MPU_CESR_WR(x, HW_MPU_CESR_RD(x) |  (v)))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HW_MPU_CESR_CLR(x, v)    (HW_MPU_CESR_WR(x, HW_MPU_CESR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HW_MPU_CESR_TOG(x, v)    (HW_MPU_CESR_WR(x, HW_MPU_CESR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_CESR bitfields</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define BP_MPU_CESR_VLD      (0U)          </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define BM_MPU_CESR_VLD      (0x00000001U) </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define BS_MPU_CESR_VLD      (1U)          </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BR_MPU_CESR_VLD(x)   (BITBAND_ACCESS32(HW_MPU_CESR_ADDR(x), BP_MPU_CESR_VLD))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define BF_MPU_CESR_VLD(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_CESR_VLD) &amp; BM_MPU_CESR_VLD)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define BW_MPU_CESR_VLD(x, v) (BITBAND_ACCESS32(HW_MPU_CESR_ADDR(x), BP_MPU_CESR_VLD) = (v))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define BP_MPU_CESR_NRGD     (8U)          </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BM_MPU_CESR_NRGD     (0x00000F00U) </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BS_MPU_CESR_NRGD     (4U)          </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define BR_MPU_CESR_NRGD(x)  (HW_MPU_CESR(x).B.NRGD)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BP_MPU_CESR_NSP      (12U)         </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define BM_MPU_CESR_NSP      (0x0000F000U) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BS_MPU_CESR_NSP      (4U)          </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BR_MPU_CESR_NSP(x)   (HW_MPU_CESR(x).B.NSP)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define BP_MPU_CESR_HRL      (16U)         </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define BM_MPU_CESR_HRL      (0x000F0000U) </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define BS_MPU_CESR_HRL      (4U)          </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BR_MPU_CESR_HRL(x)   (HW_MPU_CESR(x).B.HRL)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BP_MPU_CESR_SPERR    (27U)         </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BM_MPU_CESR_SPERR    (0xF8000000U) </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define BS_MPU_CESR_SPERR    (5U)          </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define BR_MPU_CESR_SPERR(x) (HW_MPU_CESR(x).B.SPERR)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BF_MPU_CESR_SPERR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_CESR_SPERR) &amp; BM_MPU_CESR_SPERR)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define BW_MPU_CESR_SPERR(x, v) (HW_MPU_CESR_WR(x, (HW_MPU_CESR_RD(x) &amp; ~BM_MPU_CESR_SPERR) | BF_MPU_CESR_SPERR(v)))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * HW_MPU_EARn - Error Address Register, slave port n</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="union__hw__mpu__earn.html">  268</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__earn.html">_hw_mpu_earn</a></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    uint32_t U;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct__hw__mpu__earn_1_1__hw__mpu__earn__bitfields.html">  271</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__earn_1_1__hw__mpu__earn__bitfields.html">_hw_mpu_earn_bitfields</a></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    {</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct__hw__mpu__earn_1_1__hw__mpu__earn__bitfields.html#ae8a401b97c74b56c2afa1d9b192bcf2e">  273</a></span>&#160;        uint32_t EADDR : 32;           </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    } B;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;} <a class="code" href="union__hw__mpu__earn.html">hw_mpu_earn_t</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define HW_MPU_EARn_COUNT (5U)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define HW_MPU_EARn_ADDR(x, n)   ((x) + 0x10U + (0x8U * (n)))</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define HW_MPU_EARn(x, n)        (*(__I hw_mpu_earn_t *) HW_MPU_EARn_ADDR(x, n))</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define HW_MPU_EARn_RD(x, n)     (HW_MPU_EARn(x, n).U)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_EARn bitfields</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define BP_MPU_EARn_EADDR    (0U)          </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BM_MPU_EARn_EADDR    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define BS_MPU_EARn_EADDR    (32U)         </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define BR_MPU_EARn_EADDR(x, n) (HW_MPU_EARn(x, n).U)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * HW_MPU_EDRn - Error Detail Register, slave port n</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="union__hw__mpu__edrn.html">  324</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__edrn.html">_hw_mpu_edrn</a></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    uint32_t U;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html">  327</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html">_hw_mpu_edrn_bitfields</a></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    {</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html#a0545dc57014eba717ed10b6501a93c0e">  329</a></span>&#160;        uint32_t ERW : 1;              </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html#a48d46944111e5581d33bd1dc7ea2ba05">  330</a></span>&#160;        uint32_t EATTR : 3;            </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html#a369d29a46030e7d889783cc710eee01c">  331</a></span>&#160;        uint32_t EMN : 4;              </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html#aa97860a45d49f7aaa7ec8db57a5c1711">  332</a></span>&#160;        uint32_t EPID : 8;             </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html#a03f7a5c2bbaae52b02dfebf933e01bde">  333</a></span>&#160;        uint32_t EACD : 16;            </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    } B;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;} <a class="code" href="union__hw__mpu__edrn.html">hw_mpu_edrn_t</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define HW_MPU_EDRn_COUNT (5U)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define HW_MPU_EDRn_ADDR(x, n)   ((x) + 0x14U + (0x8U * (n)))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define HW_MPU_EDRn(x, n)        (*(__I hw_mpu_edrn_t *) HW_MPU_EDRn_ADDR(x, n))</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define HW_MPU_EDRn_RD(x, n)     (HW_MPU_EDRn(x, n).U)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_EDRn bitfields</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BP_MPU_EDRn_ERW      (0U)          </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define BM_MPU_EDRn_ERW      (0x00000001U) </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BS_MPU_EDRn_ERW      (1U)          </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BR_MPU_EDRn_ERW(x, n) (BITBAND_ACCESS32(HW_MPU_EDRn_ADDR(x, n), BP_MPU_EDRn_ERW))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define BP_MPU_EDRn_EATTR    (1U)          </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define BM_MPU_EDRn_EATTR    (0x0000000EU) </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define BS_MPU_EDRn_EATTR    (3U)          </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BR_MPU_EDRn_EATTR(x, n) (HW_MPU_EDRn(x, n).B.EATTR)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BP_MPU_EDRn_EMN      (4U)          </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BM_MPU_EDRn_EMN      (0x000000F0U) </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BS_MPU_EDRn_EMN      (4U)          </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BR_MPU_EDRn_EMN(x, n) (HW_MPU_EDRn(x, n).B.EMN)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BP_MPU_EDRn_EPID     (8U)          </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define BM_MPU_EDRn_EPID     (0x0000FF00U) </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BS_MPU_EDRn_EPID     (8U)          </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BR_MPU_EDRn_EPID(x, n) (HW_MPU_EDRn(x, n).B.EPID)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define BP_MPU_EDRn_EACD     (16U)         </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BM_MPU_EDRn_EACD     (0xFFFF0000U) </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BS_MPU_EDRn_EACD     (16U)         </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BR_MPU_EDRn_EACD(x, n) (HW_MPU_EDRn(x, n).B.EACD)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * HW_MPU_RGDn_WORD0 - Region Descriptor n, Word 0</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="union__hw__mpu__rgdn__word0.html">  453</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__rgdn__word0.html">_hw_mpu_rgdn_word0</a></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    uint32_t U;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields.html">  456</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields.html">_hw_mpu_rgdn_word0_bitfields</a></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    {</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields.html#ac36be469ac81fbd73a3d538ee4768af6">  458</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#af5a2f24b3de33c1eb587e67ff482ce35">RESERVED0</a> : 5;        </div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields.html#a5a92332780a22133ded37bd2d0a74e9a">  459</a></span>&#160;        uint32_t SRTADDR : 27;         </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    } B;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;} <a class="code" href="union__hw__mpu__rgdn__word0.html">hw_mpu_rgdn_word0_t</a>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_COUNT (12U)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_ADDR(x, n) ((x) + 0x400U + (0x10U * (n)))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0(x, n)  (*(__IO hw_mpu_rgdn_word0_t *) HW_MPU_RGDn_WORD0_ADDR(x, n))</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_RD(x, n) (HW_MPU_RGDn_WORD0(x, n).U)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_WR(x, n, v) (HW_MPU_RGDn_WORD0(x, n).U = (v))</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_SET(x, n, v) (HW_MPU_RGDn_WORD0_WR(x, n, HW_MPU_RGDn_WORD0_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_CLR(x, n, v) (HW_MPU_RGDn_WORD0_WR(x, n, HW_MPU_RGDn_WORD0_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD0_TOG(x, n, v) (HW_MPU_RGDn_WORD0_WR(x, n, HW_MPU_RGDn_WORD0_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_RGDn_WORD0 bitfields</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD0_SRTADDR (5U)     </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD0_SRTADDR (0xFFFFFFE0U) </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD0_SRTADDR (27U)    </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD0_SRTADDR(x, n) (HW_MPU_RGDn_WORD0(x, n).B.SRTADDR)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD0_SRTADDR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD0_SRTADDR) &amp; BM_MPU_RGDn_WORD0_SRTADDR)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD0_SRTADDR(x, n, v) (HW_MPU_RGDn_WORD0_WR(x, n, (HW_MPU_RGDn_WORD0_RD(x, n) &amp; ~BM_MPU_RGDn_WORD0_SRTADDR) | BF_MPU_RGDn_WORD0_SRTADDR(v)))</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> * HW_MPU_RGDn_WORD1 - Region Descriptor n, Word 1</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="union__hw__mpu__rgdn__word1.html">  516</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__rgdn__word1.html">_hw_mpu_rgdn_word1</a></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    uint32_t U;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields.html">  519</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields.html">_hw_mpu_rgdn_word1_bitfields</a></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    {</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields.html#aa877b417cabc5be6dbc2c81c774816a3">  521</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#af5a2f24b3de33c1eb587e67ff482ce35">RESERVED0</a> : 5;        </div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields.html#af9c8466679c1a5e45159af4b538918a8">  522</a></span>&#160;        uint32_t ENDADDR : 27;         </div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    } B;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;} <a class="code" href="union__hw__mpu__rgdn__word1.html">hw_mpu_rgdn_word1_t</a>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_COUNT (12U)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_ADDR(x, n) ((x) + 0x404U + (0x10U * (n)))</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1(x, n)  (*(__IO hw_mpu_rgdn_word1_t *) HW_MPU_RGDn_WORD1_ADDR(x, n))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_RD(x, n) (HW_MPU_RGDn_WORD1(x, n).U)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_WR(x, n, v) (HW_MPU_RGDn_WORD1(x, n).U = (v))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_SET(x, n, v) (HW_MPU_RGDn_WORD1_WR(x, n, HW_MPU_RGDn_WORD1_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_CLR(x, n, v) (HW_MPU_RGDn_WORD1_WR(x, n, HW_MPU_RGDn_WORD1_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD1_TOG(x, n, v) (HW_MPU_RGDn_WORD1_WR(x, n, HW_MPU_RGDn_WORD1_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_RGDn_WORD1 bitfields</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD1_ENDADDR (5U)     </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD1_ENDADDR (0xFFFFFFE0U) </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD1_ENDADDR (27U)    </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD1_ENDADDR(x, n) (HW_MPU_RGDn_WORD1(x, n).B.ENDADDR)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD1_ENDADDR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD1_ENDADDR) &amp; BM_MPU_RGDn_WORD1_ENDADDR)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD1_ENDADDR(x, n, v) (HW_MPU_RGDn_WORD1_WR(x, n, (HW_MPU_RGDn_WORD1_RD(x, n) &amp; ~BM_MPU_RGDn_WORD1_ENDADDR) | BF_MPU_RGDn_WORD1_ENDADDR(v)))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> * HW_MPU_RGDn_WORD2 - Region Descriptor n, Word 2</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="union__hw__mpu__rgdn__word2.html">  590</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__rgdn__word2.html">_hw_mpu_rgdn_word2</a></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    uint32_t U;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html">  593</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html">_hw_mpu_rgdn_word2_bitfields</a></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    {</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#ab23565420762dbf58de1d58505152fc2">  595</a></span>&#160;        uint32_t M0UM : 3;             </div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a35d01b917b9c30296a9908d1277999cc">  596</a></span>&#160;        uint32_t M0SM : 2;             </div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a186df49d3bb6f3fde9cfbe6e9b422b92">  598</a></span>&#160;        uint32_t M0PE : 1;             </div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a82b55c0895dfa13bbaa865379f18e8f0">  599</a></span>&#160;        uint32_t M1UM : 3;             </div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a60d3aabe7298113854571fdd3d7a8024">  600</a></span>&#160;        uint32_t M1SM : 2;             </div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a930bd057e0a7d68b569ab3b1cef18d5d">  602</a></span>&#160;        uint32_t M1PE : 1;             </div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#ad40b3c807824b88919afbfc7b8cc7834">  603</a></span>&#160;        uint32_t M2UM : 3;             </div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a2d84054bd1e86dbaf93f8d2324c82cca">  605</a></span>&#160;        uint32_t M2SM : 2;             </div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a7b8d1f60c76110f715c8f0d8024783e1">  607</a></span>&#160;        uint32_t M2PE : 1;             </div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#ab23fa729baa9ea707087779baf910c78">  608</a></span>&#160;        uint32_t M3UM : 3;             </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a70e6f7922791b760ebe166566dc2377a">  610</a></span>&#160;        uint32_t M3SM : 2;             </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a9895a367a7374c73f89da76eaeced309">  612</a></span>&#160;        uint32_t M3PE : 1;             </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a3ea51630176e7d0643f44f5d4f068bed">  613</a></span>&#160;        uint32_t M4WE : 1;             </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#ac49c872f4b7986035c0a5115f88380d3">  614</a></span>&#160;        uint32_t M4RE : 1;             </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#aa22b4f805071f19977531ef79ed51640">  615</a></span>&#160;        uint32_t M5WE : 1;             </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a258c3af6c2d594b2c6b0ded767b18d71">  616</a></span>&#160;        uint32_t M5RE : 1;             </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a469c46577b88285efe3694936b062ff3">  617</a></span>&#160;        uint32_t M6WE : 1;             </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a24a8769020502d56f886e303326f961e">  618</a></span>&#160;        uint32_t M6RE : 1;             </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a438d6131183b0453b882d29c97a37b92">  619</a></span>&#160;        uint32_t M7WE : 1;             </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html#a6994265336bd5a387da0f7e20e1954d6">  620</a></span>&#160;        uint32_t M7RE : 1;             </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    } B;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;} <a class="code" href="union__hw__mpu__rgdn__word2.html">hw_mpu_rgdn_word2_t</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_COUNT (12U)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_ADDR(x, n) ((x) + 0x408U + (0x10U * (n)))</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2(x, n)  (*(__IO hw_mpu_rgdn_word2_t *) HW_MPU_RGDn_WORD2_ADDR(x, n))</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_RD(x, n) (HW_MPU_RGDn_WORD2(x, n).U)</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_WR(x, n, v) (HW_MPU_RGDn_WORD2(x, n).U = (v))</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_SET(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, HW_MPU_RGDn_WORD2_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_CLR(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD2_TOG(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, HW_MPU_RGDn_WORD2_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_RGDn_WORD2 bitfields</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M0UM (0U)        </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M0UM (0x00000007U) </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M0UM (3U)        </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M0UM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M0UM)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M0UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M0UM) &amp; BM_MPU_RGDn_WORD2_M0UM)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M0UM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M0UM) | BF_MPU_RGDn_WORD2_M0UM(v)))</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M0SM (3U)        </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M0SM (0x00000018U) </span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M0SM (2U)        </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M0SM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M0SM)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M0SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M0SM) &amp; BM_MPU_RGDn_WORD2_M0SM)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M0SM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M0SM) | BF_MPU_RGDn_WORD2_M0SM(v)))</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M0PE (5U)        </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M0PE (0x00000020U) </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M0PE (1U)        </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M0PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M0PE))</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M0PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M0PE) &amp; BM_MPU_RGDn_WORD2_M0PE)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M0PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M0PE) = (v))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M1UM (6U)        </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M1UM (0x000001C0U) </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M1UM (3U)        </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M1UM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M1UM)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M1UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M1UM) &amp; BM_MPU_RGDn_WORD2_M1UM)</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M1UM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M1UM) | BF_MPU_RGDn_WORD2_M1UM(v)))</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M1SM (9U)        </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M1SM (0x00000600U) </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M1SM (2U)        </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M1SM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M1SM)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M1SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M1SM) &amp; BM_MPU_RGDn_WORD2_M1SM)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M1SM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M1SM) | BF_MPU_RGDn_WORD2_M1SM(v)))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M1PE (11U)       </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M1PE (0x00000800U) </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M1PE (1U)        </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M1PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M1PE))</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M1PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M1PE) &amp; BM_MPU_RGDn_WORD2_M1PE)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M1PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M1PE) = (v))</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M2UM (12U)       </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M2UM (0x00007000U) </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M2UM (3U)        </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M2UM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M2UM)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M2UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M2UM) &amp; BM_MPU_RGDn_WORD2_M2UM)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M2UM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M2UM) | BF_MPU_RGDn_WORD2_M2UM(v)))</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M2SM (15U)       </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M2SM (0x00018000U) </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M2SM (2U)        </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M2SM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M2SM)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M2SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M2SM) &amp; BM_MPU_RGDn_WORD2_M2SM)</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M2SM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M2SM) | BF_MPU_RGDn_WORD2_M2SM(v)))</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M2PE (17U)       </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M2PE (0x00020000U) </span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M2PE (1U)        </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M2PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M2PE))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M2PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M2PE) &amp; BM_MPU_RGDn_WORD2_M2PE)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M2PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M2PE) = (v))</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M3UM (18U)       </span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M3UM (0x001C0000U) </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M3UM (3U)        </span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M3UM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M3UM)</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M3UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M3UM) &amp; BM_MPU_RGDn_WORD2_M3UM)</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M3UM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M3UM) | BF_MPU_RGDn_WORD2_M3UM(v)))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M3SM (21U)       </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M3SM (0x00600000U) </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M3SM (2U)        </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M3SM(x, n) (HW_MPU_RGDn_WORD2(x, n).B.M3SM)</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M3SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M3SM) &amp; BM_MPU_RGDn_WORD2_M3SM)</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M3SM(x, n, v) (HW_MPU_RGDn_WORD2_WR(x, n, (HW_MPU_RGDn_WORD2_RD(x, n) &amp; ~BM_MPU_RGDn_WORD2_M3SM) | BF_MPU_RGDn_WORD2_M3SM(v)))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M3PE (23U)       </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M3PE (0x00800000U) </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M3PE (1U)        </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M3PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M3PE))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M3PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M3PE) &amp; BM_MPU_RGDn_WORD2_M3PE)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M3PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M3PE) = (v))</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M4WE (24U)       </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M4WE (0x01000000U) </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M4WE (1U)        </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M4WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M4WE))</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M4WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M4WE) &amp; BM_MPU_RGDn_WORD2_M4WE)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M4WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M4WE) = (v))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M4RE (25U)       </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M4RE (0x02000000U) </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M4RE (1U)        </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M4RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M4RE))</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M4RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M4RE) &amp; BM_MPU_RGDn_WORD2_M4RE)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M4RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M4RE) = (v))</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M5WE (26U)       </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M5WE (0x04000000U) </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M5WE (1U)        </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M5WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M5WE))</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M5WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M5WE) &amp; BM_MPU_RGDn_WORD2_M5WE)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M5WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M5WE) = (v))</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M5RE (27U)       </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M5RE (0x08000000U) </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M5RE (1U)        </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M5RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M5RE))</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M5RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M5RE) &amp; BM_MPU_RGDn_WORD2_M5RE)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M5RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M5RE) = (v))</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M6WE (28U)       </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M6WE (0x10000000U) </span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M6WE (1U)        </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M6WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M6WE))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M6WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M6WE) &amp; BM_MPU_RGDn_WORD2_M6WE)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M6WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M6WE) = (v))</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M6RE (29U)       </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M6RE (0x20000000U) </span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M6RE (1U)        </span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M6RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M6RE))</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M6RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M6RE) &amp; BM_MPU_RGDn_WORD2_M6RE)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M6RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M6RE) = (v))</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M7WE (30U)       </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M7WE (0x40000000U) </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M7WE (1U)        </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M7WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M7WE))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M7WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M7WE) &amp; BM_MPU_RGDn_WORD2_M7WE)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M7WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M7WE) = (v))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD2_M7RE (31U)       </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD2_M7RE (0x80000000U) </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD2_M7RE (1U)        </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD2_M7RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M7RE))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD2_M7RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD2_M7RE) &amp; BM_MPU_RGDn_WORD2_M7RE)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD2_M7RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD2_ADDR(x, n), BP_MPU_RGDn_WORD2_M7RE) = (v))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"> * HW_MPU_RGDn_WORD3 - Region Descriptor n, Word 3</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="union__hw__mpu__rgdn__word3.html"> 1095</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__rgdn__word3.html">_hw_mpu_rgdn_word3</a></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;{</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    uint32_t U;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html"> 1098</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html">_hw_mpu_rgdn_word3_bitfields</a></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    {</div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html#ad834bb6b45b75db860f69670046ab55f"> 1100</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a72414abd5ae919d6ed475c1c650e722e">VLD</a> : 1;              </div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html#a5523e1d7a6ff7b0dc9e93bd4c95cda5f"> 1101</a></span>&#160;        uint32_t <a class="code" href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#af5a2f24b3de33c1eb587e67ff482ce35">RESERVED0</a> : 15;       </div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html#a11658f61414300a988a1937a387322bc"> 1102</a></span>&#160;        uint32_t PIDMASK : 8;          </div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html#ae849bc84c2ee10644c69e87300294c78"> 1103</a></span>&#160;        uint32_t PID : 8;              </div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    } B;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;} <a class="code" href="union__hw__mpu__rgdn__word3.html">hw_mpu_rgdn_word3_t</a>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_COUNT (12U)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_ADDR(x, n) ((x) + 0x40CU + (0x10U * (n)))</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3(x, n)  (*(__IO hw_mpu_rgdn_word3_t *) HW_MPU_RGDn_WORD3_ADDR(x, n))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_RD(x, n) (HW_MPU_RGDn_WORD3(x, n).U)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_WR(x, n, v) (HW_MPU_RGDn_WORD3(x, n).U = (v))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_SET(x, n, v) (HW_MPU_RGDn_WORD3_WR(x, n, HW_MPU_RGDn_WORD3_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_CLR(x, n, v) (HW_MPU_RGDn_WORD3_WR(x, n, HW_MPU_RGDn_WORD3_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define HW_MPU_RGDn_WORD3_TOG(x, n, v) (HW_MPU_RGDn_WORD3_WR(x, n, HW_MPU_RGDn_WORD3_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_RGDn_WORD3 bitfields</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD3_VLD (0U)         </span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD3_VLD (0x00000001U) </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD3_VLD (1U)         </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD3_VLD(x, n) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD3_ADDR(x, n), BP_MPU_RGDn_WORD3_VLD))</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD3_VLD(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD3_VLD) &amp; BM_MPU_RGDn_WORD3_VLD)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD3_VLD(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDn_WORD3_ADDR(x, n), BP_MPU_RGDn_WORD3_VLD) = (v))</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD3_PIDMASK (16U)    </span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD3_PIDMASK (0x00FF0000U) </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD3_PIDMASK (8U)     </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD3_PIDMASK(x, n) (HW_MPU_RGDn_WORD3(x, n).B.PIDMASK)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD3_PIDMASK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD3_PIDMASK) &amp; BM_MPU_RGDn_WORD3_PIDMASK)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD3_PIDMASK(x, n, v) (HW_MPU_RGDn_WORD3_WR(x, n, (HW_MPU_RGDn_WORD3_RD(x, n) &amp; ~BM_MPU_RGDn_WORD3_PIDMASK) | BF_MPU_RGDn_WORD3_PIDMASK(v)))</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define BP_MPU_RGDn_WORD3_PID (24U)        </span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define BM_MPU_RGDn_WORD3_PID (0xFF000000U) </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define BS_MPU_RGDn_WORD3_PID (8U)         </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define BR_MPU_RGDn_WORD3_PID(x, n) (HW_MPU_RGDn_WORD3(x, n).B.PID)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define BF_MPU_RGDn_WORD3_PID(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDn_WORD3_PID) &amp; BM_MPU_RGDn_WORD3_PID)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define BW_MPU_RGDn_WORD3_PID(x, n, v) (HW_MPU_RGDn_WORD3_WR(x, n, (HW_MPU_RGDn_WORD3_RD(x, n) &amp; ~BM_MPU_RGDn_WORD3_PID) | BF_MPU_RGDn_WORD3_PID(v)))</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> * HW_MPU_RGDAACn - Region Descriptor Alternate Access Control n</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="union__hw__mpu__rgdaacn.html"> 1213</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__mpu__rgdaacn.html">_hw_mpu_rgdaacn</a></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;{</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    uint32_t U;</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html"> 1216</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html">_hw_mpu_rgdaacn_bitfields</a></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    {</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a1c19f27a39695412159b8c9e676a2ee8"> 1218</a></span>&#160;        uint32_t M0UM : 3;             </div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a10c17c9988e842fd22c98c31f6e73b62"> 1219</a></span>&#160;        uint32_t M0SM : 2;             </div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a92cd1a6c7fc11890c52658990dc64e6a"> 1221</a></span>&#160;        uint32_t M0PE : 1;             </div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a93541451f8f786395a8e70414f1e9ddf"> 1222</a></span>&#160;        uint32_t M1UM : 3;             </div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a50fdba77fae7d8abbfef0d74db854a2e"> 1223</a></span>&#160;        uint32_t M1SM : 2;             </div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a5317c413e9cc36f79df5c901ae7a3a8b"> 1225</a></span>&#160;        uint32_t M1PE : 1;             </div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a41f7aec94e426c6325d17a3a2482e123"> 1226</a></span>&#160;        uint32_t M2UM : 3;             </div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a64277c6e7d8de2d2d7e1a154df13b366"> 1228</a></span>&#160;        uint32_t M2SM : 2;             </div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#aa6b0e59c23562158e6f41ddee9626edd"> 1230</a></span>&#160;        uint32_t M2PE : 1;             </div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#acb4a275665be55d793b72cb1bdfd932c"> 1231</a></span>&#160;        uint32_t M3UM : 3;             </div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a1d5c8e3f717bcefc51847efd1151317a"> 1233</a></span>&#160;        uint32_t M3SM : 2;             </div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a52fde37199553970da42cb206ce37096"> 1235</a></span>&#160;        uint32_t M3PE : 1;             </div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a57fd5b97c141616eccfd2a9a51214d24"> 1236</a></span>&#160;        uint32_t M4WE : 1;             </div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a664d7534bbdd0e750202dc3416152011"> 1237</a></span>&#160;        uint32_t M4RE : 1;             </div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#acc8b53e8a6535361ad8d690a7142d6d6"> 1238</a></span>&#160;        uint32_t M5WE : 1;             </div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a9d873c260ef1bbea33493930ff22a8b7"> 1239</a></span>&#160;        uint32_t M5RE : 1;             </div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a44d9bd01fbd19bacac223529c1983ff6"> 1240</a></span>&#160;        uint32_t M6WE : 1;             </div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a0c5f96f6100153d066584de8bdc032a9"> 1241</a></span>&#160;        uint32_t M6RE : 1;             </div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#ac4fe1ddd4e4c31b98f925223264479c1"> 1242</a></span>&#160;        uint32_t M7WE : 1;             </div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a01d7cb18b7e907d8c957ee72ae0be251"> 1243</a></span>&#160;        uint32_t M7RE : 1;             </div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    } B;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;} <a class="code" href="union__hw__mpu__rgdaacn.html">hw_mpu_rgdaacn_t</a>;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_COUNT (12U)</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_ADDR(x, n) ((x) + 0x800U + (0x4U * (n)))</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn(x, n)     (*(__IO hw_mpu_rgdaacn_t *) HW_MPU_RGDAACn_ADDR(x, n))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_RD(x, n)  (HW_MPU_RGDAACn(x, n).U)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_WR(x, n, v) (HW_MPU_RGDAACn(x, n).U = (v))</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_SET(x, n, v) (HW_MPU_RGDAACn_WR(x, n, HW_MPU_RGDAACn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_CLR(x, n, v) (HW_MPU_RGDAACn_WR(x, n, HW_MPU_RGDAACn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define HW_MPU_RGDAACn_TOG(x, n, v) (HW_MPU_RGDAACn_WR(x, n, HW_MPU_RGDAACn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment"> * Constants &amp; macros for individual MPU_RGDAACn bitfields</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M0UM  (0U)          </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M0UM  (0x00000007U) </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M0UM  (3U)          </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M0UM(x, n) (HW_MPU_RGDAACn(x, n).B.M0UM)</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M0UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M0UM) &amp; BM_MPU_RGDAACn_M0UM)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M0UM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M0UM) | BF_MPU_RGDAACn_M0UM(v)))</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M0SM  (3U)          </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M0SM  (0x00000018U) </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M0SM  (2U)          </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M0SM(x, n) (HW_MPU_RGDAACn(x, n).B.M0SM)</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M0SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M0SM) &amp; BM_MPU_RGDAACn_M0SM)</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M0SM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M0SM) | BF_MPU_RGDAACn_M0SM(v)))</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M0PE  (5U)          </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M0PE  (0x00000020U) </span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M0PE  (1U)          </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M0PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M0PE))</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M0PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M0PE) &amp; BM_MPU_RGDAACn_M0PE)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M0PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M0PE) = (v))</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M1UM  (6U)          </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M1UM  (0x000001C0U) </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M1UM  (3U)          </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M1UM(x, n) (HW_MPU_RGDAACn(x, n).B.M1UM)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M1UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M1UM) &amp; BM_MPU_RGDAACn_M1UM)</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M1UM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M1UM) | BF_MPU_RGDAACn_M1UM(v)))</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M1SM  (9U)          </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M1SM  (0x00000600U) </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M1SM  (2U)          </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M1SM(x, n) (HW_MPU_RGDAACn(x, n).B.M1SM)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M1SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M1SM) &amp; BM_MPU_RGDAACn_M1SM)</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M1SM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M1SM) | BF_MPU_RGDAACn_M1SM(v)))</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M1PE  (11U)         </span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M1PE  (0x00000800U) </span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M1PE  (1U)          </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M1PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M1PE))</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M1PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M1PE) &amp; BM_MPU_RGDAACn_M1PE)</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M1PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M1PE) = (v))</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M2UM  (12U)         </span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M2UM  (0x00007000U) </span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M2UM  (3U)          </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M2UM(x, n) (HW_MPU_RGDAACn(x, n).B.M2UM)</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M2UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M2UM) &amp; BM_MPU_RGDAACn_M2UM)</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M2UM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M2UM) | BF_MPU_RGDAACn_M2UM(v)))</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M2SM  (15U)         </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M2SM  (0x00018000U) </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M2SM  (2U)          </span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M2SM(x, n) (HW_MPU_RGDAACn(x, n).B.M2SM)</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M2SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M2SM) &amp; BM_MPU_RGDAACn_M2SM)</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M2SM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M2SM) | BF_MPU_RGDAACn_M2SM(v)))</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M2PE  (17U)         </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M2PE  (0x00020000U) </span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M2PE  (1U)          </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M2PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M2PE))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M2PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M2PE) &amp; BM_MPU_RGDAACn_M2PE)</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M2PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M2PE) = (v))</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M3UM  (18U)         </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M3UM  (0x001C0000U) </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M3UM  (3U)          </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M3UM(x, n) (HW_MPU_RGDAACn(x, n).B.M3UM)</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M3UM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M3UM) &amp; BM_MPU_RGDAACn_M3UM)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M3UM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M3UM) | BF_MPU_RGDAACn_M3UM(v)))</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M3SM  (21U)         </span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M3SM  (0x00600000U) </span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M3SM  (2U)          </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M3SM(x, n) (HW_MPU_RGDAACn(x, n).B.M3SM)</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M3SM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M3SM) &amp; BM_MPU_RGDAACn_M3SM)</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M3SM(x, n, v) (HW_MPU_RGDAACn_WR(x, n, (HW_MPU_RGDAACn_RD(x, n) &amp; ~BM_MPU_RGDAACn_M3SM) | BF_MPU_RGDAACn_M3SM(v)))</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M3PE  (23U)         </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M3PE  (0x00800000U) </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M3PE  (1U)          </span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M3PE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M3PE))</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M3PE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M3PE) &amp; BM_MPU_RGDAACn_M3PE)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M3PE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M3PE) = (v))</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M4WE  (24U)         </span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M4WE  (0x01000000U) </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M4WE  (1U)          </span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M4WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M4WE))</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M4WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M4WE) &amp; BM_MPU_RGDAACn_M4WE)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M4WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M4WE) = (v))</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M4RE  (25U)         </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M4RE  (0x02000000U) </span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M4RE  (1U)          </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M4RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M4RE))</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M4RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M4RE) &amp; BM_MPU_RGDAACn_M4RE)</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M4RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M4RE) = (v))</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M5WE  (26U)         </span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M5WE  (0x04000000U) </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M5WE  (1U)          </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M5WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M5WE))</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M5WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M5WE) &amp; BM_MPU_RGDAACn_M5WE)</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M5WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M5WE) = (v))</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M5RE  (27U)         </span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M5RE  (0x08000000U) </span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M5RE  (1U)          </span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M5RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M5RE))</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M5RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M5RE) &amp; BM_MPU_RGDAACn_M5RE)</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M5RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M5RE) = (v))</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M6WE  (28U)         </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M6WE  (0x10000000U) </span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M6WE  (1U)          </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M6WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M6WE))</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M6WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M6WE) &amp; BM_MPU_RGDAACn_M6WE)</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M6WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M6WE) = (v))</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M6RE  (29U)         </span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M6RE  (0x20000000U) </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M6RE  (1U)          </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M6RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M6RE))</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M6RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M6RE) &amp; BM_MPU_RGDAACn_M6RE)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M6RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M6RE) = (v))</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M7WE  (30U)         </span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M7WE  (0x40000000U) </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M7WE  (1U)          </span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M7WE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M7WE))</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M7WE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M7WE) &amp; BM_MPU_RGDAACn_M7WE)</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M7WE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M7WE) = (v))</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define BP_MPU_RGDAACn_M7RE  (31U)         </span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define BM_MPU_RGDAACn_M7RE  (0x80000000U) </span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BS_MPU_RGDAACn_M7RE  (1U)          </span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define BR_MPU_RGDAACn_M7RE(x, n) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M7RE))</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define BF_MPU_RGDAACn_M7RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_MPU_RGDAACn_M7RE) &amp; BM_MPU_RGDAACn_M7RE)</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define BW_MPU_RGDAACn_M7RE(x, n, v) (BITBAND_ACCESS32(HW_MPU_RGDAACn_ADDR(x, n), BP_MPU_RGDAACn_M7RE) = (v))</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"> * hw_mpu_t - module struct</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html"> 1714</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__mpu.html">_hw_mpu</a></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;{</div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#a83c6bacc5ab8f9f538ece7a9c91e53a2"> 1716</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mpu__cesr.html">hw_mpu_cesr_t</a> <a class="code" href="struct__hw__mpu.html#a83c6bacc5ab8f9f538ece7a9c91e53a2">CESR</a>;               </div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    uint8_t _reserved0[12];</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#a6b4b39a1b2df6b57373e48d48da53568"> 1719</a></span>&#160;        <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__mpu__earn.html">hw_mpu_earn_t</a> <a class="code" href="struct__hw__mpu.html#a6b4b39a1b2df6b57373e48d48da53568">EARn</a>;            </div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#a31c5e39c6a3c3dad8878f46826be4781"> 1720</a></span>&#160;        <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__mpu__edrn.html">hw_mpu_edrn_t</a> <a class="code" href="struct__hw__mpu.html#a31c5e39c6a3c3dad8878f46826be4781">EDRn</a>;            </div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;    } SP[5];</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    uint8_t _reserved1[968];</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#a96f0637c49cc1d527b20c5df9e7e5ddc"> 1724</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mpu__rgdn__word0.html">hw_mpu_rgdn_word0_t</a> <a class="code" href="struct__hw__mpu.html#a96f0637c49cc1d527b20c5df9e7e5ddc">RGDn_WORD0</a>; </div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#ac8a281f61add48f8d9a2fd1f4ecd9b30"> 1725</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mpu__rgdn__word1.html">hw_mpu_rgdn_word1_t</a> <a class="code" href="struct__hw__mpu.html#ac8a281f61add48f8d9a2fd1f4ecd9b30">RGDn_WORD1</a>; </div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#aaa2c4a17d80d517dec17fc3170859384"> 1726</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mpu__rgdn__word2.html">hw_mpu_rgdn_word2_t</a> <a class="code" href="struct__hw__mpu.html#aaa2c4a17d80d517dec17fc3170859384">RGDn_WORD2</a>; </div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#a49a820a8d0997b275056ced0bfc1843e"> 1727</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mpu__rgdn__word3.html">hw_mpu_rgdn_word3_t</a> <a class="code" href="struct__hw__mpu.html#a49a820a8d0997b275056ced0bfc1843e">RGDn_WORD3</a>; </div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    } RGD[12];</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    uint8_t _reserved2[832];</div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="struct__hw__mpu.html#a249eb31334ca0ca19e0abd3fe04215e2"> 1730</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__mpu__rgdaacn.html">hw_mpu_rgdaacn_t</a> RGDAACn[12];     </div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;} <a class="code" href="struct__hw__mpu.html">hw_mpu_t</a>;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define HW_MPU(x)      (*(hw_mpu_t *)(x))</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_MPU_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__rgdn__word1_1_1__hw__mpu__rgdn__word1__bitfields.html">_hw_mpu_rgdn_word1::_hw_mpu_rgdn_word1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:519</div></div>
<div class="ttc" id="union__hw__mpu__rgdn__word0_html"><div class="ttname"><a href="union__hw__mpu__rgdn__word0.html">_hw_mpu_rgdn_word0</a></div><div class="ttdoc">HW_MPU_RGDn_WORD0 - Region Descriptor n, Word 0 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:453</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__mpu__rgdaacn_html"><div class="ttname"><a href="union__hw__mpu__rgdaacn.html">_hw_mpu_rgdaacn</a></div><div class="ttdoc">HW_MPU_RGDAACn - Region Descriptor Alternate Access Control n (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1213</div></div>
<div class="ttc" id="union__hw__mpu__edrn_html"><div class="ttname"><a href="union__hw__mpu__edrn.html">_hw_mpu_edrn</a></div><div class="ttdoc">HW_MPU_EDRn - Error Detail Register, slave port n (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:324</div></div>
<div class="ttc" id="union__hw__mpu__earn_html"><div class="ttname"><a href="union__hw__mpu__earn.html">_hw_mpu_earn</a></div><div class="ttdoc">HW_MPU_EARn - Error Address Register, slave port n (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:268</div></div>
<div class="ttc" id="union__hw__mpu__rgdn__word1_html"><div class="ttname"><a href="union__hw__mpu__rgdn__word1.html">_hw_mpu_rgdn_word1</a></div><div class="ttdoc">HW_MPU_RGDn_WORD1 - Region Descriptor n, Word 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:516</div></div>
<div class="ttc" id="struct__hw__mpu_html"><div class="ttname"><a href="struct__hw__mpu.html">_hw_mpu</a></div><div class="ttdoc">All MPU module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1714</div></div>
<div class="ttc" id="struct__hw__mpu_html_aaa2c4a17d80d517dec17fc3170859384"><div class="ttname"><a href="struct__hw__mpu.html#aaa2c4a17d80d517dec17fc3170859384">_hw_mpu::RGDn_WORD2</a></div><div class="ttdeci">__IO hw_mpu_rgdn_word2_t RGDn_WORD2</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1726</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_a8221a2e6a86e9a88230b93d64dae3bca"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a8221a2e6a86e9a88230b93d64dae3bca">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::HRL</a></div><div class="ttdeci">uint32_t HRL</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:124</div></div>
<div class="ttc" id="struct__hw__mpu_html_a96f0637c49cc1d527b20c5df9e7e5ddc"><div class="ttname"><a href="struct__hw__mpu.html#a96f0637c49cc1d527b20c5df9e7e5ddc">_hw_mpu::RGDn_WORD0</a></div><div class="ttdeci">__IO hw_mpu_rgdn_word0_t RGDn_WORD0</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1724</div></div>
<div class="ttc" id="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__edrn_1_1__hw__mpu__edrn__bitfields.html">_hw_mpu_edrn::_hw_mpu_edrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:327</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_a539e63b8d17ad8e9ee40099b15f2ff1c"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a539e63b8d17ad8e9ee40099b15f2ff1c">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::NRGD</a></div><div class="ttdeci">uint32_t NRGD</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:122</div></div>
<div class="ttc" id="union__hw__mpu__rgdn__word2_html"><div class="ttname"><a href="union__hw__mpu__rgdn__word2.html">_hw_mpu_rgdn_word2</a></div><div class="ttdoc">HW_MPU_RGDn_WORD2 - Region Descriptor n, Word 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:590</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__mpu_html_ac8a281f61add48f8d9a2fd1f4ecd9b30"><div class="ttname"><a href="struct__hw__mpu.html#ac8a281f61add48f8d9a2fd1f4ecd9b30">_hw_mpu::RGDn_WORD1</a></div><div class="ttdeci">__IO hw_mpu_rgdn_word1_t RGDn_WORD1</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1725</div></div>
<div class="ttc" id="struct__hw__mpu_html_a49a820a8d0997b275056ced0bfc1843e"><div class="ttname"><a href="struct__hw__mpu.html#a49a820a8d0997b275056ced0bfc1843e">_hw_mpu::RGDn_WORD3</a></div><div class="ttdeci">__IO hw_mpu_rgdn_word3_t RGDn_WORD3</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1727</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html">_hw_mpu_cesr::_hw_mpu_cesr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:118</div></div>
<div class="ttc" id="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__rgdn__word3_1_1__hw__mpu__rgdn__word3__bitfields.html">_hw_mpu_rgdn_word3::_hw_mpu_rgdn_word3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1098</div></div>
<div class="ttc" id="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields.html">_hw_mpu_rgdn_word2::_hw_mpu_rgdn_word2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:593</div></div>
<div class="ttc" id="struct__hw__mpu_html_a31c5e39c6a3c3dad8878f46826be4781"><div class="ttname"><a href="struct__hw__mpu.html#a31c5e39c6a3c3dad8878f46826be4781">_hw_mpu::EDRn</a></div><div class="ttdeci">__I hw_mpu_edrn_t EDRn</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1720</div></div>
<div class="ttc" id="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html">_hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1216</div></div>
<div class="ttc" id="union__hw__mpu__cesr_html"><div class="ttname"><a href="union__hw__mpu__cesr.html">_hw_mpu_cesr</a></div><div class="ttdoc">HW_MPU_CESR - Control/Error Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:115</div></div>
<div class="ttc" id="union__hw__mpu__rgdn__word3_html"><div class="ttname"><a href="union__hw__mpu__rgdn__word3.html">_hw_mpu_rgdn_word3</a></div><div class="ttdoc">HW_MPU_RGDn_WORD3 - Region Descriptor n, Word 3 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1095</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_a9247fdbb9adad79e25b46beb70c3544a"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a9247fdbb9adad79e25b46beb70c3544a">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:125</div></div>
<div class="ttc" id="struct__hw__mpu__earn_1_1__hw__mpu__earn__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__earn_1_1__hw__mpu__earn__bitfields.html">_hw_mpu_earn::_hw_mpu_earn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:271</div></div>
<div class="ttc" id="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields_html"><div class="ttname"><a href="struct__hw__mpu__rgdn__word0_1_1__hw__mpu__rgdn__word0__bitfields.html">_hw_mpu_rgdn_word0::_hw_mpu_rgdn_word0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:456</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_a72414abd5ae919d6ed475c1c650e722e"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a72414abd5ae919d6ed475c1c650e722e">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::VLD</a></div><div class="ttdeci">uint32_t VLD</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:120</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_a7975de86e2d03acb7e68ef4e095bdd20"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#a7975de86e2d03acb7e68ef4e095bdd20">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::NSP</a></div><div class="ttdeci">uint32_t NSP</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:123</div></div>
<div class="ttc" id="struct__hw__mpu_html_a6b4b39a1b2df6b57373e48d48da53568"><div class="ttname"><a href="struct__hw__mpu.html#a6b4b39a1b2df6b57373e48d48da53568">_hw_mpu::EARn</a></div><div class="ttdeci">__I hw_mpu_earn_t EARn</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1719</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_af5a2f24b3de33c1eb587e67ff482ce35"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#af5a2f24b3de33c1eb587e67ff482ce35">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:121</div></div>
<div class="ttc" id="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields_html_aa05884392d1edc736ab9a3d4576ef572"><div class="ttname"><a href="struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields.html#aa05884392d1edc736ab9a3d4576ef572">_hw_mpu_cesr::_hw_mpu_cesr_bitfields::SPERR</a></div><div class="ttdeci">uint32_t SPERR</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:126</div></div>
<div class="ttc" id="struct__hw__mpu_html_a83c6bacc5ab8f9f538ece7a9c91e53a2"><div class="ttname"><a href="struct__hw__mpu.html#a83c6bacc5ab8f9f538ece7a9c91e53a2">_hw_mpu::CESR</a></div><div class="ttdeci">__IO hw_mpu_cesr_t CESR</div><div class="ttdef"><b>Definition:</b> MK64F12_mpu.h:1716</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
