
test_bb.elf:     file format elf32-littlenios2
test_bb.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00008020

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x00000d30 memsz 0x00000d30 flags r-x
    LOAD off    0x00001d50 vaddr 0x00008d50 paddr 0x00008e40 align 2**12
         filesz 0x000000f0 memsz 0x000000f0 flags rw-
    LOAD off    0x00001f30 vaddr 0x00008f30 paddr 0x00008f30 align 2**12
         filesz 0x00000000 memsz 0x00000010 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000000  00008020  00008020  00001e40  2**0
                  CONTENTS
  2 .text         00000cf0  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000040  00008d10  00008d10  00001d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000000f0  00008d50  00008e40  00001d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000010  00008f30  00008f30  00001f30  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00008f40  00008f40  00001e40  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00001e40  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000002f8  00000000  00000000  00001e68  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00003cff  00000000  00000000  00002160  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001571  00000000  00000000  00005e5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000190d  00000000  00000000  000073d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000428  00000000  00000000  00008ce0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000103f  00000000  00000000  00009108  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000013e8  00000000  00000000  0000a147  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0000b530  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000240  00000000  00000000  0000b570  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0000c996  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0000c999  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0000c9a5  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0000c9a6  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0000c9a7  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0000c9ab  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0000c9af  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0000c9b3  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0000c9be  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0000c9c9  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000a  00000000  00000000  0000c9d4  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000032  00000000  00000000  0000c9de  2**0
                  CONTENTS, READONLY
 29 .jdi          000050ee  00000000  00000000  0000ca10  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0004490c  00000000  00000000  00011afe  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
00008020 l    d  .text	00000000 .text
00008d10 l    d  .rodata	00000000 .rodata
00008d50 l    d  .rwdata	00000000 .rwdata
00008f30 l    d  .bss	00000000 .bss
00008f40 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../test_bb_bsp//obj/HAL/src/crt0.o
00008058 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world_small.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00008210 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00008d50 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00008b90 g     F .text	0000002c alt_main
00008160 g     F .text	00000080 _puts_r
00008e40 g       *ABS*	00000000 __flash_rwdata_start
00008114 g     F .text	0000004c printf
00008d08 g     F .text	00000008 altera_nios2_gen2_irq_init
00008000 g     F .entry	0000000c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
00008f30 g     O .bss	00000004 errno
00008f38 g     O .bss	00000004 alt_argv
00010e30 g       *ABS*	00000000 _gp
00008bbc g     F .text	00000004 usleep
000081e0 g     F .text	00000014 puts
000080d8 g     F .text	0000003c _printf_r
00008000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
000089cc g     F .text	00000064 .hidden __udivsi3
00008070 g     F .text	00000014 stop_anemometer
00008e30 g     O .rwdata	00000004 _global_impure_ptr
00008084 g     F .text	0000001c read_anemometer_data
00008f40 g       *ABS*	00000000 __bss_end
00008d00 g     F .text	00000004 alt_dcache_flush_all
00008e40 g       *ABS*	00000000 __ram_rwdata_end
00008bc0 g     F .text	00000060 write
00008d50 g       *ABS*	00000000 __ram_rodata_end
00008e38 g     O .rwdata	00000004 jtag_uart_0
00008a30 g     F .text	00000058 .hidden __umodsi3
00008f40 g       *ABS*	00000000 end
0000ce20 g       *ABS*	00000000 __alt_stack_pointer
00008c44 g     F .text	00000034 altera_avalon_jtag_uart_write
0000827c g     F .text	0000052c ___vfprintf_internal_r
00008020 g     F .text	0000003c _start
00008c40 g     F .text	00000004 alt_sys_init
00008a88 g     F .text	00000028 .hidden __mulsi3
00008d50 g       *ABS*	00000000 __ram_rwdata_start
00008d10 g       *ABS*	00000000 __ram_rodata_start
00008c78 g     F .text	00000088 alt_busy_sleep
00008f40 g       *ABS*	00000000 __alt_stack_base
000087c4 g     F .text	000000b8 __sfvwrite_small_dev
00008f30 g       *ABS*	00000000 __bss_start
000080a0 g     F .text	00000038 main
00008f34 g     O .bss	00000004 alt_envp
00008e3c g     O .rwdata	00000004 alt_errno
000088d4 g     F .text	00000084 .hidden __divsi3
00008d10 g       *ABS*	00000000 __flash_rodata_start
00008c20 g     F .text	00000020 alt_irq_init
0000887c g     F .text	00000058 _write_r
00008e34 g     O .rwdata	00000004 _impure_ptr
00008f3c g     O .bss	00000004 alt_argc
00008020 g       *ABS*	00000000 __ram_exceptions_start
00008e40 g       *ABS*	00000000 _edata
00008f40 g       *ABS*	00000000 _end
00008020 g       *ABS*	00000000 __ram_exceptions_end
0000805c g     F .text	00000014 start_anemometer
00008958 g     F .text	00000074 .hidden __modsi3
0000ce20 g       *ABS*	00000000 __alt_data_end
0000800c g       .entry	00000000 _exit
000081f4 g     F .text	0000001c strlen
00008d04 g     F .text	00000004 alt_icache_flush_all
000087a8 g     F .text	0000001c __vfprintf_internal
00008ab0 g     F .text	000000e0 alt_load



Disassembly of section .entry:

00008000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8004:	08600814 	ori	at,at,32800
    jmp r1
    8008:	0800683a 	jmp	at

0000800c <_exit>:
	...

Disassembly of section .text:

00008020 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    8020:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
    8024:	def38814 	ori	sp,sp,52768
    movhi gp, %hi(_gp)
    8028:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    802c:	d6838c14 	ori	gp,gp,3632
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    8030:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    8034:	10a3cc14 	ori	r2,r2,36656

    movhi r3, %hi(__bss_end)
    8038:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    803c:	18e3d014 	ori	r3,r3,36672

    beq r2, r3, 1f
    8040:	10c00326 	beq	r2,r3,8050 <_start+0x30>

0:
    stw zero, (r2)
    8044:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    8048:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    804c:	10fffd36 	bltu	r2,r3,8044 <_gp+0xffff7214>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    8050:	0008ab00 	call	8ab0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    8054:	0008b900 	call	8b90 <alt_main>

00008058 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    8058:	003fff06 	br	8058 <_gp+0xffff7228>

0000805c <start_anemometer>:
// Adresses des registres à l'intérieur de ton périphérique
#define ANEM_CONFIG_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE)  // Registre de configuration (Start/Stop, Continu, Raz_n)
#define ANEM_CODE_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE + 4)    // Registre contenant les données (Valid, Data_anemometre)
void start_anemometer() {
    // Configuration : Start=1, Continu=0, Raz_n=1 (b2=1, b1=0, b0=1)
    *ANEM_CONFIG_REG = 0x03;
    805c:	00800074 	movhi	r2,1
    8060:	00c000c4 	movi	r3,3
    8064:	10840c04 	addi	r2,r2,4144
    8068:	10c00015 	stw	r3,0(r2)
    806c:	f800283a 	ret

00008070 <stop_anemometer>:
}

void stop_anemometer() {
    // Stop the anemometer (b2=0 pour arrêter)
    IOWR(ANEM_CONFIG_REG, 0, 0b001);  // Continuer avec raz_n=1, mais stop
    8070:	00800074 	movhi	r2,1
    8074:	10840c04 	addi	r2,r2,4144
    8078:	00c00044 	movi	r3,1
    807c:	10c00035 	stwio	r3,0(r2)
    8080:	f800283a 	ret

00008084 <read_anemometer_data>:

void read_anemometer_data() {
    // Lire le registre de données
	//unsigned int code_data = *ANEM_CODE_REG ;
	//unsigned int data_valid = *ANEM_CODE_REG & 0x200;
	*ANEM_CODE_REG = 0x01;
    8084:	01400074 	movhi	r5,1
    // Vérifier si les données sont valides (b9 == 1)
    //if ((data_valid ) == 1) {  // bit 9 = 0 signifie que les données ne sont pas valides
        //printf("Données  valides\n");
        printf("frequence = %u Km/h\n",ANEM_CODE_REG );
    8088:	01000074 	movhi	r4,1

void read_anemometer_data() {
    // Lire le registre de données
	//unsigned int code_data = *ANEM_CODE_REG ;
	//unsigned int data_valid = *ANEM_CODE_REG & 0x200;
	*ANEM_CODE_REG = 0x01;
    808c:	29440d04 	addi	r5,r5,4148
    8090:	00800044 	movi	r2,1
    // Vérifier si les données sont valides (b9 == 1)
    //if ((data_valid ) == 1) {  // bit 9 = 0 signifie que les données ne sont pas valides
        //printf("Données  valides\n");
        printf("frequence = %u Km/h\n",ANEM_CODE_REG );
    8094:	21234404 	addi	r4,r4,-29424

void read_anemometer_data() {
    // Lire le registre de données
	//unsigned int code_data = *ANEM_CODE_REG ;
	//unsigned int data_valid = *ANEM_CODE_REG & 0x200;
	*ANEM_CODE_REG = 0x01;
    8098:	28800015 	stw	r2,0(r5)
    // Vérifier si les données sont valides (b9 == 1)
    //if ((data_valid ) == 1) {  // bit 9 = 0 signifie que les données ne sont pas valides
        //printf("Données  valides\n");
        printf("frequence = %u Km/h\n",ANEM_CODE_REG );
    809c:	00081141 	jmpi	8114 <printf>

000080a0 <main>:
    }



int main() {
    printf("Initialisation de l'anémomètre...\n");
    80a0:	01000074 	movhi	r4,1
    	//printf("Données  non valides\n");
    }



int main() {
    80a4:	deffff04 	addi	sp,sp,-4
    printf("Initialisation de l'anémomètre...\n");
    80a8:	21234a04 	addi	r4,r4,-29400
    	//printf("Données  non valides\n");
    }



int main() {
    80ac:	dfc00015 	stw	ra,0(sp)
    printf("Initialisation de l'anémomètre...\n");
    80b0:	00081e00 	call	81e0 <puts>
// Adresses des registres à l'intérieur de ton périphérique
#define ANEM_CONFIG_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE)  // Registre de configuration (Start/Stop, Continu, Raz_n)
#define ANEM_CODE_REG (unsigned int *)(AVALON_MESURE_FREQ_0_BASE + 4)    // Registre contenant les données (Valid, Data_anemometre)
void start_anemometer() {
    // Configuration : Start=1, Continu=0, Raz_n=1 (b2=1, b1=0, b0=1)
    *ANEM_CONFIG_REG = 0x03;
    80b4:	00800074 	movhi	r2,1
    80b8:	00c000c4 	movi	r3,3
    80bc:	10840c04 	addi	r2,r2,4144
    80c0:	10c00015 	stw	r3,0(r2)
    // Démarrer l'anémomètre
    start_anemometer();

    while (1) {
        // Lire la fréquence calculée toutes les 1 seconde
    	read_anemometer_data();
    80c4:	00080840 	call	8084 <read_anemometer_data>
        usleep(1000000);  // Pause d'une seconde (1 000 000 microsecondes)
    80c8:	010003f4 	movhi	r4,15
    80cc:	21109004 	addi	r4,r4,16960
    80d0:	0008bbc0 	call	8bbc <usleep>
    80d4:	003ffb06 	br	80c4 <_gp+0xffff7294>

000080d8 <_printf_r>:
    80d8:	defffd04 	addi	sp,sp,-12
    80dc:	dfc00015 	stw	ra,0(sp)
    80e0:	d9800115 	stw	r6,4(sp)
    80e4:	d9c00215 	stw	r7,8(sp)
    80e8:	20c00217 	ldw	r3,8(r4)
    80ec:	01800074 	movhi	r6,1
    80f0:	31a1f104 	addi	r6,r6,-30780
    80f4:	19800115 	stw	r6,4(r3)
    80f8:	280d883a 	mov	r6,r5
    80fc:	21400217 	ldw	r5,8(r4)
    8100:	d9c00104 	addi	r7,sp,4
    8104:	000827c0 	call	827c <___vfprintf_internal_r>
    8108:	dfc00017 	ldw	ra,0(sp)
    810c:	dec00304 	addi	sp,sp,12
    8110:	f800283a 	ret

00008114 <printf>:
    8114:	defffc04 	addi	sp,sp,-16
    8118:	dfc00015 	stw	ra,0(sp)
    811c:	d9400115 	stw	r5,4(sp)
    8120:	d9800215 	stw	r6,8(sp)
    8124:	d9c00315 	stw	r7,12(sp)
    8128:	00800074 	movhi	r2,1
    812c:	10a38d04 	addi	r2,r2,-29132
    8130:	10800017 	ldw	r2,0(r2)
    8134:	01400074 	movhi	r5,1
    8138:	2961f104 	addi	r5,r5,-30780
    813c:	10c00217 	ldw	r3,8(r2)
    8140:	d9800104 	addi	r6,sp,4
    8144:	19400115 	stw	r5,4(r3)
    8148:	200b883a 	mov	r5,r4
    814c:	11000217 	ldw	r4,8(r2)
    8150:	00087a80 	call	87a8 <__vfprintf_internal>
    8154:	dfc00017 	ldw	ra,0(sp)
    8158:	dec00404 	addi	sp,sp,16
    815c:	f800283a 	ret

00008160 <_puts_r>:
    8160:	defffd04 	addi	sp,sp,-12
    8164:	dc000015 	stw	r16,0(sp)
    8168:	2021883a 	mov	r16,r4
    816c:	2809883a 	mov	r4,r5
    8170:	dfc00215 	stw	ra,8(sp)
    8174:	dc400115 	stw	r17,4(sp)
    8178:	2823883a 	mov	r17,r5
    817c:	00081f40 	call	81f4 <strlen>
    8180:	81400217 	ldw	r5,8(r16)
    8184:	01000074 	movhi	r4,1
    8188:	2121f104 	addi	r4,r4,-30780
    818c:	29000115 	stw	r4,4(r5)
    8190:	100f883a 	mov	r7,r2
    8194:	880d883a 	mov	r6,r17
    8198:	8009883a 	mov	r4,r16
    819c:	00087c40 	call	87c4 <__sfvwrite_small_dev>
    81a0:	00ffffc4 	movi	r3,-1
    81a4:	10c00926 	beq	r2,r3,81cc <_puts_r+0x6c>
    81a8:	81400217 	ldw	r5,8(r16)
    81ac:	01800074 	movhi	r6,1
    81b0:	01c00044 	movi	r7,1
    81b4:	28800117 	ldw	r2,4(r5)
    81b8:	31a35304 	addi	r6,r6,-29364
    81bc:	8009883a 	mov	r4,r16
    81c0:	103ee83a 	callr	r2
    81c4:	10bfffe0 	cmpeqi	r2,r2,-1
    81c8:	0085c83a 	sub	r2,zero,r2
    81cc:	dfc00217 	ldw	ra,8(sp)
    81d0:	dc400117 	ldw	r17,4(sp)
    81d4:	dc000017 	ldw	r16,0(sp)
    81d8:	dec00304 	addi	sp,sp,12
    81dc:	f800283a 	ret

000081e0 <puts>:
    81e0:	00800074 	movhi	r2,1
    81e4:	10a38d04 	addi	r2,r2,-29132
    81e8:	200b883a 	mov	r5,r4
    81ec:	11000017 	ldw	r4,0(r2)
    81f0:	00081601 	jmpi	8160 <_puts_r>

000081f4 <strlen>:
    81f4:	2005883a 	mov	r2,r4
    81f8:	10c00007 	ldb	r3,0(r2)
    81fc:	18000226 	beq	r3,zero,8208 <strlen+0x14>
    8200:	10800044 	addi	r2,r2,1
    8204:	003ffc06 	br	81f8 <_gp+0xffff73c8>
    8208:	1105c83a 	sub	r2,r2,r4
    820c:	f800283a 	ret

00008210 <print_repeat>:
    8210:	defffb04 	addi	sp,sp,-20
    8214:	dc800315 	stw	r18,12(sp)
    8218:	dc400215 	stw	r17,8(sp)
    821c:	dc000115 	stw	r16,4(sp)
    8220:	dfc00415 	stw	ra,16(sp)
    8224:	2025883a 	mov	r18,r4
    8228:	2823883a 	mov	r17,r5
    822c:	d9800005 	stb	r6,0(sp)
    8230:	3821883a 	mov	r16,r7
    8234:	04000a0e 	bge	zero,r16,8260 <print_repeat+0x50>
    8238:	88800117 	ldw	r2,4(r17)
    823c:	01c00044 	movi	r7,1
    8240:	d80d883a 	mov	r6,sp
    8244:	880b883a 	mov	r5,r17
    8248:	9009883a 	mov	r4,r18
    824c:	103ee83a 	callr	r2
    8250:	843fffc4 	addi	r16,r16,-1
    8254:	103ff726 	beq	r2,zero,8234 <_gp+0xffff7404>
    8258:	00bfffc4 	movi	r2,-1
    825c:	00000106 	br	8264 <print_repeat+0x54>
    8260:	0005883a 	mov	r2,zero
    8264:	dfc00417 	ldw	ra,16(sp)
    8268:	dc800317 	ldw	r18,12(sp)
    826c:	dc400217 	ldw	r17,8(sp)
    8270:	dc000117 	ldw	r16,4(sp)
    8274:	dec00504 	addi	sp,sp,20
    8278:	f800283a 	ret

0000827c <___vfprintf_internal_r>:
    827c:	deffe504 	addi	sp,sp,-108
    8280:	d8c00804 	addi	r3,sp,32
    8284:	ddc01815 	stw	r23,96(sp)
    8288:	dd801715 	stw	r22,92(sp)
    828c:	dd401615 	stw	r21,88(sp)
    8290:	dd001515 	stw	r20,84(sp)
    8294:	dcc01415 	stw	r19,80(sp)
    8298:	dc801315 	stw	r18,76(sp)
    829c:	dc401215 	stw	r17,72(sp)
    82a0:	dc001115 	stw	r16,68(sp)
    82a4:	dfc01a15 	stw	ra,104(sp)
    82a8:	df001915 	stw	fp,100(sp)
    82ac:	2029883a 	mov	r20,r4
    82b0:	2823883a 	mov	r17,r5
    82b4:	382d883a 	mov	r22,r7
    82b8:	d9800f15 	stw	r6,60(sp)
    82bc:	0021883a 	mov	r16,zero
    82c0:	d8000e15 	stw	zero,56(sp)
    82c4:	d8000a15 	stw	zero,40(sp)
    82c8:	002b883a 	mov	r21,zero
    82cc:	0027883a 	mov	r19,zero
    82d0:	0025883a 	mov	r18,zero
    82d4:	d8000c15 	stw	zero,48(sp)
    82d8:	d8000b15 	stw	zero,44(sp)
    82dc:	002f883a 	mov	r23,zero
    82e0:	d8c00915 	stw	r3,36(sp)
    82e4:	d8c00f17 	ldw	r3,60(sp)
    82e8:	19000003 	ldbu	r4,0(r3)
    82ec:	20803fcc 	andi	r2,r4,255
    82f0:	1080201c 	xori	r2,r2,128
    82f4:	10bfe004 	addi	r2,r2,-128
    82f8:	10011e26 	beq	r2,zero,8774 <___vfprintf_internal_r+0x4f8>
    82fc:	00c00044 	movi	r3,1
    8300:	b8c01426 	beq	r23,r3,8354 <___vfprintf_internal_r+0xd8>
    8304:	1dc00216 	blt	r3,r23,8310 <___vfprintf_internal_r+0x94>
    8308:	b8000626 	beq	r23,zero,8324 <___vfprintf_internal_r+0xa8>
    830c:	00011506 	br	8764 <___vfprintf_internal_r+0x4e8>
    8310:	01400084 	movi	r5,2
    8314:	b9401d26 	beq	r23,r5,838c <___vfprintf_internal_r+0x110>
    8318:	014000c4 	movi	r5,3
    831c:	b9402b26 	beq	r23,r5,83cc <___vfprintf_internal_r+0x150>
    8320:	00011006 	br	8764 <___vfprintf_internal_r+0x4e8>
    8324:	01400944 	movi	r5,37
    8328:	1140fc26 	beq	r2,r5,871c <___vfprintf_internal_r+0x4a0>
    832c:	88800117 	ldw	r2,4(r17)
    8330:	d9000005 	stb	r4,0(sp)
    8334:	01c00044 	movi	r7,1
    8338:	d80d883a 	mov	r6,sp
    833c:	880b883a 	mov	r5,r17
    8340:	a009883a 	mov	r4,r20
    8344:	103ee83a 	callr	r2
    8348:	1000d81e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    834c:	84000044 	addi	r16,r16,1
    8350:	00010406 	br	8764 <___vfprintf_internal_r+0x4e8>
    8354:	01400c04 	movi	r5,48
    8358:	1140fa26 	beq	r2,r5,8744 <___vfprintf_internal_r+0x4c8>
    835c:	01400944 	movi	r5,37
    8360:	11400a1e 	bne	r2,r5,838c <___vfprintf_internal_r+0x110>
    8364:	d8800005 	stb	r2,0(sp)
    8368:	88800117 	ldw	r2,4(r17)
    836c:	b80f883a 	mov	r7,r23
    8370:	d80d883a 	mov	r6,sp
    8374:	880b883a 	mov	r5,r17
    8378:	a009883a 	mov	r4,r20
    837c:	103ee83a 	callr	r2
    8380:	1000ca1e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    8384:	84000044 	addi	r16,r16,1
    8388:	0000f506 	br	8760 <___vfprintf_internal_r+0x4e4>
    838c:	25fff404 	addi	r23,r4,-48
    8390:	bdc03fcc 	andi	r23,r23,255
    8394:	00c00244 	movi	r3,9
    8398:	1dc00936 	bltu	r3,r23,83c0 <___vfprintf_internal_r+0x144>
    839c:	00bfffc4 	movi	r2,-1
    83a0:	90800426 	beq	r18,r2,83b4 <___vfprintf_internal_r+0x138>
    83a4:	01400284 	movi	r5,10
    83a8:	9009883a 	mov	r4,r18
    83ac:	0008a880 	call	8a88 <__mulsi3>
    83b0:	00000106 	br	83b8 <___vfprintf_internal_r+0x13c>
    83b4:	0005883a 	mov	r2,zero
    83b8:	b8a5883a 	add	r18,r23,r2
    83bc:	0000e206 	br	8748 <___vfprintf_internal_r+0x4cc>
    83c0:	01400b84 	movi	r5,46
    83c4:	1140e426 	beq	r2,r5,8758 <___vfprintf_internal_r+0x4dc>
    83c8:	05c00084 	movi	r23,2
    83cc:	213ff404 	addi	r4,r4,-48
    83d0:	27003fcc 	andi	fp,r4,255
    83d4:	00c00244 	movi	r3,9
    83d8:	1f000936 	bltu	r3,fp,8400 <___vfprintf_internal_r+0x184>
    83dc:	00bfffc4 	movi	r2,-1
    83e0:	98800426 	beq	r19,r2,83f4 <___vfprintf_internal_r+0x178>
    83e4:	01400284 	movi	r5,10
    83e8:	9809883a 	mov	r4,r19
    83ec:	0008a880 	call	8a88 <__mulsi3>
    83f0:	00000106 	br	83f8 <___vfprintf_internal_r+0x17c>
    83f4:	0005883a 	mov	r2,zero
    83f8:	e0a7883a 	add	r19,fp,r2
    83fc:	0000d906 	br	8764 <___vfprintf_internal_r+0x4e8>
    8400:	00c01b04 	movi	r3,108
    8404:	10c0d226 	beq	r2,r3,8750 <___vfprintf_internal_r+0x4d4>
    8408:	013fffc4 	movi	r4,-1
    840c:	99000226 	beq	r19,r4,8418 <___vfprintf_internal_r+0x19c>
    8410:	d8000b15 	stw	zero,44(sp)
    8414:	00000106 	br	841c <___vfprintf_internal_r+0x1a0>
    8418:	04c00044 	movi	r19,1
    841c:	01001a44 	movi	r4,105
    8420:	11001626 	beq	r2,r4,847c <___vfprintf_internal_r+0x200>
    8424:	20800916 	blt	r4,r2,844c <___vfprintf_internal_r+0x1d0>
    8428:	010018c4 	movi	r4,99
    842c:	11008826 	beq	r2,r4,8650 <___vfprintf_internal_r+0x3d4>
    8430:	01001904 	movi	r4,100
    8434:	11001126 	beq	r2,r4,847c <___vfprintf_internal_r+0x200>
    8438:	01001604 	movi	r4,88
    843c:	1100c81e 	bne	r2,r4,8760 <___vfprintf_internal_r+0x4e4>
    8440:	00c00044 	movi	r3,1
    8444:	d8c00e15 	stw	r3,56(sp)
    8448:	00001506 	br	84a0 <___vfprintf_internal_r+0x224>
    844c:	01001cc4 	movi	r4,115
    8450:	11009826 	beq	r2,r4,86b4 <___vfprintf_internal_r+0x438>
    8454:	20800416 	blt	r4,r2,8468 <___vfprintf_internal_r+0x1ec>
    8458:	01001bc4 	movi	r4,111
    845c:	1100c01e 	bne	r2,r4,8760 <___vfprintf_internal_r+0x4e4>
    8460:	05400204 	movi	r21,8
    8464:	00000f06 	br	84a4 <___vfprintf_internal_r+0x228>
    8468:	01001d44 	movi	r4,117
    846c:	11000d26 	beq	r2,r4,84a4 <___vfprintf_internal_r+0x228>
    8470:	01001e04 	movi	r4,120
    8474:	11000a26 	beq	r2,r4,84a0 <___vfprintf_internal_r+0x224>
    8478:	0000b906 	br	8760 <___vfprintf_internal_r+0x4e4>
    847c:	d8c00a17 	ldw	r3,40(sp)
    8480:	b7000104 	addi	fp,r22,4
    8484:	18000726 	beq	r3,zero,84a4 <___vfprintf_internal_r+0x228>
    8488:	df000d15 	stw	fp,52(sp)
    848c:	b5c00017 	ldw	r23,0(r22)
    8490:	b800080e 	bge	r23,zero,84b4 <___vfprintf_internal_r+0x238>
    8494:	05efc83a 	sub	r23,zero,r23
    8498:	02400044 	movi	r9,1
    849c:	00000606 	br	84b8 <___vfprintf_internal_r+0x23c>
    84a0:	05400404 	movi	r21,16
    84a4:	b0c00104 	addi	r3,r22,4
    84a8:	d8c00d15 	stw	r3,52(sp)
    84ac:	b5c00017 	ldw	r23,0(r22)
    84b0:	d8000a15 	stw	zero,40(sp)
    84b4:	0013883a 	mov	r9,zero
    84b8:	d839883a 	mov	fp,sp
    84bc:	b8001726 	beq	r23,zero,851c <___vfprintf_internal_r+0x2a0>
    84c0:	a80b883a 	mov	r5,r21
    84c4:	b809883a 	mov	r4,r23
    84c8:	da401015 	stw	r9,64(sp)
    84cc:	00089cc0 	call	89cc <__udivsi3>
    84d0:	a80b883a 	mov	r5,r21
    84d4:	1009883a 	mov	r4,r2
    84d8:	102d883a 	mov	r22,r2
    84dc:	0008a880 	call	8a88 <__mulsi3>
    84e0:	b885c83a 	sub	r2,r23,r2
    84e4:	00c00244 	movi	r3,9
    84e8:	da401017 	ldw	r9,64(sp)
    84ec:	18800216 	blt	r3,r2,84f8 <___vfprintf_internal_r+0x27c>
    84f0:	10800c04 	addi	r2,r2,48
    84f4:	00000506 	br	850c <___vfprintf_internal_r+0x290>
    84f8:	d8c00e17 	ldw	r3,56(sp)
    84fc:	18000226 	beq	r3,zero,8508 <___vfprintf_internal_r+0x28c>
    8500:	10800dc4 	addi	r2,r2,55
    8504:	00000106 	br	850c <___vfprintf_internal_r+0x290>
    8508:	108015c4 	addi	r2,r2,87
    850c:	e0800005 	stb	r2,0(fp)
    8510:	b02f883a 	mov	r23,r22
    8514:	e7000044 	addi	fp,fp,1
    8518:	003fe806 	br	84bc <_gp+0xffff768c>
    851c:	e6efc83a 	sub	r23,fp,sp
    8520:	9dc5c83a 	sub	r2,r19,r23
    8524:	0080090e 	bge	zero,r2,854c <___vfprintf_internal_r+0x2d0>
    8528:	e085883a 	add	r2,fp,r2
    852c:	01400c04 	movi	r5,48
    8530:	d8c00917 	ldw	r3,36(sp)
    8534:	e009883a 	mov	r4,fp
    8538:	e0c0032e 	bgeu	fp,r3,8548 <___vfprintf_internal_r+0x2cc>
    853c:	e7000044 	addi	fp,fp,1
    8540:	21400005 	stb	r5,0(r4)
    8544:	e0bffa1e 	bne	fp,r2,8530 <_gp+0xffff7700>
    8548:	e6efc83a 	sub	r23,fp,sp
    854c:	d8c00b17 	ldw	r3,44(sp)
    8550:	4dd1883a 	add	r8,r9,r23
    8554:	922dc83a 	sub	r22,r18,r8
    8558:	18001626 	beq	r3,zero,85b4 <___vfprintf_internal_r+0x338>
    855c:	48000a26 	beq	r9,zero,8588 <___vfprintf_internal_r+0x30c>
    8560:	00800b44 	movi	r2,45
    8564:	d8800805 	stb	r2,32(sp)
    8568:	88800117 	ldw	r2,4(r17)
    856c:	01c00044 	movi	r7,1
    8570:	d9800804 	addi	r6,sp,32
    8574:	880b883a 	mov	r5,r17
    8578:	a009883a 	mov	r4,r20
    857c:	103ee83a 	callr	r2
    8580:	10004a1e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    8584:	84000044 	addi	r16,r16,1
    8588:	0580070e 	bge	zero,r22,85a8 <___vfprintf_internal_r+0x32c>
    858c:	b00f883a 	mov	r7,r22
    8590:	01800c04 	movi	r6,48
    8594:	880b883a 	mov	r5,r17
    8598:	a009883a 	mov	r4,r20
    859c:	00082100 	call	8210 <print_repeat>
    85a0:	1000421e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    85a4:	85a1883a 	add	r16,r16,r22
    85a8:	e02d883a 	mov	r22,fp
    85ac:	bf2fc83a 	sub	r23,r23,fp
    85b0:	00002006 	br	8634 <___vfprintf_internal_r+0x3b8>
    85b4:	0580090e 	bge	zero,r22,85dc <___vfprintf_internal_r+0x360>
    85b8:	b00f883a 	mov	r7,r22
    85bc:	01800804 	movi	r6,32
    85c0:	880b883a 	mov	r5,r17
    85c4:	a009883a 	mov	r4,r20
    85c8:	da401015 	stw	r9,64(sp)
    85cc:	00082100 	call	8210 <print_repeat>
    85d0:	da401017 	ldw	r9,64(sp)
    85d4:	1000351e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    85d8:	85a1883a 	add	r16,r16,r22
    85dc:	483ff226 	beq	r9,zero,85a8 <_gp+0xffff7778>
    85e0:	00800b44 	movi	r2,45
    85e4:	d8800805 	stb	r2,32(sp)
    85e8:	88800117 	ldw	r2,4(r17)
    85ec:	01c00044 	movi	r7,1
    85f0:	d9800804 	addi	r6,sp,32
    85f4:	880b883a 	mov	r5,r17
    85f8:	a009883a 	mov	r4,r20
    85fc:	103ee83a 	callr	r2
    8600:	10002a1e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    8604:	84000044 	addi	r16,r16,1
    8608:	003fe706 	br	85a8 <_gp+0xffff7778>
    860c:	b5bfffc4 	addi	r22,r22,-1
    8610:	b0800003 	ldbu	r2,0(r22)
    8614:	01c00044 	movi	r7,1
    8618:	d9800804 	addi	r6,sp,32
    861c:	d8800805 	stb	r2,32(sp)
    8620:	88800117 	ldw	r2,4(r17)
    8624:	880b883a 	mov	r5,r17
    8628:	a009883a 	mov	r4,r20
    862c:	103ee83a 	callr	r2
    8630:	10001e1e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    8634:	8585c83a 	sub	r2,r16,r22
    8638:	b5c9883a 	add	r4,r22,r23
    863c:	e085883a 	add	r2,fp,r2
    8640:	013ff216 	blt	zero,r4,860c <_gp+0xffff77dc>
    8644:	1021883a 	mov	r16,r2
    8648:	dd800d17 	ldw	r22,52(sp)
    864c:	00004406 	br	8760 <___vfprintf_internal_r+0x4e4>
    8650:	00800044 	movi	r2,1
    8654:	1480080e 	bge	r2,r18,8678 <___vfprintf_internal_r+0x3fc>
    8658:	95ffffc4 	addi	r23,r18,-1
    865c:	b80f883a 	mov	r7,r23
    8660:	01800804 	movi	r6,32
    8664:	880b883a 	mov	r5,r17
    8668:	a009883a 	mov	r4,r20
    866c:	00082100 	call	8210 <print_repeat>
    8670:	10000e1e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    8674:	85e1883a 	add	r16,r16,r23
    8678:	b0800017 	ldw	r2,0(r22)
    867c:	01c00044 	movi	r7,1
    8680:	d80d883a 	mov	r6,sp
    8684:	d8800005 	stb	r2,0(sp)
    8688:	88800117 	ldw	r2,4(r17)
    868c:	880b883a 	mov	r5,r17
    8690:	a009883a 	mov	r4,r20
    8694:	b5c00104 	addi	r23,r22,4
    8698:	103ee83a 	callr	r2
    869c:	1000031e 	bne	r2,zero,86ac <___vfprintf_internal_r+0x430>
    86a0:	84000044 	addi	r16,r16,1
    86a4:	b82d883a 	mov	r22,r23
    86a8:	00002d06 	br	8760 <___vfprintf_internal_r+0x4e4>
    86ac:	00bfffc4 	movi	r2,-1
    86b0:	00003106 	br	8778 <___vfprintf_internal_r+0x4fc>
    86b4:	b5c00017 	ldw	r23,0(r22)
    86b8:	b7000104 	addi	fp,r22,4
    86bc:	b809883a 	mov	r4,r23
    86c0:	00081f40 	call	81f4 <strlen>
    86c4:	9091c83a 	sub	r8,r18,r2
    86c8:	102d883a 	mov	r22,r2
    86cc:	0200090e 	bge	zero,r8,86f4 <___vfprintf_internal_r+0x478>
    86d0:	400f883a 	mov	r7,r8
    86d4:	01800804 	movi	r6,32
    86d8:	880b883a 	mov	r5,r17
    86dc:	a009883a 	mov	r4,r20
    86e0:	da001015 	stw	r8,64(sp)
    86e4:	00082100 	call	8210 <print_repeat>
    86e8:	da001017 	ldw	r8,64(sp)
    86ec:	103fef1e 	bne	r2,zero,86ac <_gp+0xffff787c>
    86f0:	8221883a 	add	r16,r16,r8
    86f4:	88800117 	ldw	r2,4(r17)
    86f8:	b00f883a 	mov	r7,r22
    86fc:	b80d883a 	mov	r6,r23
    8700:	880b883a 	mov	r5,r17
    8704:	a009883a 	mov	r4,r20
    8708:	103ee83a 	callr	r2
    870c:	103fe71e 	bne	r2,zero,86ac <_gp+0xffff787c>
    8710:	85a1883a 	add	r16,r16,r22
    8714:	e02d883a 	mov	r22,fp
    8718:	00001106 	br	8760 <___vfprintf_internal_r+0x4e4>
    871c:	00c00044 	movi	r3,1
    8720:	04ffffc4 	movi	r19,-1
    8724:	d8000e15 	stw	zero,56(sp)
    8728:	d8c00a15 	stw	r3,40(sp)
    872c:	05400284 	movi	r21,10
    8730:	9825883a 	mov	r18,r19
    8734:	d8000c15 	stw	zero,48(sp)
    8738:	d8000b15 	stw	zero,44(sp)
    873c:	182f883a 	mov	r23,r3
    8740:	00000806 	br	8764 <___vfprintf_internal_r+0x4e8>
    8744:	ddc00b15 	stw	r23,44(sp)
    8748:	05c00084 	movi	r23,2
    874c:	00000506 	br	8764 <___vfprintf_internal_r+0x4e8>
    8750:	00c00044 	movi	r3,1
    8754:	d8c00c15 	stw	r3,48(sp)
    8758:	05c000c4 	movi	r23,3
    875c:	00000106 	br	8764 <___vfprintf_internal_r+0x4e8>
    8760:	002f883a 	mov	r23,zero
    8764:	d8c00f17 	ldw	r3,60(sp)
    8768:	18c00044 	addi	r3,r3,1
    876c:	d8c00f15 	stw	r3,60(sp)
    8770:	003edc06 	br	82e4 <_gp+0xffff74b4>
    8774:	8005883a 	mov	r2,r16
    8778:	dfc01a17 	ldw	ra,104(sp)
    877c:	df001917 	ldw	fp,100(sp)
    8780:	ddc01817 	ldw	r23,96(sp)
    8784:	dd801717 	ldw	r22,92(sp)
    8788:	dd401617 	ldw	r21,88(sp)
    878c:	dd001517 	ldw	r20,84(sp)
    8790:	dcc01417 	ldw	r19,80(sp)
    8794:	dc801317 	ldw	r18,76(sp)
    8798:	dc401217 	ldw	r17,72(sp)
    879c:	dc001117 	ldw	r16,68(sp)
    87a0:	dec01b04 	addi	sp,sp,108
    87a4:	f800283a 	ret

000087a8 <__vfprintf_internal>:
    87a8:	00800074 	movhi	r2,1
    87ac:	10a38d04 	addi	r2,r2,-29132
    87b0:	300f883a 	mov	r7,r6
    87b4:	280d883a 	mov	r6,r5
    87b8:	200b883a 	mov	r5,r4
    87bc:	11000017 	ldw	r4,0(r2)
    87c0:	000827c1 	jmpi	827c <___vfprintf_internal_r>

000087c4 <__sfvwrite_small_dev>:
    87c4:	2880000b 	ldhu	r2,0(r5)
    87c8:	1080020c 	andi	r2,r2,8
    87cc:	10002126 	beq	r2,zero,8854 <__sfvwrite_small_dev+0x90>
    87d0:	2880008f 	ldh	r2,2(r5)
    87d4:	defffa04 	addi	sp,sp,-24
    87d8:	dc000015 	stw	r16,0(sp)
    87dc:	dfc00515 	stw	ra,20(sp)
    87e0:	dd000415 	stw	r20,16(sp)
    87e4:	dcc00315 	stw	r19,12(sp)
    87e8:	dc800215 	stw	r18,8(sp)
    87ec:	dc400115 	stw	r17,4(sp)
    87f0:	2821883a 	mov	r16,r5
    87f4:	10001216 	blt	r2,zero,8840 <__sfvwrite_small_dev+0x7c>
    87f8:	2027883a 	mov	r19,r4
    87fc:	3025883a 	mov	r18,r6
    8800:	3823883a 	mov	r17,r7
    8804:	05010004 	movi	r20,1024
    8808:	04400b0e 	bge	zero,r17,8838 <__sfvwrite_small_dev+0x74>
    880c:	880f883a 	mov	r7,r17
    8810:	a440010e 	bge	r20,r17,8818 <__sfvwrite_small_dev+0x54>
    8814:	01c10004 	movi	r7,1024
    8818:	8140008f 	ldh	r5,2(r16)
    881c:	900d883a 	mov	r6,r18
    8820:	9809883a 	mov	r4,r19
    8824:	000887c0 	call	887c <_write_r>
    8828:	0080050e 	bge	zero,r2,8840 <__sfvwrite_small_dev+0x7c>
    882c:	88a3c83a 	sub	r17,r17,r2
    8830:	90a5883a 	add	r18,r18,r2
    8834:	003ff406 	br	8808 <_gp+0xffff79d8>
    8838:	0005883a 	mov	r2,zero
    883c:	00000706 	br	885c <__sfvwrite_small_dev+0x98>
    8840:	8080000b 	ldhu	r2,0(r16)
    8844:	10801014 	ori	r2,r2,64
    8848:	8080000d 	sth	r2,0(r16)
    884c:	00bfffc4 	movi	r2,-1
    8850:	00000206 	br	885c <__sfvwrite_small_dev+0x98>
    8854:	00bfffc4 	movi	r2,-1
    8858:	f800283a 	ret
    885c:	dfc00517 	ldw	ra,20(sp)
    8860:	dd000417 	ldw	r20,16(sp)
    8864:	dcc00317 	ldw	r19,12(sp)
    8868:	dc800217 	ldw	r18,8(sp)
    886c:	dc400117 	ldw	r17,4(sp)
    8870:	dc000017 	ldw	r16,0(sp)
    8874:	dec00604 	addi	sp,sp,24
    8878:	f800283a 	ret

0000887c <_write_r>:
    887c:	defffd04 	addi	sp,sp,-12
    8880:	dc000015 	stw	r16,0(sp)
    8884:	04000074 	movhi	r16,1
    8888:	dc400115 	stw	r17,4(sp)
    888c:	8423cc04 	addi	r16,r16,-28880
    8890:	2023883a 	mov	r17,r4
    8894:	2809883a 	mov	r4,r5
    8898:	300b883a 	mov	r5,r6
    889c:	380d883a 	mov	r6,r7
    88a0:	dfc00215 	stw	ra,8(sp)
    88a4:	80000015 	stw	zero,0(r16)
    88a8:	0008bc00 	call	8bc0 <write>
    88ac:	00ffffc4 	movi	r3,-1
    88b0:	10c0031e 	bne	r2,r3,88c0 <_write_r+0x44>
    88b4:	80c00017 	ldw	r3,0(r16)
    88b8:	18000126 	beq	r3,zero,88c0 <_write_r+0x44>
    88bc:	88c00015 	stw	r3,0(r17)
    88c0:	dfc00217 	ldw	ra,8(sp)
    88c4:	dc400117 	ldw	r17,4(sp)
    88c8:	dc000017 	ldw	r16,0(sp)
    88cc:	dec00304 	addi	sp,sp,12
    88d0:	f800283a 	ret

000088d4 <__divsi3>:
    88d4:	20001b16 	blt	r4,zero,8944 <__divsi3+0x70>
    88d8:	000f883a 	mov	r7,zero
    88dc:	28001616 	blt	r5,zero,8938 <__divsi3+0x64>
    88e0:	200d883a 	mov	r6,r4
    88e4:	29001a2e 	bgeu	r5,r4,8950 <__divsi3+0x7c>
    88e8:	00800804 	movi	r2,32
    88ec:	00c00044 	movi	r3,1
    88f0:	00000106 	br	88f8 <__divsi3+0x24>
    88f4:	10000d26 	beq	r2,zero,892c <__divsi3+0x58>
    88f8:	294b883a 	add	r5,r5,r5
    88fc:	10bfffc4 	addi	r2,r2,-1
    8900:	18c7883a 	add	r3,r3,r3
    8904:	293ffb36 	bltu	r5,r4,88f4 <_gp+0xffff7ac4>
    8908:	0005883a 	mov	r2,zero
    890c:	18000726 	beq	r3,zero,892c <__divsi3+0x58>
    8910:	0005883a 	mov	r2,zero
    8914:	31400236 	bltu	r6,r5,8920 <__divsi3+0x4c>
    8918:	314dc83a 	sub	r6,r6,r5
    891c:	10c4b03a 	or	r2,r2,r3
    8920:	1806d07a 	srli	r3,r3,1
    8924:	280ad07a 	srli	r5,r5,1
    8928:	183ffa1e 	bne	r3,zero,8914 <_gp+0xffff7ae4>
    892c:	38000126 	beq	r7,zero,8934 <__divsi3+0x60>
    8930:	0085c83a 	sub	r2,zero,r2
    8934:	f800283a 	ret
    8938:	014bc83a 	sub	r5,zero,r5
    893c:	39c0005c 	xori	r7,r7,1
    8940:	003fe706 	br	88e0 <_gp+0xffff7ab0>
    8944:	0109c83a 	sub	r4,zero,r4
    8948:	01c00044 	movi	r7,1
    894c:	003fe306 	br	88dc <_gp+0xffff7aac>
    8950:	00c00044 	movi	r3,1
    8954:	003fee06 	br	8910 <_gp+0xffff7ae0>

00008958 <__modsi3>:
    8958:	20001716 	blt	r4,zero,89b8 <__modsi3+0x60>
    895c:	000f883a 	mov	r7,zero
    8960:	2005883a 	mov	r2,r4
    8964:	28001216 	blt	r5,zero,89b0 <__modsi3+0x58>
    8968:	2900162e 	bgeu	r5,r4,89c4 <__modsi3+0x6c>
    896c:	01800804 	movi	r6,32
    8970:	00c00044 	movi	r3,1
    8974:	00000106 	br	897c <__modsi3+0x24>
    8978:	30000a26 	beq	r6,zero,89a4 <__modsi3+0x4c>
    897c:	294b883a 	add	r5,r5,r5
    8980:	31bfffc4 	addi	r6,r6,-1
    8984:	18c7883a 	add	r3,r3,r3
    8988:	293ffb36 	bltu	r5,r4,8978 <_gp+0xffff7b48>
    898c:	18000526 	beq	r3,zero,89a4 <__modsi3+0x4c>
    8990:	1806d07a 	srli	r3,r3,1
    8994:	11400136 	bltu	r2,r5,899c <__modsi3+0x44>
    8998:	1145c83a 	sub	r2,r2,r5
    899c:	280ad07a 	srli	r5,r5,1
    89a0:	183ffb1e 	bne	r3,zero,8990 <_gp+0xffff7b60>
    89a4:	38000126 	beq	r7,zero,89ac <__modsi3+0x54>
    89a8:	0085c83a 	sub	r2,zero,r2
    89ac:	f800283a 	ret
    89b0:	014bc83a 	sub	r5,zero,r5
    89b4:	003fec06 	br	8968 <_gp+0xffff7b38>
    89b8:	0109c83a 	sub	r4,zero,r4
    89bc:	01c00044 	movi	r7,1
    89c0:	003fe706 	br	8960 <_gp+0xffff7b30>
    89c4:	00c00044 	movi	r3,1
    89c8:	003ff106 	br	8990 <_gp+0xffff7b60>

000089cc <__udivsi3>:
    89cc:	200d883a 	mov	r6,r4
    89d0:	2900152e 	bgeu	r5,r4,8a28 <__udivsi3+0x5c>
    89d4:	28001416 	blt	r5,zero,8a28 <__udivsi3+0x5c>
    89d8:	00800804 	movi	r2,32
    89dc:	00c00044 	movi	r3,1
    89e0:	00000206 	br	89ec <__udivsi3+0x20>
    89e4:	10000e26 	beq	r2,zero,8a20 <__udivsi3+0x54>
    89e8:	28000516 	blt	r5,zero,8a00 <__udivsi3+0x34>
    89ec:	294b883a 	add	r5,r5,r5
    89f0:	10bfffc4 	addi	r2,r2,-1
    89f4:	18c7883a 	add	r3,r3,r3
    89f8:	293ffa36 	bltu	r5,r4,89e4 <_gp+0xffff7bb4>
    89fc:	18000826 	beq	r3,zero,8a20 <__udivsi3+0x54>
    8a00:	0005883a 	mov	r2,zero
    8a04:	31400236 	bltu	r6,r5,8a10 <__udivsi3+0x44>
    8a08:	314dc83a 	sub	r6,r6,r5
    8a0c:	10c4b03a 	or	r2,r2,r3
    8a10:	1806d07a 	srli	r3,r3,1
    8a14:	280ad07a 	srli	r5,r5,1
    8a18:	183ffa1e 	bne	r3,zero,8a04 <_gp+0xffff7bd4>
    8a1c:	f800283a 	ret
    8a20:	0005883a 	mov	r2,zero
    8a24:	f800283a 	ret
    8a28:	00c00044 	movi	r3,1
    8a2c:	003ff406 	br	8a00 <_gp+0xffff7bd0>

00008a30 <__umodsi3>:
    8a30:	2005883a 	mov	r2,r4
    8a34:	2900122e 	bgeu	r5,r4,8a80 <__umodsi3+0x50>
    8a38:	28001116 	blt	r5,zero,8a80 <__umodsi3+0x50>
    8a3c:	01800804 	movi	r6,32
    8a40:	00c00044 	movi	r3,1
    8a44:	00000206 	br	8a50 <__umodsi3+0x20>
    8a48:	30000c26 	beq	r6,zero,8a7c <__umodsi3+0x4c>
    8a4c:	28000516 	blt	r5,zero,8a64 <__umodsi3+0x34>
    8a50:	294b883a 	add	r5,r5,r5
    8a54:	31bfffc4 	addi	r6,r6,-1
    8a58:	18c7883a 	add	r3,r3,r3
    8a5c:	293ffa36 	bltu	r5,r4,8a48 <_gp+0xffff7c18>
    8a60:	18000626 	beq	r3,zero,8a7c <__umodsi3+0x4c>
    8a64:	1806d07a 	srli	r3,r3,1
    8a68:	11400136 	bltu	r2,r5,8a70 <__umodsi3+0x40>
    8a6c:	1145c83a 	sub	r2,r2,r5
    8a70:	280ad07a 	srli	r5,r5,1
    8a74:	183ffb1e 	bne	r3,zero,8a64 <_gp+0xffff7c34>
    8a78:	f800283a 	ret
    8a7c:	f800283a 	ret
    8a80:	00c00044 	movi	r3,1
    8a84:	003ff706 	br	8a64 <_gp+0xffff7c34>

00008a88 <__mulsi3>:
    8a88:	0005883a 	mov	r2,zero
    8a8c:	20000726 	beq	r4,zero,8aac <__mulsi3+0x24>
    8a90:	20c0004c 	andi	r3,r4,1
    8a94:	2008d07a 	srli	r4,r4,1
    8a98:	18000126 	beq	r3,zero,8aa0 <__mulsi3+0x18>
    8a9c:	1145883a 	add	r2,r2,r5
    8aa0:	294b883a 	add	r5,r5,r5
    8aa4:	203ffa1e 	bne	r4,zero,8a90 <_gp+0xffff7c60>
    8aa8:	f800283a 	ret
    8aac:	f800283a 	ret

00008ab0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    8ab0:	deffff04 	addi	sp,sp,-4
    8ab4:	01000074 	movhi	r4,1
    8ab8:	01400074 	movhi	r5,1
    8abc:	dfc00015 	stw	ra,0(sp)
    8ac0:	21235404 	addi	r4,r4,-29360
    8ac4:	29639004 	addi	r5,r5,-29120

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8ac8:	2140061e 	bne	r4,r5,8ae4 <alt_load+0x34>
    8acc:	01000074 	movhi	r4,1
    8ad0:	01400074 	movhi	r5,1
    8ad4:	21200804 	addi	r4,r4,-32736
    8ad8:	29600804 	addi	r5,r5,-32736
    8adc:	2140121e 	bne	r4,r5,8b28 <alt_load+0x78>
    8ae0:	00000b06 	br	8b10 <alt_load+0x60>
    8ae4:	00c00074 	movhi	r3,1
    8ae8:	18e39004 	addi	r3,r3,-29120
    8aec:	1907c83a 	sub	r3,r3,r4
    8af0:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8af4:	10fff526 	beq	r2,r3,8acc <_gp+0xffff7c9c>
    {
      *to++ = *from++;
    8af8:	114f883a 	add	r7,r2,r5
    8afc:	39c00017 	ldw	r7,0(r7)
    8b00:	110d883a 	add	r6,r2,r4
    8b04:	10800104 	addi	r2,r2,4
    8b08:	31c00015 	stw	r7,0(r6)
    8b0c:	003ff906 	br	8af4 <_gp+0xffff7cc4>
    8b10:	01000074 	movhi	r4,1
    8b14:	01400074 	movhi	r5,1
    8b18:	21234404 	addi	r4,r4,-29424
    8b1c:	29634404 	addi	r5,r5,-29424

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8b20:	2140101e 	bne	r4,r5,8b64 <alt_load+0xb4>
    8b24:	00000b06 	br	8b54 <alt_load+0xa4>
    8b28:	00c00074 	movhi	r3,1
    8b2c:	18e00804 	addi	r3,r3,-32736
    8b30:	1907c83a 	sub	r3,r3,r4
    8b34:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8b38:	10fff526 	beq	r2,r3,8b10 <_gp+0xffff7ce0>
    {
      *to++ = *from++;
    8b3c:	114f883a 	add	r7,r2,r5
    8b40:	39c00017 	ldw	r7,0(r7)
    8b44:	110d883a 	add	r6,r2,r4
    8b48:	10800104 	addi	r2,r2,4
    8b4c:	31c00015 	stw	r7,0(r6)
    8b50:	003ff906 	br	8b38 <_gp+0xffff7d08>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    8b54:	0008d000 	call	8d00 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    8b58:	dfc00017 	ldw	ra,0(sp)
    8b5c:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    8b60:	0008d041 	jmpi	8d04 <alt_icache_flush_all>
    8b64:	00c00074 	movhi	r3,1
    8b68:	18e35404 	addi	r3,r3,-29360
    8b6c:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    8b70:	0005883a 	mov	r2,zero
  {
    while( to != end )
    8b74:	18bff726 	beq	r3,r2,8b54 <_gp+0xffff7d24>
    {
      *to++ = *from++;
    8b78:	114f883a 	add	r7,r2,r5
    8b7c:	39c00017 	ldw	r7,0(r7)
    8b80:	110d883a 	add	r6,r2,r4
    8b84:	10800104 	addi	r2,r2,4
    8b88:	31c00015 	stw	r7,0(r6)
    8b8c:	003ff906 	br	8b74 <_gp+0xffff7d44>

00008b90 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8b90:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8b94:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8b98:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8b9c:	0008c200 	call	8c20 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    8ba0:	0008c400 	call	8c40 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    8ba4:	d1a04117 	ldw	r6,-32508(gp)
    8ba8:	d1604217 	ldw	r5,-32504(gp)
    8bac:	d1204317 	ldw	r4,-32500(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
    8bb0:	dfc00017 	ldw	ra,0(sp)
    8bb4:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    8bb8:	00080a01 	jmpi	80a0 <main>

00008bbc <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  return alt_busy_sleep(us);
    8bbc:	0008c781 	jmpi	8c78 <alt_busy_sleep>

00008bc0 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
    8bc0:	00800044 	movi	r2,1
    8bc4:	20800226 	beq	r4,r2,8bd0 <write+0x10>
    8bc8:	00800084 	movi	r2,2
    8bcc:	2080041e 	bne	r4,r2,8be0 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    8bd0:	01000074 	movhi	r4,1
    8bd4:	000f883a 	mov	r7,zero
    8bd8:	21238e04 	addi	r4,r4,-29128
    8bdc:	0008c441 	jmpi	8c44 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    8be0:	d0a00317 	ldw	r2,-32756(gp)
    8be4:	10000926 	beq	r2,zero,8c0c <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    8be8:	deffff04 	addi	sp,sp,-4
    8bec:	dfc00015 	stw	ra,0(sp)
    8bf0:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    8bf4:	00c01444 	movi	r3,81
    8bf8:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    8bfc:	00bfffc4 	movi	r2,-1
    8c00:	dfc00017 	ldw	ra,0(sp)
    8c04:	dec00104 	addi	sp,sp,4
    8c08:	f800283a 	ret
    8c0c:	d0a04004 	addi	r2,gp,-32512
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    8c10:	00c01444 	movi	r3,81
    8c14:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    8c18:	00bfffc4 	movi	r2,-1
    8c1c:	f800283a 	ret

00008c20 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    8c20:	deffff04 	addi	sp,sp,-4
    8c24:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    8c28:	0008d080 	call	8d08 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    8c2c:	00800044 	movi	r2,1
    8c30:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    8c34:	dfc00017 	ldw	ra,0(sp)
    8c38:	dec00104 	addi	sp,sp,4
    8c3c:	f800283a 	ret

00008c40 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    8c40:	f800283a 	ret

00008c44 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
    8c44:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    8c48:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
    8c4c:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    8c50:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    8c54:	2980072e 	bgeu	r5,r6,8c74 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    8c58:	38c00037 	ldwio	r3,0(r7)
    8c5c:	18ffffec 	andhi	r3,r3,65535
    8c60:	183ffc26 	beq	r3,zero,8c54 <_gp+0xffff7e24>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    8c64:	28c00007 	ldb	r3,0(r5)
    8c68:	20c00035 	stwio	r3,0(r4)
    8c6c:	29400044 	addi	r5,r5,1
    8c70:	003ff806 	br	8c54 <_gp+0xffff7e24>

  return count;
}
    8c74:	f800283a 	ret

00008c78 <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8c78:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    8c7c:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8c80:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    8c84:	dc000015 	stw	r16,0(sp)
    8c88:	dfc00115 	stw	ra,4(sp)
    8c8c:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    8c90:	00089cc0 	call	89cc <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    8c94:	10001026 	beq	r2,zero,8cd8 <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8c98:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8c9c:	013999b4 	movhi	r4,58982
    8ca0:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8ca4:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8ca8:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    8cac:	297fffc4 	addi	r5,r5,-1
    8cb0:	283ffe1e 	bne	r5,zero,8cac <_gp+0xffff7e7c>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    8cb4:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    8cb8:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    8cbc:	18bffb16 	blt	r3,r2,8cac <_gp+0xffff7e7c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    8cc0:	01400144 	movi	r5,5
    8cc4:	8009883a 	mov	r4,r16
    8cc8:	0008a880 	call	8a88 <__mulsi3>
    8ccc:	10bfffc4 	addi	r2,r2,-1
    8cd0:	103ffe1e 	bne	r2,zero,8ccc <_gp+0xffff7e9c>
    8cd4:	00000506 	br	8cec <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    8cd8:	01400144 	movi	r5,5
    8cdc:	8009883a 	mov	r4,r16
    8ce0:	0008a880 	call	8a88 <__mulsi3>
    8ce4:	10bfffc4 	addi	r2,r2,-1
    8ce8:	00bffe16 	blt	zero,r2,8ce4 <_gp+0xffff7eb4>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
    8cec:	0005883a 	mov	r2,zero
    8cf0:	dfc00117 	ldw	ra,4(sp)
    8cf4:	dc000017 	ldw	r16,0(sp)
    8cf8:	dec00204 	addi	sp,sp,8
    8cfc:	f800283a 	ret

00008d00 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    8d00:	f800283a 	ret

00008d04 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    8d04:	f800283a 	ret

00008d08 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    8d08:	000170fa 	wrctl	ienable,zero
    8d0c:	f800283a 	ret
