

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Fri Nov  9 19:40:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65554|  65554|  65554|  65554|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- loop_out_loop_in  |  65552|  65552|        18|          1|          1|  65536|    yes   |
        +--------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    148|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    1392|   2844|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|     803|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     20|    2195|   3195|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      9|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |dft_fadd_32ns_32neOg_U2  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_fadd_32ns_32neOg_U3  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_fadd_32ns_32neOg_U4  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_fmul_32ns_32nfYi_U5  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U6  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U7  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U8  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fsub_32ns_32ndEe_U1  |dft_fsub_32ns_32ndEe  |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     20| 1392| 2844|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |cos_coefficients_tab_U  |dft_cos_coefficiebkb  |        1|  0|   0|   256|   32|     1|         8192|
    |sin_coefficients_tab_U  |dft_sin_coefficiecud  |        1|  0|   0|   256|   32|     1|         8192|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        2|  0|   0|   512|   64|     2|        16384|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ind_fu_249_p2                  |     *    |      0|  0|  41|           8|           8|
    |indvar_flatten_next_fu_207_p2  |     +    |      0|  0|  24|          17|           1|
    |n_s_fu_227_p2                  |     +    |      0|  0|  15|           1|           9|
    |w_1_fu_255_p2                  |     +    |      0|  0|  15|           1|           9|
    |exitcond6_fu_213_p2            |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_flatten_fu_201_p2     |   icmp   |      0|  0|  18|          17|          18|
    |n_cast4_mid2_v_fu_233_p3       |  select  |      0|  0|   9|           1|           9|
    |w_mid2_fu_219_p3               |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 148|          58|          68|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter17    |   9|          2|    1|          2|
    |ap_phi_mux_n_phi_fu_151_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_136      |   9|          2|   17|         34|
    |n_reg_147                   |   9|          2|    9|         18|
    |w_reg_158                   |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  75|         16|   47|         96|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9         |   1|   0|    1|          0|
    |cos_coefficients_tab_2_reg_326  |  32|   0|   32|          0|
    |dft_imag_addr_reg_376           |   8|   0|    8|          0|
    |dft_imag_load_reg_397           |  32|   0|   32|          0|
    |dft_real_addr_reg_370           |   8|   0|    8|          0|
    |dft_real_load_reg_387           |  32|   0|   32|          0|
    |exitcond_flatten_reg_276        |   1|   0|    1|          0|
    |imag_sample_load_reg_344        |  32|   0|   32|          0|
    |ind_reg_296                     |   8|   0|    8|          0|
    |indvar_flatten_reg_136          |  17|   0|   17|          0|
    |n_cast4_mid2_v_reg_290          |   9|   0|    9|          0|
    |n_reg_147                       |   9|   0|    9|          0|
    |real_sample_load_reg_332        |  32|   0|   32|          0|
    |sin_coefficients_tab_2_reg_338  |  32|   0|   32|          0|
    |tmp_10_reg_407                  |  32|   0|   32|          0|
    |tmp_1_reg_365                   |  32|   0|   32|          0|
    |tmp_3_reg_392                   |  32|   0|   32|          0|
    |tmp_5_reg_350                   |  32|   0|   32|          0|
    |tmp_6_reg_355                   |  32|   0|   32|          0|
    |tmp_7_reg_382                   |  32|   0|   32|          0|
    |tmp_9_reg_402                   |  32|   0|   32|          0|
    |tmp_s_reg_360                   |  32|   0|   32|          0|
    |w_mid2_reg_285                  |   9|   0|    9|          0|
    |w_reg_158                       |   9|   0|    9|          0|
    |dft_imag_addr_reg_376           |  64|  32|    8|          0|
    |dft_real_addr_reg_370           |  64|  32|    8|          0|
    |exitcond_flatten_reg_276        |  64|  32|    1|          0|
    |w_mid2_reg_285                  |  64|  32|    9|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 803| 128|  573|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
|dft_real_address0     | out |    8|  ap_memory |   dft_real   |     array    |
|dft_real_ce0          | out |    1|  ap_memory |   dft_real   |     array    |
|dft_real_q0           |  in |   32|  ap_memory |   dft_real   |     array    |
|dft_real_address1     | out |    8|  ap_memory |   dft_real   |     array    |
|dft_real_ce1          | out |    1|  ap_memory |   dft_real   |     array    |
|dft_real_we1          | out |    1|  ap_memory |   dft_real   |     array    |
|dft_real_d1           | out |   32|  ap_memory |   dft_real   |     array    |
|dft_imag_address0     | out |    8|  ap_memory |   dft_imag   |     array    |
|dft_imag_ce0          | out |    1|  ap_memory |   dft_imag   |     array    |
|dft_imag_q0           |  in |   32|  ap_memory |   dft_imag   |     array    |
|dft_imag_address1     | out |    8|  ap_memory |   dft_imag   |     array    |
|dft_imag_ce1          | out |    1|  ap_memory |   dft_imag   |     array    |
|dft_imag_we1          | out |    1|  ap_memory |   dft_imag   |     array    |
|dft_imag_d1           | out |   32|  ap_memory |   dft_imag   |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

