// Seed: 782746707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge 1 or posedge id_6 ^ 1) begin
    id_6 <= 1;
    id_10 = id_7 * id_10 + 1;
  end
  logic id_10;
endmodule
