@article{binary_translation,
 author = {Sites, Richard L. and Chernoff, Anton and Kirk, Matthew B. and Marks, Maurice P. and Robinson, Scott G.},
 title = {Binary Translation},
 journal = {Commun. ACM},
 issue_date = {Feb. 1993},
 volume = {36},
 number = {2},
 month = feb,
 year = {1993},
 issn = {0001-0782},
 pages = {69--81},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/151220.151227},
 doi = {10.1145/151220.151227},
 acmid = {151227},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CISC computers, RISC computers, binary translation, computer architecture, processor architecture translation},
}

@inproceedings{legup,
 author = {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H. and Brown, Stephen and Czajkowski, Tomasz},
 title = {LegUp: High-level Synthesis for FPGA-based Processor/Accelerator Systems},
 booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {33--36},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/1950413.1950423},
 doi = {10.1145/1950413.1950423},
 acmid = {1950423},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {field-programmable gate arrays, fpgas, hardware/software co-design, high-level synthesis},
}

@ARTICLE{hls, 
author={Coussy, P. and Gajski, D.D. and Meredith, M. and Takach, A.}, 
journal={Design Test of Computers, IEEE}, 
title={An Introduction to High-Level Synthesis}, 
year={2009}, 
volume={26}, 
number={4}, 
pages={8-17}, 
keywords={high level synthesis;HLS techniques;abstraction level design;high-level synthesis;optimized RTL hardware;Application software;Assembly;Circuit simulation;Circuit synthesis;Computer architecture;Design methodology;Design optimization;Hardware design languages;High level synthesis;Space exploration;RTL abstraction;architectures;custom processors;design and test;hardware synthesis and verification;high-level synthesis}, 
doi={10.1109/MDT.2009.69}, 
ISSN={0740-7475}, 
month={July},}

@INPROCEEDINGS{decompilation_techniques, 
author={Stiff, G. and Vahid, F.}, 
booktitle={Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on}, 
title={New decompilation techniques for binary-level co-processor generation}, 
year={2005}, 
pages={547-554}, 
keywords={application specific integrated circuits;integrated circuit design;logic design;microprocessor chips;ARM;MIPS;MicroBlaze;application-specific instruction-set processor;binary-level approach;binary-level co-processor generation;compiler-based co-processor synthesis;decompilation technique;high-level information;high-performance gigahertz microprocessors;loop rerolling;software compiler optimization;software language;tool restrictions;Application software;Application specific processors;Coprocessors;Costs;Fabrics;Field programmable gate arrays;Hardware;Microprocessors;Optimizing compilers;Software performance}, 
doi={10.1109/ICCAD.2005.1560127}, 
month={Nov},}

@INPROCEEDINGS{compiler_passes, 
author={Qijing Huang and Ruolong Lian and Canis, A. and Jongsok Choi and Xi, R. and Brown, S. and Anderson, J.}, 
booktitle={Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on}, 
title={The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs}, 
year={2013}, 
pages={89-96}, 
keywords={field programmable gate arrays;network synthesis;FPGA hardware;Fmax;HLS-directed approach;LLVM compiler;circuit area;compiler optimizations;execution cycles;hardware quality;partial high-level synthesis;standard -O3 optimization level;wall-clock time;Benchmark testing;Clocks;Field programmable gate arrays;Hardware;Optimization;Standards;FPGAs;High-level synthesis;algorithms;compilers;computer-aided design;performance}, 
doi={10.1109/FCCM.2013.50}, 
month={April},}

@Miscellaneous {microsoft_cnn,
author       = {Kalin Ovtcharov and Olatunji Ruwase and Joo-Young Kim and Jeremy Fowers and Karin
                Strauss and Eric S. Chung},
month        = {February},
publisher    = {Microsoft Research},
title        = {Accelerating Deep Convolutional Neural Networks Using Specialized Hardware},
url          = {http://research.microsoft.com/apps/pubs/default.aspx?id=240715},
year         = {2015},
}

@INPROCEEDINGS{chstone, 
author={Hara, Y. and Tomiyama, H. and Honda, S. and Takada, H. and Ishii, K.}, 
booktitle={Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on}, 
title={CHStone: A benchmark program suite for practical C-based high-level synthesis}, 
year={2008}, 
pages={1192-1195}, 
keywords={C language;high level synthesis;C-based high-level synthesis;CHStone;benchmark program suite;function-level transformation;Arithmetic;Circuit synthesis;Digital signal processing;Embedded software;Hardware design languages;High level synthesis;Information science;Information technology;Kernel;Microprocessors}, 
doi={10.1109/ISCAS.2008.4541637}, 
month={May},}

@software{retdec,
year={2016},
url={http://opencv.org},
version={2.1.2},
title={RetargetableDecompiler}
},

