# MIPSx32-Microprocessor---RISC
A 5 Stage Pipelined Processor
The project incorporates the following attributes

▫️ MIPS32
▫️ Addressing Modes
▫️ Instructions considered
▫️ Instruction Encoding
▫️ Stages of Execution
▫️ Pipelined DataPath
▫️ Verilog Design Code
▫️ Example Program Testbench Code
