--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DO_ND_DS18B20_SS_BD_HT7D.twx DO_ND_DS18B20_SS_BD_HT7D.ncd
-o DO_ND_DS18B20_SS_BD_HT7D.twr DO_ND_DS18B20_SS_BD_HT7D.pcf -ucf
KIT_XC3S500E_PQ208.ucf

Design file:              DO_ND_DS18B20_SS_BD_HT7D.ncd
Physical constraint file: DO_ND_DS18B20_SS_BD_HT7D.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN0        |    4.660(R)|   -0.070(R)|CKHT_BUFGP        |   0.000|
DS18B20     |    2.846(R)|    0.480(R)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BELL        |   10.372(R)|CKHT_BUFGP        |   0.000|
CATHODE<0>  |    8.949(F)|CKHT_BUFGP        |   0.000|
CATHODE<1>  |    8.950(F)|CKHT_BUFGP        |   0.000|
CATHODE<2>  |    8.736(F)|CKHT_BUFGP        |   0.000|
CATHODE<3>  |    8.756(F)|CKHT_BUFGP        |   0.000|
CATHODE<4>  |    8.780(F)|CKHT_BUFGP        |   0.000|
CATHODE<5>  |    8.315(F)|CKHT_BUFGP        |   0.000|
CATHODE<6>  |    8.264(F)|CKHT_BUFGP        |   0.000|
CATHODE<7>  |    8.643(F)|CKHT_BUFGP        |   0.000|
DS18B20     |    8.179(R)|CKHT_BUFGP        |   0.000|
LED<0>      |    7.342(R)|CKHT_BUFGP        |   0.000|
LED<1>      |    6.721(R)|CKHT_BUFGP        |   0.000|
LED<2>      |    7.253(R)|CKHT_BUFGP        |   0.000|
LED<3>      |    7.798(R)|CKHT_BUFGP        |   0.000|
SSEG<0>     |   23.605(R)|CKHT_BUFGP        |   0.000|
            |   13.360(F)|CKHT_BUFGP        |   0.000|
SSEG<1>     |   24.251(R)|CKHT_BUFGP        |   0.000|
            |   13.645(F)|CKHT_BUFGP        |   0.000|
SSEG<2>     |   23.443(R)|CKHT_BUFGP        |   0.000|
            |   13.336(F)|CKHT_BUFGP        |   0.000|
SSEG<3>     |   23.711(R)|CKHT_BUFGP        |   0.000|
            |   13.604(F)|CKHT_BUFGP        |   0.000|
SSEG<4>     |   23.171(R)|CKHT_BUFGP        |   0.000|
            |   12.926(F)|CKHT_BUFGP        |   0.000|
SSEG<5>     |   23.290(R)|CKHT_BUFGP        |   0.000|
            |   13.163(F)|CKHT_BUFGP        |   0.000|
SSEG<6>     |   23.497(R)|CKHT_BUFGP        |   0.000|
            |   12.891(F)|CKHT_BUFGP        |   0.000|
SSEG<7>     |   23.760(R)|CKHT_BUFGP        |   0.000|
            |   12.683(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |    7.084|         |         |    5.424|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW0            |TRIAC          |    4.761|
---------------+---------------+---------+


Analysis completed Sat Apr 08 08:19:40 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



