Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  6 22:37:25 2025
| Host         : LAPTOP-HUIHR0D6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_test_module_verilog_timing_summary_routed.rpt -pb top_test_module_verilog_timing_summary_routed.pb -rpx top_test_module_verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : top_test_module_verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.058        0.000                      0                 9788        0.039        0.000                      0                 9788        8.750        0.000                       0                  4706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.058        0.000                      0                 9788        0.039        0.000                      0                 9788        8.750        0.000                       0                  4706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 3.225ns (20.480%)  route 12.522ns (79.520%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          1.321    20.989    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X70Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.501    24.924    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X70Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[9][4]/C
                         clock pessimism              0.187    25.111    
                         clock uncertainty           -0.035    25.075    
    SLICE_X70Y69         FDRE (Setup_fdre_C_D)       -0.028    25.047    encrypt_inst/key_expansion/round_keys_reg[9][4]
  -------------------------------------------------------------------
                         required time                         25.047    
                         arrival time                         -20.989    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.718ns  (logic 3.225ns (20.517%)  route 12.493ns (79.483%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 24.924 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          1.292    20.960    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X67Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.501    24.924    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X67Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[8][4]/C
                         clock pessimism              0.187    25.111    
                         clock uncertainty           -0.035    25.075    
    SLICE_X67Y69         FDRE (Setup_fdre_C_D)       -0.043    25.032    encrypt_inst/key_expansion/round_keys_reg[8][4]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -20.960    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[10][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.590ns  (logic 3.225ns (20.687%)  route 12.365ns (79.313%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          1.163    20.831    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X69Y68         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.502    24.925    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X69Y68         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[10][4]/C
                         clock pessimism              0.187    25.112    
                         clock uncertainty           -0.035    25.076    
    SLICE_X69Y68         FDRE (Setup_fdre_C_D)       -0.067    25.009    encrypt_inst/key_expansion/round_keys_reg[10][4]
  -------------------------------------------------------------------
                         required time                         25.009    
                         arrival time                         -20.831    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.490ns  (logic 3.225ns (20.819%)  route 12.265ns (79.181%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 24.928 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          1.064    20.732    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X70Y66         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.505    24.928    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][4]/C
                         clock pessimism              0.187    25.115    
                         clock uncertainty           -0.035    25.079    
    SLICE_X70Y66         FDRE (Setup_fdre_C_D)       -0.031    25.048    encrypt_inst/key_expansion/round_keys_reg[4][4]
  -------------------------------------------------------------------
                         required time                         25.048    
                         arrival time                         -20.732    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.424ns  (logic 3.225ns (20.909%)  route 12.199ns (79.091%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          0.997    20.666    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X71Y68         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.502    24.925    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X71Y68         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][4]/C
                         clock pessimism              0.187    25.112    
                         clock uncertainty           -0.035    25.076    
    SLICE_X71Y68         FDRE (Setup_fdre_C_D)       -0.081    24.995    encrypt_inst/key_expansion/round_keys_reg[5][4]
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -20.666    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.424ns  (logic 3.225ns (20.909%)  route 12.199ns (79.091%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          0.997    20.666    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X70Y68         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.502    24.925    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X70Y68         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[7][4]/C
                         clock pessimism              0.187    25.112    
                         clock uncertainty           -0.035    25.076    
    SLICE_X70Y68         FDRE (Setup_fdre_C_D)       -0.045    25.031    encrypt_inst/key_expansion/round_keys_reg[7][4]
  -------------------------------------------------------------------
                         required time                         25.031    
                         arrival time                         -20.666    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.360ns  (logic 3.225ns (20.995%)  route 12.135ns (79.005%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          0.934    20.602    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X68Y63         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.507    24.930    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X68Y63         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[2][4]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X68Y63         FDRE (Setup_fdre_C_D)       -0.081    25.000    encrypt_inst/key_expansion/round_keys_reg[2][4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -20.602    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.372ns  (logic 3.015ns (19.613%)  route 12.357ns (80.387%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 24.923 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.128     9.600    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X35Y44         MUXF7 (Prop_muxf7_S_O)       0.484    10.084 r  encrypt_inst/key_expansion/i_/w_reg[4][15]_i_3/O
                         net (fo=11, routed)          0.898    10.982    encrypt_inst/key_expansion/i_/w_reg[4][15]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.299    11.281 r  encrypt_inst/key_expansion/i_/w[24][15]_i_1/O
                         net (fo=2, routed)           0.589    11.870    encrypt_inst/key_expansion/w_reg[24]_45[15]
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.994 r  encrypt_inst/key_expansion/i_/round_keys[1][111]_i_4/O
                         net (fo=2, routed)           0.745    12.739    encrypt_inst/key_expansion/i_/round_keys[1][111]_i_4_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.124    12.863 r  encrypt_inst/key_expansion/i_/w[5][15]_i_2/O
                         net (fo=16, routed)          1.162    14.026    encrypt_inst/key_expansion/i_/w[5][15]_i_2_n_0
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.150 r  encrypt_inst/key_expansion/i_/w[37][15]_i_1/O
                         net (fo=2, routed)           0.794    14.943    encrypt_inst/key_expansion/w_reg[37]_38[15]
    SLICE_X53Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.067 r  encrypt_inst/key_expansion/i_/w[6][15]_i_3/O
                         net (fo=11, routed)          0.749    15.816    encrypt_inst/key_expansion/i_/w[6][15]_i_3_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.940 r  encrypt_inst/key_expansion/i_/w[26][15]_i_1/O
                         net (fo=2, routed)           0.857    16.797    encrypt_inst/key_expansion/w_reg[26]_21[15]
    SLICE_X60Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.921 r  encrypt_inst/key_expansion/i_/round_keys[1][47]_i_4/O
                         net (fo=3, routed)           0.605    17.526    encrypt_inst/key_expansion/i_/round_keys[1][47]_i_4_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I0_O)        0.124    17.650 r  encrypt_inst/key_expansion/i_/round_keys[1][15]_i_5/O
                         net (fo=5, routed)           0.924    18.574    encrypt_inst/key_expansion/i_/round_keys[1][15]_i_5_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    18.698 r  encrypt_inst/key_expansion/i_/round_keys[1][15]_i_7/O
                         net (fo=1, routed)           0.000    18.698    encrypt_inst/key_expansion/i_/round_keys[1][15]_i_7_n_0
    SLICE_X66Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    18.912 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][15]_i_3/O
                         net (fo=2, routed)           0.322    19.234    encrypt_inst/key_expansion/i_/round_keys_reg[1][15]_i_3_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.297    19.531 r  encrypt_inst/key_expansion/i_/round_keys[1][15]_i_1/O
                         net (fo=10, routed)          1.083    20.614    encrypt_inst/key_expansion/p_0_in__0[15]
    SLICE_X69Y71         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.500    24.923    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X69Y71         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[5][15]/C
                         clock pessimism              0.187    25.110    
                         clock uncertainty           -0.035    25.074    
    SLICE_X69Y71         FDRE (Setup_fdre_C_D)       -0.061    25.013    encrypt_inst/key_expansion/round_keys_reg[5][15]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -20.614    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.343ns  (logic 3.225ns (21.019%)  route 12.118ns (78.981%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.214     9.686    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X42Y42         MUXF7 (Prop_muxf7_S_O)       0.500    10.186 r  encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3/O
                         net (fo=11, routed)          0.543    10.729    encrypt_inst/key_expansion/i_/w_reg[4][4]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.297    11.026 r  encrypt_inst/key_expansion/i_/w[28][4]_i_1/O
                         net (fo=2, routed)           0.820    11.846    encrypt_inst/key_expansion/w_reg[28]_44[4]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.970 r  encrypt_inst/key_expansion/i_/w[5][4]_i_3/O
                         net (fo=1, routed)           0.643    12.613    encrypt_inst/key_expansion/i_/w[5][4]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.737 r  encrypt_inst/key_expansion/i_/w[5][4]_i_2/O
                         net (fo=16, routed)          0.924    13.661    encrypt_inst/key_expansion/i_/w[5][4]_i_2_n_0
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.116    13.777 r  encrypt_inst/key_expansion/i_/w[41][4]_i_1/O
                         net (fo=4, routed)           0.530    14.307    encrypt_inst/key_expansion/w_reg[41]_30[4]
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.328    14.635 r  encrypt_inst/key_expansion/i_/w[6][4]_i_3/O
                         net (fo=11, routed)          0.671    15.306    encrypt_inst/key_expansion/i_/w[6][4]_i_3_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I4_O)        0.124    15.430 r  encrypt_inst/key_expansion/i_/w[10][4]_i_1/O
                         net (fo=2, routed)           0.885    16.314    encrypt_inst/key_expansion/w_reg[10]_27[4]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124    16.438 r  encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3/O
                         net (fo=3, routed)           0.727    17.165    encrypt_inst/key_expansion/i_/round_keys[1][36]_i_3_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.289 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5/O
                         net (fo=5, routed)           0.644    17.933    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_5_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.057 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7/O
                         net (fo=1, routed)           0.000    18.057    encrypt_inst/key_expansion/i_/round_keys[1][4]_i_7_n_0
    SLICE_X56Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    18.271 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3/O
                         net (fo=2, routed)           1.100    19.371    encrypt_inst/key_expansion/i_/round_keys_reg[1][4]_i_3_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.297    19.668 r  encrypt_inst/key_expansion/i_/round_keys[1][4]_i_1/O
                         net (fo=10, routed)          0.916    20.585    encrypt_inst/key_expansion/p_0_in__0[4]
    SLICE_X70Y67         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.504    24.927    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X70Y67         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[6][4]/C
                         clock pessimism              0.187    25.114    
                         clock uncertainty           -0.035    25.078    
    SLICE_X70Y67         FDRE (Setup_fdre_C_D)       -0.045    25.033    encrypt_inst/key_expansion/round_keys_reg[6][4]
  -------------------------------------------------------------------
                         required time                         25.033    
                         arrival time                         -20.585    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 encrypt_inst/key_expansion/round_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/key_expansion/round_keys_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.288ns  (logic 3.256ns (21.298%)  route 12.032ns (78.702%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 24.922 - 20.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.639     5.242    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  encrypt_inst/key_expansion/round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  encrypt_inst/key_expansion/round_reg[1]/Q
                         net (fo=325, routed)         1.165     6.863    encrypt_inst/key_expansion/round_reg_n_0_[1]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.987 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4/O
                         net (fo=490, routed)         1.336     8.323    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_4_n_0
    SLICE_X32Y53         LUT4 (Prop_lut4_I0_O)        0.149     8.472 r  encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6/O
                         net (fo=195, routed)         1.128     9.600    encrypt_inst/key_expansion/i_/sbox_in0[7]_i_6_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.484    10.084 r  encrypt_inst/key_expansion/i_/w_reg[4][6]_i_3/O
                         net (fo=11, routed)          0.659    10.743    encrypt_inst/key_expansion/i_/w_reg[4][6]_i_3_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I3_O)        0.299    11.042 r  encrypt_inst/key_expansion/i_/w[28][6]_i_1/O
                         net (fo=2, routed)           0.656    11.698    encrypt_inst/key_expansion/w_reg[28]_44[6]
    SLICE_X28Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.822 r  encrypt_inst/key_expansion/i_/w[5][6]_i_3/O
                         net (fo=1, routed)           0.798    12.620    encrypt_inst/key_expansion/i_/w[5][6]_i_3_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.744 r  encrypt_inst/key_expansion/i_/w[5][6]_i_2/O
                         net (fo=16, routed)          1.140    13.884    encrypt_inst/key_expansion/i_/w[5][6]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I2_O)        0.152    14.036 r  encrypt_inst/key_expansion/i_/w[37][6]_i_1/O
                         net (fo=2, routed)           0.867    14.903    encrypt_inst/key_expansion/w_reg[37]_38[6]
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.332    15.235 r  encrypt_inst/key_expansion/i_/w[6][6]_i_3/O
                         net (fo=11, routed)          0.632    15.867    encrypt_inst/key_expansion/i_/w[6][6]_i_3_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I4_O)        0.124    15.991 r  encrypt_inst/key_expansion/i_/w[30][6]_i_1/O
                         net (fo=2, routed)           0.659    16.651    encrypt_inst/key_expansion/w_reg[30]_22[6]
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124    16.775 r  encrypt_inst/key_expansion/i_/round_keys[1][38]_i_4/O
                         net (fo=3, routed)           0.726    17.501    encrypt_inst/key_expansion/i_/round_keys[1][38]_i_4_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  encrypt_inst/key_expansion/i_/round_keys[1][6]_i_5/O
                         net (fo=5, routed)           0.524    18.149    encrypt_inst/key_expansion/i_/round_keys[1][6]_i_5_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    18.273 r  encrypt_inst/key_expansion/i_/round_keys[1][6]_i_7/O
                         net (fo=1, routed)           0.000    18.273    encrypt_inst/key_expansion/i_/round_keys[1][6]_i_7_n_0
    SLICE_X53Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    18.490 r  encrypt_inst/key_expansion/i_/round_keys_reg[1][6]_i_3/O
                         net (fo=2, routed)           0.594    19.084    encrypt_inst/key_expansion/i_/round_keys_reg[1][6]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I3_O)        0.299    19.383 r  encrypt_inst/key_expansion/i_/round_keys[1][6]_i_1/O
                         net (fo=10, routed)          1.147    20.529    encrypt_inst/key_expansion/p_0_in__0[6]
    SLICE_X56Y65         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.499    24.922    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[4][6]/C
                         clock pessimism              0.187    25.109    
                         clock uncertainty           -0.035    25.073    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)       -0.030    25.043    encrypt_inst/key_expansion/round_keys_reg[4][6]
  -------------------------------------------------------------------
                         required time                         25.043    
                         arrival time                         -20.529    
  -------------------------------------------------------------------
                         slack                                  4.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 data_in_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.837%)  route 0.211ns (53.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.563     1.482    clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  data_in_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  data_in_reg[81]/Q
                         net (fo=1, routed)           0.211     1.834    encrypt_inst/Core/data_out_reg[127][81]
    SLICE_X51Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  encrypt_inst/Core/data_out[81]_i_1/O
                         net (fo=1, routed)           0.000     1.879    encrypt_inst/p_0_in_0[81]
    SLICE_X51Y90         FDCE                                         r  encrypt_inst/data_out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.834     1.999    encrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  encrypt_inst/data_out_reg[81]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.092     1.840    encrypt_inst/data_out_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 data_in_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.955%)  route 0.210ns (53.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.564     1.483    clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  data_in_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  data_in_reg[64]/Q
                         net (fo=1, routed)           0.210     1.834    encrypt_inst/Core/data_out_reg[127][64]
    SLICE_X51Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  encrypt_inst/Core/data_out[64]_i_1/O
                         net (fo=1, routed)           0.000     1.879    encrypt_inst/p_0_in_0[64]
    SLICE_X51Y91         FDCE                                         r  encrypt_inst/data_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.834     1.999    encrypt_inst/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  encrypt_inst/data_out_reg[64]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.091     1.839    encrypt_inst/data_out_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 encrypt_inst/nonce_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/Core/state_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.871%)  route 0.258ns (58.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.558     1.477    encrypt_inst/clk_IBUF_BUFG
    SLICE_X44Y71         FDCE                                         r  encrypt_inst/nonce_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  encrypt_inst/nonce_reg_reg[30]/Q
                         net (fo=2, routed)           0.258     1.877    encrypt_inst/Core/state_reg_reg[127]_0[30]
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  encrypt_inst/Core/state_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.922    encrypt_inst/Core/state_reg[30]
    SLICE_X56Y71         FDCE                                         r  encrypt_inst/Core/state_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.823     1.988    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X56Y71         FDCE                                         r  encrypt_inst/Core/state_reg_reg[30]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X56Y71         FDCE (Hold_fdce_C_D)         0.121     1.858    encrypt_inst/Core/state_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.160%)  route 0.266ns (58.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  data_in_reg[9]/Q
                         net (fo=1, routed)           0.266     1.888    encrypt_inst/Core/data_out_reg[127][9]
    SLICE_X47Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.933 r  encrypt_inst/Core/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.933    encrypt_inst/p_0_in_0[9]
    SLICE_X47Y85         FDCE                                         r  encrypt_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.832     1.997    encrypt_inst/clk_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  encrypt_inst/data_out_reg[9]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X47Y85         FDCE (Hold_fdce_C_D)         0.092     1.838    encrypt_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_inst/shreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.183ns (38.828%)  route 0.288ns (61.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.562     1.481    clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  uart_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  uart_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.288     1.911    uart_tx_inst/shreg_reg[6]_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.042     1.953 r  uart_tx_inst/shreg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.953    uart_tx_inst/shreg[6]_i_2_n_0
    SLICE_X47Y89         FDRE                                         r  uart_tx_inst/shreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.835     2.000    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  uart_tx_inst/shreg_reg[6]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.107     1.856    uart_tx_inst/shreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_95_95/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.566     1.485    encrypt_inst/clk_IBUF_BUFG
    SLICE_X41Y89         FDCE                                         r  encrypt_inst/data_out_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  encrypt_inst/data_out_reg[95]/Q
                         net (fo=1, routed)           0.117     1.743    cipher_text_reg_0_3_95_95/D
    SLICE_X42Y89         RAMS32                                       r  cipher_text_reg_0_3_95_95/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.836     2.001    cipher_text_reg_0_3_95_95/WCLK
    SLICE_X42Y89         RAMS32                                       r  cipher_text_reg_0_3_95_95/SP/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X42Y89         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.645    cipher_text_reg_0_3_95_95/SP
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_123_123/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.567     1.486    encrypt_inst/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  encrypt_inst/data_out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  encrypt_inst/data_out_reg[123]/Q
                         net (fo=1, routed)           0.116     1.744    cipher_text_reg_0_3_123_123/D
    SLICE_X46Y91         RAMS32                                       r  cipher_text_reg_0_3_123_123/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.836     2.001    cipher_text_reg_0_3_123_123/WCLK
    SLICE_X46Y91         RAMS32                                       r  cipher_text_reg_0_3_123_123/SP/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X46Y91         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.645    cipher_text_reg_0_3_123_123/SP
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_73_73/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.565     1.484    encrypt_inst/clk_IBUF_BUFG
    SLICE_X43Y87         FDCE                                         r  encrypt_inst/data_out_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  encrypt_inst/data_out_reg[73]/Q
                         net (fo=1, routed)           0.116     1.742    cipher_text_reg_0_3_73_73/D
    SLICE_X46Y87         RAMS32                                       r  cipher_text_reg_0_3_73_73/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.833     1.998    cipher_text_reg_0_3_73_73/WCLK
    SLICE_X46Y87         RAMS32                                       r  cipher_text_reg_0_3_73_73/SP/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X46Y87         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.642    cipher_text_reg_0_3_73_73/SP
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encrypt_inst/Core/data_out_reg_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypt_inst/data_out_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.775%)  route 0.270ns (59.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.562     1.481    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  encrypt_inst/Core/data_out_reg_reg[42]/Q
                         net (fo=1, routed)           0.270     1.892    encrypt_inst/Core/encrypt_out[42]
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.045     1.937 r  encrypt_inst/Core/data_out[42]_i_1/O
                         net (fo=1, routed)           0.000     1.937    encrypt_inst/p_0_in_0[42]
    SLICE_X55Y86         FDCE                                         r  encrypt_inst/data_out_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.829     1.994    encrypt_inst/clk_IBUF_BUFG
    SLICE_X55Y86         FDCE                                         r  encrypt_inst/data_out_reg[42]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X55Y86         FDCE (Hold_fdce_C_D)         0.092     1.835    encrypt_inst/data_out_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 encrypt_inst/data_out_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cipher_text_reg_0_3_122_122/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.567     1.486    encrypt_inst/clk_IBUF_BUFG
    SLICE_X43Y91         FDCE                                         r  encrypt_inst/data_out_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  encrypt_inst/data_out_reg[122]/Q
                         net (fo=1, routed)           0.116     1.744    cipher_text_reg_0_3_122_122/D
    SLICE_X46Y91         RAMS32                                       r  cipher_text_reg_0_3_122_122/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.836     2.001    cipher_text_reg_0_3_122_122/WCLK
    SLICE_X46Y91         RAMS32                                       r  cipher_text_reg_0_3_122_122/SP/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X46Y91         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.641    cipher_text_reg_0_3_122_122/SP
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X51Y95    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X51Y95    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X51Y95    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X66Y86    data_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y90    data_in_reg[100]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X39Y91    data_in_reg[101]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y90    data_in_reg[102]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X40Y90    data_in_reg[103]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y94    data_in_reg[104]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_101_101/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_102_102/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y92    cipher_text_reg_0_3_103_103/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y92    cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_100_100/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_101_101/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y88    cipher_text_reg_0_3_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y92    cipher_text_reg_0_3_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y92    cipher_text_reg_0_3_103_103/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.011ns (48.847%)  route 4.201ns (51.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.640     5.243    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     5.699 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           4.201     9.899    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.455 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.455    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.397ns (47.312%)  route 1.556ns (52.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.569     1.488    uart_tx_inst/clk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  uart_tx_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_tx_inst/tx_o_reg/Q
                         net (fo=1, routed)           1.556     3.185    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.441 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.441    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4876 Endpoints
Min Delay          4876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.196ns  (logic 1.602ns (10.540%)  route 13.594ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.925    15.196    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.498     4.921    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.196ns  (logic 1.602ns (10.540%)  route 13.594ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.925    15.196    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.498     4.921    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.196ns  (logic 1.602ns (10.540%)  route 13.594ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.925    15.196    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.498     4.921    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][43]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.196ns  (logic 1.602ns (10.540%)  route 13.594ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.925    15.196    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.498     4.921    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][43]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.196ns  (logic 1.602ns (10.540%)  route 13.594ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.925    15.196    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.498     4.921    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][45]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.196ns  (logic 1.602ns (10.540%)  route 13.594ns (89.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.925    15.196    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.498     4.921    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.900ns  (logic 1.602ns (10.749%)  route 13.298ns (89.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.629    14.900    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.495     4.918    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][36]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][44]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.900ns  (logic 1.602ns (10.749%)  route 13.298ns (89.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.629    14.900    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.495     4.918    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][44]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][48]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.900ns  (logic 1.602ns (10.749%)  route 13.298ns (89.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.629    14.900    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.495     4.918    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][48]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/key_expansion/round_keys_reg[1][49]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.900ns  (logic 1.602ns (10.749%)  route 13.298ns (89.251%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        7.669     9.147    encrypt_inst/key_expansion/reset_IBUF
    SLICE_X37Y65         LUT3 (Prop_lut3_I1_O)        0.124     9.271 r  encrypt_inst/key_expansion/round_keys[1][127]_i_1/O
                         net (fo=128, routed)         5.629    14.900    encrypt_inst/key_expansion/round_keys[1][127]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        1.495     4.918    encrypt_inst/key_expansion/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  encrypt_inst/key_expansion/round_keys_reg[1][49]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[125]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.245ns (19.901%)  route 0.988ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        0.988     1.233    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y90         FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.841     2.006    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y90         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[125]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[127]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.245ns (19.901%)  route 0.988ns (80.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        0.988     1.233    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y90         FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.841     2.006    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y90         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[127]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[126]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.245ns (18.729%)  route 1.065ns (81.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.065     1.311    encrypt_inst/Core/reset_IBUF
    SLICE_X35Y90         FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.840     2.005    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X35Y90         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[126]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/last_state_reg_reg[126]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.245ns (18.639%)  route 1.071ns (81.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.071     1.317    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y89         FDCE                                         f  encrypt_inst/Core/last_state_reg_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.840     2.005    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  encrypt_inst/Core/last_state_reg_reg[126]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/last_state_reg_reg[120]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.245ns (17.558%)  route 1.152ns (82.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.152     1.398    encrypt_inst/Core/reset_IBUF
    SLICE_X33Y88         FDCE                                         f  encrypt_inst/Core/last_state_reg_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.840     2.005    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X33Y88         FDCE                                         r  encrypt_inst/Core/last_state_reg_reg[120]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/last_state_reg_reg[121]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.245ns (17.504%)  route 1.157ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.157     1.402    encrypt_inst/Core/reset_IBUF
    SLICE_X34Y89         FDCE                                         f  encrypt_inst/Core/last_state_reg_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.839     2.004    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X34Y89         FDCE                                         r  encrypt_inst/Core/last_state_reg_reg[121]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/last_state_reg_reg[123]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.245ns (17.504%)  route 1.157ns (82.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.157     1.402    encrypt_inst/Core/reset_IBUF
    SLICE_X35Y89         FDCE                                         f  encrypt_inst/Core/last_state_reg_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.839     2.004    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X35Y89         FDCE                                         r  encrypt_inst/Core/last_state_reg_reg[123]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/last_state_reg_reg[125]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.245ns (17.503%)  route 1.157ns (82.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.157     1.402    encrypt_inst/Core/reset_IBUF
    SLICE_X32Y88         FDCE                                         f  encrypt_inst/Core/last_state_reg_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.840     2.005    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X32Y88         FDCE                                         r  encrypt_inst/Core/last_state_reg_reg[125]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/last_state_reg_reg[127]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.245ns (17.344%)  route 1.170ns (82.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.170     1.415    encrypt_inst/Core/reset_IBUF
    SLICE_X31Y88         FDCE                                         f  encrypt_inst/Core/last_state_reg_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.840     2.005    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  encrypt_inst/Core/last_state_reg_reg[127]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            encrypt_inst/Core/data_out_reg_reg[120]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.245ns (16.957%)  route 1.202ns (83.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=1035, routed)        1.202     1.447    encrypt_inst/Core/reset_IBUF
    SLICE_X37Y88         FDCE                                         f  encrypt_inst/Core/data_out_reg_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4705, routed)        0.839     2.004    encrypt_inst/Core/clk_IBUF_BUFG
    SLICE_X37Y88         FDCE                                         r  encrypt_inst/Core/data_out_reg_reg[120]/C





