
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.100447                       # Number of seconds simulated
sim_ticks                                3100446670000                       # Number of ticks simulated
final_tick                               3100446670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253072                       # Simulator instruction rate (inst/s)
host_op_rate                                   253072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7791485495                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461292                       # Number of bytes of host memory used
host_seconds                                   397.93                       # Real time elapsed on the host
sim_insts                                   100704469                       # Number of instructions simulated
sim_ops                                     100704469                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       69643712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      166171392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       44087488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       13679104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          293585856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     69643712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     44087488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     113731200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     28846656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31679040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst         1088183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2596428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          688867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          213736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4587279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        450729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             494985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          22462477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          53595952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          14219721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4411978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94691471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     22462477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     14219721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36682198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9304032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         913541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10217573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9304032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         22462477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         53595952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         914882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         14219721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4411978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104909044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4587279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494985                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4587279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              291121472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2464384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31422400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               293585856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31679040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  38506                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        20025                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            321152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            310551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            256927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            154735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            225678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            270292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            204497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            334584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            415504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            303687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           302414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           331316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           320267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           230345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           271606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30725                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3100446500000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4587279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4056528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  450682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     70                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1225610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.169863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.485062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.192814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       502873     41.03%     41.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       329065     26.85%     67.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115069      9.39%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        61979      5.06%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43045      3.51%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35287      2.88%     88.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17203      1.40%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12425      1.01%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       108664      8.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1225610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.354049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6149.830601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        28190    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.416019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.189466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.348180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         27190     96.45%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           422      1.50%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           141      0.50%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           171      0.61%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            90      0.32%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            30      0.11%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            22      0.08%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            21      0.07%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            13      0.05%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            12      0.04%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             8      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             8      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             9      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28191                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  40774331277                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            126063825027                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                22743865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8963.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27713.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3481380                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  332757                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     610052.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2223476528251                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    103530700000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    773438961749                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3975758640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5289852960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2169312750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2886328500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16211644800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19268753400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1697150880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1484367120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        202506049200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        202506049200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        489503107170                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        502911670320                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1430878956750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1419117059250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2146941980190                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2153464080750                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           692.462286                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           694.565887                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4384703                       # Transaction distribution
system.membus.trans_dist::ReadResp            4384309                       # Transaction distribution
system.membus.trans_dist::WriteReq              17817                       # Transaction distribution
system.membus.trans_dist::WriteResp             17817                       # Transaction distribution
system.membus.trans_dist::Writeback            450729                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            53175                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          28335                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           81510                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            310403                       # Transaction distribution
system.membus.trans_dist::ReadExResp           310403                       # Transaction distribution
system.membus.trans_dist::BadAddressError          394                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      2176683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      2176683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        39846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5661884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio          708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5702438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port      1377783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total      1377783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        10338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       610360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       620778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9966468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     69643712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     69643712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        66004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    188545472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    188611476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     44087488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     44087488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        40527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     20151680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     20192207                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               325371427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           161647                       # Total snoops (count)
system.membus.snoop_fanout::samples           5264353                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                 5264353    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total             5264353                       # Request fanout histogram
system.membus.reqLayer0.occupancy            42939969                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9224984111                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              394000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46213931                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        10170647268                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        24716375174                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy         6441559792                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2415447942                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44417                       # number of replacements
system.iocache.tags.tagsinuse                0.722805                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44417                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2951202378000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.722805                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.045175                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.045175                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400201                       # Number of tag accesses
system.iocache.tags.data_accesses              400201                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     33605104                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     33605104                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     33605104                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     33605104                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     33605104                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     33605104                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44258                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44258                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000045                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000045                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 160789.971292                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 160789.971292                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 160789.971292                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 160789.971292                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 160789.971292                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 160789.971292                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           428                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.511111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22733604                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22733604                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2842726786                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2842726786                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     22733604                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     22733604                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     22733604                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     22733604                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999955                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999955                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 108773.224880                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 108773.224880                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64233.703588                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64233.703588                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 108773.224880                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 108773.224880                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 108773.224880                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 108773.224880                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               23079465                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         19477685                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           504875                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            14819316                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                9587599                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            64.696636                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1458461                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             24661                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    14505717                       # DTB read hits
system.cpu0.dtb.read_misses                     65602                       # DTB read misses
system.cpu0.dtb.read_acv                          120                       # DTB read access violations
system.cpu0.dtb.read_accesses                  850560                       # DTB read accesses
system.cpu0.dtb.write_hits                    6618919                       # DTB write hits
system.cpu0.dtb.write_misses                    13785                       # DTB write misses
system.cpu0.dtb.write_acv                         291                       # DTB write access violations
system.cpu0.dtb.write_accesses                 287090                       # DTB write accesses
system.cpu0.dtb.data_hits                    21124636                       # DTB hits
system.cpu0.dtb.data_misses                     79387                       # DTB misses
system.cpu0.dtb.data_acv                          411                       # DTB access violations
system.cpu0.dtb.data_accesses                 1137650                       # DTB accesses
system.cpu0.itb.fetch_hits                    1574623                       # ITB hits
system.cpu0.itb.fetch_misses                    21459                       # ITB misses
system.cpu0.itb.fetch_acv                         627                       # ITB acv
system.cpu0.itb.fetch_accesses                1596082                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        71138631                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          21194319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     104040008                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   23079465                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11046060                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     47904132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1456834                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       486                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               64286                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       724662                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       392000                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                 12823150                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               313772                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                     11                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          71008302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.465181                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.630494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                49503095     69.71%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2330575      3.28%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2785791      3.92%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2424901      3.41%     80.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4116410      5.80%     86.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  788472      1.11%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1693637      2.39%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  630042      0.89%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 6735379      9.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71008302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.324429                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.462497                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                17829269                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             34462268                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 15893356                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              2157037                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                666371                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              758495                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                63873                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              94317953                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               194310                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                666371                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                18880848                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               12258918                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      16427026                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 16961631                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              5813506                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              91596591                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               202659                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               3912118                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 50251                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                150469                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           66618868                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            117953588                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       117833187                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           109655                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             58689637                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 7929231                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1480809                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        255370                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 14036971                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            15246294                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7023563                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          2195378                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1459639                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  85915650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            2014430                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 83599335                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            88950                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9538220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      5014736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       1277693                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     71008302                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.177318                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.695446                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           37005803     52.11%     52.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           14413667     20.30%     72.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6236128      8.78%     81.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4780942      6.73%     87.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4119992      5.80%     93.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2068517      2.91%     96.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1380598      1.94%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             756795      1.07%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             245860      0.35%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71008302                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 419592     29.34%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                604017     42.24%     71.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               406436     28.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             6746      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60759687     72.68%     72.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              139382      0.17%     72.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              72382      0.09%     72.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               3372      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            15066138     18.02%     90.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            6752256      8.08%     99.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            799372      0.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              83599335                       # Type of FU issued
system.cpu0.iq.rate                          1.175161                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1430048                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.017106                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         239197150                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         97245945                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     82118276                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             528820                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            257286                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       248225                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              84743377                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 279260                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          767463                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1883607                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         3086                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        35835                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       822412                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        19828                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        26290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                666371                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                7878091                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               283318                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           89677692                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           211844                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             15246294                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             7023563                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1649581                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  9789                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                10284                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         35835                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        220661                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       454172                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              674833                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             82874873                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14590837                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           724462                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      1747612                       # number of nop insts executed
system.cpu0.iew.exec_refs                    21237458                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                14418376                       # Number of branches executed
system.cpu0.iew.exec_stores                   6646621                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.164977                       # Inst execution rate
system.cpu0.iew.wb_sent                      82574087                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     82366501                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 47091577                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 64658761                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.157831                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.728309                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       10056950                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         736737                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           620906                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     69306771                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.146530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.063082                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     41265533     59.54%     59.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12252101     17.68%     77.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5349897      7.72%     84.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2926983      4.22%     89.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2022207      2.92%     92.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       917951      1.32%     93.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       536306      0.77%     94.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       453296      0.65%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3582497      5.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     69306771                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            79462311                       # Number of instructions committed
system.cpu0.commit.committedOps              79462311                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      19563838                       # Number of memory references committed
system.cpu0.commit.loads                     13362687                       # Number of loads committed
system.cpu0.commit.membars                     308707                       # Number of memory barriers committed
system.cpu0.commit.branches                  13676074                       # Number of branches committed
system.cpu0.commit.fp_insts                    242592                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 76891930                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1203396                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      1496659      1.88%      1.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        57066895     71.82%     73.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         131011      0.16%     73.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         71484      0.09%     73.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          3372      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13671394     17.20%     91.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       6222127      7.83%     98.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       799369      1.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         79462311                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              3582497                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   155017455                       # The number of ROB reads
system.cpu0.rob.rob_writes                  180738365                       # The number of ROB writes
system.cpu0.timesIdled                          28627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         130329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                   238825117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   77972397                       # Number of Instructions Simulated
system.cpu0.committedOps                     77972397                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.912357                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.912357                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.096063                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.096063                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               110214460                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62000626                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   107040                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  106804                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                2752879                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                871632                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               62071                       # Transaction distribution
system.iobus.trans_dist::WriteResp              62073                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        20038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        50184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  139114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        80152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          235                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9900                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       106531                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2944171                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             19920000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               218000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              202000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15173000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             2456000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398835321                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            32367000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45133069                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements          1087620                       # number of replacements
system.cpu0.icache.tags.tagsinuse          505.450438                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11716113                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1087620                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.772249                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     209186195000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   505.450438                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.987208                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.987208                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26734800                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26734800                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     11721910                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11721910                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     11721910                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11721910                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     11721910                       # number of overall hits
system.cpu0.icache.overall_hits::total       11721910                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1101240                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1101240                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1101240                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1101240                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1101240                       # number of overall misses
system.cpu0.icache.overall_misses::total      1101240                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 102980761008                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 102980761008                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 102980761008                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 102980761008                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 102980761008                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 102980761008                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     12823150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12823150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     12823150                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12823150                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     12823150                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12823150                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.085879                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.085879                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.085879                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.085879                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.085879                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.085879                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 93513.458472                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 93513.458472                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 93513.458472                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 93513.458472                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 93513.458472                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 93513.458472                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        12740                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12740                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        12740                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12740                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        12740                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12740                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1088500                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1088500                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1088500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1088500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1088500                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1088500                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  74853174732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  74853174732                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  74853174732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  74853174732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  74853174732                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  74853174732                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.084886                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084886                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.084886                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084886                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.084886                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084886                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68767.271228                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68767.271228                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68767.271228                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68767.271228                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68767.271228                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68767.271228                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2619864                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1009.251445                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15485164                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2619864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.910675                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        141192500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1009.251445                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.985597                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985597                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          892                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          806                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         42438935                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        42438935                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     10343955                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10343955                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4741427                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4741427                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       176309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       176309                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       205551                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       205551                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     15085382                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15085382                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     15085382                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15085382                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3163777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3163777                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1219427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1219427                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        24666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24666                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        16662                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16662                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      4383204                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4383204                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      4383204                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4383204                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 279573679777                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 279573679777                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  97951141296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  97951141296                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2062364745                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2062364745                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   1000833245                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1000833245                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       298000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       298000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 377524821073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 377524821073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 377524821073                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 377524821073                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     13507732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13507732                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5960854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5960854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       200975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       200975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       222213                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       222213                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     19468586                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19468586                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     19468586                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19468586                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.234220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.234220                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.204573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.204573                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.122732                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.122732                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.074982                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074982                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.225142                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.225142                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.225142                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.225142                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 88367.062463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88367.062463                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 80325.547405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80325.547405                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 83611.641328                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 83611.641328                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60066.813408                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60066.813408                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 86129.876929                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86129.876929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 86129.876929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86129.876929                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        43652                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          875                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             9781                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            230                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.462938                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     3.804348                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       349595                       # number of writebacks
system.cpu0.dcache.writebacks::total           349595                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       746429                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       746429                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       969268                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       969268                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         5209                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5209                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1715697                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1715697                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1715697                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1715697                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2417348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2417348                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       250159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       250159                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        19457                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19457                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        16657                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        16657                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2667507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2667507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2667507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2667507                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 158820663277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 158820663277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  16017265838                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16017265838                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1133648755                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1133648755                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    593620755                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    593620755                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       210000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       210000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 174837929115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 174837929115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 174837929115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 174837929115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1473691000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1473691000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2683967000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2683967000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   4157658000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   4157658000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.178960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.178960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041967                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041967                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.096813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.096813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.074960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074960                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.137016                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.137016                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.137016                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.137016                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65700.372175                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65700.372175                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 64028.341327                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64028.341327                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 58264.313872                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58264.313872                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 35637.915291                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35637.915291                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 65543.569001                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65543.569001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 65543.569001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65543.569001                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                9571634                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8284104                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           233623                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4737665                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2324389                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            49.061911                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 479409                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             17898                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     5038059                       # DTB read hits
system.cpu1.dtb.read_misses                     31415                       # DTB read misses
system.cpu1.dtb.read_acv                          136                       # DTB read access violations
system.cpu1.dtb.read_accesses                  282605                       # DTB read accesses
system.cpu1.dtb.write_hits                    3402073                       # DTB write hits
system.cpu1.dtb.write_misses                    10186                       # DTB write misses
system.cpu1.dtb.write_acv                         181                       # DTB write access violations
system.cpu1.dtb.write_accesses                 119693                       # DTB write accesses
system.cpu1.dtb.data_hits                     8440132                       # DTB hits
system.cpu1.dtb.data_misses                     41601                       # DTB misses
system.cpu1.dtb.data_acv                          317                       # DTB access violations
system.cpu1.dtb.data_accesses                  402298                       # DTB accesses
system.cpu1.itb.fetch_hits                     992874                       # ITB hits
system.cpu1.itb.fetch_misses                     6793                       # ITB misses
system.cpu1.itb.fetch_acv                         139                       # ITB acv
system.cpu1.itb.fetch_accesses                 999667                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        26685631                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10339931                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      36275479                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    9571634                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2803798                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     15576464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 783068                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         7                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               65338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       152507                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        96337                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                  4964762                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               155228                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          26622118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.362607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.645037                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19752038     74.19%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  453985      1.71%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  969185      3.64%     79.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  493432      1.85%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1239017      4.65%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  446192      1.68%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  359388      1.35%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  211576      0.79%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2697305     10.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            26622118                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.358681                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.359364                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 8421025                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             12220351                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5157184                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               468499                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                355058                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              331747                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                37647                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              29393484                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts               127279                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                355058                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 8778833                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 528465                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      10138827                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5275668                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1545265                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              27754199                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                57283                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                117002                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                398609                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 92238                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           18934303                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             34873716                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        34724463                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           138581                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             16153640                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 2780655                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1050381                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        104618                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4167031                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5368618                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3620315                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           913054                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          537958                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  25413811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1352636                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 24841999                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            41706                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        3854454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1737165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        931173                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     26622118                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.933134                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.500353                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           15942537     59.88%     59.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            4529226     17.01%     76.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2221584      8.34%     85.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1690023      6.35%     91.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1132918      4.26%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             603872      2.27%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             320863      1.21%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             125434      0.47%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              55661      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       26622118                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  28891      4.64%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                352956     56.68%     61.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               240842     38.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1647      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             15334262     61.73%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               51748      0.21%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              17837      0.07%     62.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                823      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5304916     21.35%     83.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3520672     14.17%     97.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            610094      2.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              24841999                       # Type of FU issued
system.cpu1.iq.rate                          0.930913                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     622689                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025066                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          76359427                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         30351697                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     23990661                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             611083                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            285761                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       280398                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              25133985                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 329056                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          215122                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       768496                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         2057                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        17372                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       401225                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          810                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         8709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                355058                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 427044                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                23831                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           27062718                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           105101                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5368618                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3620315                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1134489                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  4105                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                17468                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         17372                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         93404                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       255972                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              349376                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             24474624                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5090391                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           367374                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       296271                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8518644                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3536240                       # Number of branches executed
system.cpu1.iew.exec_stores                   3428253                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.917146                       # Inst execution rate
system.cpu1.iew.wb_sent                      24357144                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     24271059                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10806716                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 14421689                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.909518                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.749338                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        4069125                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         421463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           331986                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     25864086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.884923                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.792094                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     17289479     66.85%     66.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4104003     15.87%     82.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1320522      5.11%     87.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       863219      3.34%     91.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       541891      2.10%     93.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       669821      2.59%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       205738      0.80%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       153393      0.59%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       716020      2.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     25864086                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            22887712                       # Number of instructions committed
system.cpu1.commit.committedOps              22887712                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       7819212                       # Number of memory references committed
system.cpu1.commit.loads                      4600122                       # Number of loads committed
system.cpu1.commit.membars                     138321                       # Number of memory barriers committed
system.cpu1.commit.branches                   3301742                       # Number of branches committed
system.cpu1.commit.fp_insts                    275404                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 22097190                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              388779                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       157287      0.69%      0.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14039289     61.34%     62.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          48345      0.21%     62.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         17795      0.08%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           823      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.32% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4738443     20.70%     83.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3275639     14.31%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       610091      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         22887712                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               716020                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    51951303                       # The number of ROB reads
system.cpu1.rob.rob_writes                   54668664                       # The number of ROB writes
system.cpu1.timesIdled                          15336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          63513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                   283359037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   22732072                       # Number of Instructions Simulated
system.cpu1.committedOps                     22732072                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.173920                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.173920                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.851847                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.851847                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                31924570                       # number of integer regfile reads
system.cpu1.int_regfile_writes               17183784                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   136793                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  141867                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                1755905                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                509915                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           688324                       # number of replacements
system.cpu1.icache.tags.tagsinuse          480.877306                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4249335                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           688324                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.173452                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1176824996250                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   480.877306                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.939213                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.939213                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10618440                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10618440                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4271918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4271918                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4271918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4271918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4271918                       # number of overall hits
system.cpu1.icache.overall_hits::total        4271918                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       692844                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       692844                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       692844                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        692844                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       692844                       # number of overall misses
system.cpu1.icache.overall_misses::total       692844                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  65097456790                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  65097456790                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  65097456790                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  65097456790                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  65097456790                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  65097456790                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4964762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4964762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4964762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4964762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4964762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4964762                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.139552                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.139552                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.139552                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.139552                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.139552                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.139552                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 93956.874549                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93956.874549                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 93956.874549                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93956.874549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 93956.874549                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93956.874549                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         3928                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3928                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         3928                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3928                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         3928                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3928                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       688916                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       688916                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       688916                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       688916                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       688916                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       688916                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  47483942208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  47483942208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  47483942208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  47483942208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  47483942208                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  47483942208                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.138761                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.138761                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.138761                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.138761                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.138761                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.138761                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 68925.590650                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68925.590650                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 68925.590650                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68925.590650                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 68925.590650                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68925.590650                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           193262                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          816.113934                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7416265                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           193262                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.374150                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3004052778750                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   816.113934                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.796986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.796986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          651                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16342423                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16342423                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4468664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4468664                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2777380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2777380                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        74195                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        74195                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        74325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        74325                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7246044                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7246044                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7246044                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7246044                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       276682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       276682                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       344484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       344484                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16568                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        16568                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        11699                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11699                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       621166                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        621166                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       621166                       # number of overall misses
system.cpu1.dcache.overall_misses::total       621166                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  24380112557                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24380112557                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  29531265120                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29531265120                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   1333935992                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1333935992                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    700449161                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    700449161                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  53911377677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  53911377677                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  53911377677                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  53911377677                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4745346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4745346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3121864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3121864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        90763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        90763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        86024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        86024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7867210                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7867210                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7867210                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7867210                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.058306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.058306                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.110346                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.110346                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.182541                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.182541                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.135997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.135997                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.078956                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.078956                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.078956                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.078956                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 88116.005223                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88116.005223                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 85726.086320                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85726.086320                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 80512.795268                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 80512.795268                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 59872.566972                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 59872.566972                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 86790.612617                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86790.612617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 86790.612617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86790.612617                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        12361                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3242                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.812770                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     2.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       101134                       # number of writebacks
system.cpu1.dcache.writebacks::total           101134                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       119619                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119619                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       239907                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       239907                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         1796                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1796                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       359526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       359526                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       359526                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       359526                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       157063                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       157063                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       104577                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       104577                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        14772                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        14772                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        11682                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        11682                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       261640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       261640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       261640                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       261640                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  10578049436                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10578049436                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6436421152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6436421152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    823166508                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    823166508                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    412377839                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    412377839                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  17014470588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17014470588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  17014470588                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17014470588                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      7620000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      7620000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data   1128054000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total   1128054000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1135674000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1135674000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.033098                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033098                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.033498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.162754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.162754                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.135799                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.135799                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.033257                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.033257                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.033257                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.033257                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 67349.085628                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67349.085628                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61547.196343                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61547.196343                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 55724.783916                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55724.783916                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 35300.277264                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 35300.277264                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 65030.081746                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65030.081746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 65030.081746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65030.081746                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    8082                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    178077                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   57190     37.23%     37.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    117      0.08%     37.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2985      1.94%     39.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    761      0.50%     39.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  92553     60.25%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              153606                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    56868     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     117      0.10%     48.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2985      2.55%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     761      0.65%     51.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   56109     48.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               116840                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2731738380000     88.13%     88.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              320390000      0.01%     88.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             4991160000      0.16%     88.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             2845880000      0.09%     88.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           359741430000     11.61%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3099637240000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994370                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.606236                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.760647                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         6      2.26%      2.26% # number of syscalls executed
system.cpu0.kern.syscall::3                        26      9.77%     12.03% # number of syscalls executed
system.cpu0.kern.syscall::4                         4      1.50%     13.53% # number of syscalls executed
system.cpu0.kern.syscall::6                        30     11.28%     24.81% # number of syscalls executed
system.cpu0.kern.syscall::12                        1      0.38%     25.19% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.38%     25.56% # number of syscalls executed
system.cpu0.kern.syscall::17                       14      5.26%     30.83% # number of syscalls executed
system.cpu0.kern.syscall::19                        7      2.63%     33.46% # number of syscalls executed
system.cpu0.kern.syscall::20                        4      1.50%     34.96% # number of syscalls executed
system.cpu0.kern.syscall::23                        4      1.50%     36.47% # number of syscalls executed
system.cpu0.kern.syscall::24                        6      2.26%     38.72% # number of syscalls executed
system.cpu0.kern.syscall::33                       10      3.76%     42.48% # number of syscalls executed
system.cpu0.kern.syscall::45                       47     17.67%     60.15% # number of syscalls executed
system.cpu0.kern.syscall::47                        6      2.26%     62.41% # number of syscalls executed
system.cpu0.kern.syscall::48                        4      1.50%     63.91% # number of syscalls executed
system.cpu0.kern.syscall::54                        6      2.26%     66.17% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      0.38%     66.54% # number of syscalls executed
system.cpu0.kern.syscall::59                        3      1.13%     67.67% # number of syscalls executed
system.cpu0.kern.syscall::71                       50     18.80%     86.47% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      1.13%     87.59% # number of syscalls executed
system.cpu0.kern.syscall::74                       15      5.64%     93.23% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      0.38%     93.61% # number of syscalls executed
system.cpu0.kern.syscall::90                        1      0.38%     93.98% # number of syscalls executed
system.cpu0.kern.syscall::92                        6      2.26%     96.24% # number of syscalls executed
system.cpu0.kern.syscall::97                        2      0.75%     96.99% # number of syscalls executed
system.cpu0.kern.syscall::98                        2      0.75%     97.74% # number of syscalls executed
system.cpu0.kern.syscall::132                       4      1.50%     99.25% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.38%     99.62% # number of syscalls executed
system.cpu0.kern.syscall::147                       1      0.38%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   266                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1116      0.69%      0.69% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.69% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.69% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.70% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2773      1.72%      2.42% # number of callpals executed
system.cpu0.kern.callpal::tbi                      33      0.02%      2.44% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      2.44% # number of callpals executed
system.cpu0.kern.callpal::swpipl               144360     89.59%     92.03% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6886      4.27%     96.30% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.30% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     6      0.00%     96.31% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     8      0.00%     96.31% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.31% # number of callpals executed
system.cpu0.kern.callpal::rti                    5384      3.34%     99.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                 392      0.24%     99.90% # number of callpals executed
system.cpu0.kern.callpal::imb                     166      0.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                161138                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7868                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1246                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1246                      
system.cpu0.kern.mode_good::user                 1246                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.158363                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.273425                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      3063037640000     98.94%     98.94% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         32943660000      1.06%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2774                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4932                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    134839                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   43716     37.38%     37.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2965      2.54%     39.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1116      0.95%     40.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  69158     59.13%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              116955                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    42485     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2965      3.37%     51.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1116      1.27%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   41375     47.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                87941                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2754320650000     88.84%     88.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             4790790000      0.15%     88.99% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             4062030000      0.13%     89.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           337258130000     10.88%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3100431600000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.971841                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.598268                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.751922                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         2      1.94%      1.94% # number of syscalls executed
system.cpu1.kern.syscall::3                         7      6.80%      8.74% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      2.91%     11.65% # number of syscalls executed
system.cpu1.kern.syscall::6                        15     14.56%     26.21% # number of syscalls executed
system.cpu1.kern.syscall::17                        4      3.88%     30.10% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      3.88%     33.98% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      1.94%     35.92% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      1.94%     37.86% # number of syscalls executed
system.cpu1.kern.syscall::33                        2      1.94%     39.81% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      1.94%     41.75% # number of syscalls executed
system.cpu1.kern.syscall::45                       15     14.56%     56.31% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      1.94%     58.25% # number of syscalls executed
system.cpu1.kern.syscall::48                        6      5.83%     64.08% # number of syscalls executed
system.cpu1.kern.syscall::54                        6      5.83%     69.90% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      0.97%     70.87% # number of syscalls executed
system.cpu1.kern.syscall::59                        4      3.88%     74.76% # number of syscalls executed
system.cpu1.kern.syscall::71                       13     12.62%     87.38% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      1.94%     89.32% # number of syscalls executed
system.cpu1.kern.syscall::74                        3      2.91%     92.23% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      0.97%     93.20% # number of syscalls executed
system.cpu1.kern.syscall::90                        2      1.94%     95.15% # number of syscalls executed
system.cpu1.kern.syscall::92                        3      2.91%     98.06% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      0.97%     99.03% # number of syscalls executed
system.cpu1.kern.syscall::147                       1      0.97%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   103                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                  761      0.62%      0.62% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.62% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.62% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3578      2.90%      3.52% # number of callpals executed
system.cpu1.kern.callpal::tbi                      33      0.03%      3.54% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      3.55% # number of callpals executed
system.cpu1.kern.callpal::swpipl               106815     86.50%     90.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5964      4.83%     94.88% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.88% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.00%     94.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     94.89% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.89% # number of callpals executed
system.cpu1.kern.callpal::rti                    6064      4.91%     99.80% # number of callpals executed
system.cpu1.kern.callpal::callsys                 172      0.14%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                      73      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                123479                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3502                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                775                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4921                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1814                      
system.cpu1.kern.mode_good::user                  775                      
system.cpu1.kern.mode_good::idle                 1039                      
system.cpu1.kern.mode_switch_good::kernel     0.517990                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.211136                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.394434                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      177695530000      5.73%      5.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         14770730000      0.48%      6.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2907965180000     93.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3579                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105437                       # Number of seconds simulated
sim_ticks                                105437090000                       # Number of ticks simulated
final_tick                               3205883760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1552975                       # Simulator instruction rate (inst/s)
host_op_rate                                  1552975                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1330028807                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465388                       # Number of bytes of host memory used
host_seconds                                    79.27                       # Real time elapsed on the host
sim_insts                                   123110971                       # Number of instructions simulated
sim_ops                                     123110971                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        9788352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        6909952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        7388864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        5204544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29291712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      9788352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      7388864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17177216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6970496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7818368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          152943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          107968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          115451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           81321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        108914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             122162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          92835946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          65536255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          70078414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          49361605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             277812220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     92835946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     70078414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        162914360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        66110474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8041497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74151971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        66110474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         92835946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         65536255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8041497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         70078414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         49361605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            351964190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      457683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122162                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457683                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               28563328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  728384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7510720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29291712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7818368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  11381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4805                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        15461                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             84820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6860                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  105437090000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  384238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     33                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       188096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.781899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.055165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.532578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87993     46.78%     46.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        53014     28.18%     74.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20430     10.86%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10428      5.54%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5324      2.83%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2833      1.51%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1963      1.04%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          964      0.51%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5147      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       188096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.538741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.474046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6062     91.74%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          269      4.07%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           95      1.44%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           34      0.51%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           33      0.50%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           27      0.41%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           21      0.32%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           14      0.21%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      0.12%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           13      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            9      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.02%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.759534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.437782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.471072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          6006     90.89%     90.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           434      6.57%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            44      0.67%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            47      0.71%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            26      0.39%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.09%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.09%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.08%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.06%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            3      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6608                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5953171999                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14321334499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2231510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13338.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32088.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       270.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    277.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   291185                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84375                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     181836.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    17331190500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3520660000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     84583079500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4635104040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6052513320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2529074625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3302462625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17852913000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21108562800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2076179040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1865799360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        209392460160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        209392460160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        545105887830                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        558403509600                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1445364754500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1433700174000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2226956373195                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2233825481865                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           694.647519                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           696.790179                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              426964                       # Transaction distribution
system.membus.trans_dist::ReadResp             426962                       # Transaction distribution
system.membus.trans_dist::WriteReq               4282                       # Transaction distribution
system.membus.trans_dist::WriteResp              4282                       # Transaction distribution
system.membus.trans_dist::Writeback            108914                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            32939                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21067                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           54006                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           37                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           37                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90670                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90670                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       305920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       305920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        13732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       342562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       356294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       230962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       230962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       270372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       272974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1192680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      9788352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      9788352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        16976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     10965504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     10982480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      7388864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      7388864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        10153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      8119488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      8129641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37137209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            94648                       # Total snoops (count)
system.membus.snoop_fanout::samples            689967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  689967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              689967                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12450996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1668583929                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13573234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1430765693                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1307979938                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1080978175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1044751021                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.0                       # Layer utilization (%)
system.iocache.tags.replacements                13282                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13282                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119538                       # Number of tag accesses
system.iocache.tags.data_accesses              119538                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4422982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4422982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4422982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4422982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4422982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4422982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 130087.705882                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 130087.705882                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 130087.705882                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 130087.705882                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 130087.705882                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 130087.705882                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2654982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2654982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    856771110                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    856771110                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2654982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2654982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2654982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2654982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 78087.705882                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 78087.705882                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64671.732337                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64671.732337                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 78087.705882                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 78087.705882                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 78087.705882                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 78087.705882                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                2129284                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1676902                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            72603                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1607481                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1039065                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            64.639333                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 174032                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              4355                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     2824987                       # DTB read hits
system.cpu0.dtb.read_misses                     10769                       # DTB read misses
system.cpu0.dtb.read_acv                           29                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1382180                       # DTB read accesses
system.cpu0.dtb.write_hits                    1314031                       # DTB write hits
system.cpu0.dtb.write_misses                     5009                       # DTB write misses
system.cpu0.dtb.write_acv                          40                       # DTB write access violations
system.cpu0.dtb.write_accesses                 311555                       # DTB write accesses
system.cpu0.dtb.data_hits                     4139018                       # DTB hits
system.cpu0.dtb.data_misses                     15778                       # DTB misses
system.cpu0.dtb.data_acv                           69                       # DTB access violations
system.cpu0.dtb.data_accesses                 1693735                       # DTB accesses
system.cpu0.itb.fetch_hits                     767559                       # ITB hits
system.cpu0.itb.fetch_misses                    21315                       # ITB misses
system.cpu0.itb.fetch_acv                         813                       # ITB acv
system.cpu0.itb.fetch_accesses                 788874                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         8994833                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3025876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      15596444                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2129284                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1213097                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      4705483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 224688                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        44                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               13692                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1109077                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        16139                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                  1800210                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                39016                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples           8982655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.736284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.917455                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6100850     67.92%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  179223      2.00%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  445820      4.96%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  193722      2.16%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  406622      4.53%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  167884      1.87%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  153672      1.71%     85.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  122421      1.36%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1212441     13.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8982655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.236723                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.733934                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2330476                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4072580                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2191932                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               285018                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                102649                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              126398                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 9944                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              14396252                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                30018                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                102649                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2511130                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 223550                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       2889349                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2301658                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               954319                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              13899510                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 3504                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 94225                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                470313                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 97884                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           10653158                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             19145389                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        15450160                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          3690783                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              9490591                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 1162559                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            275813                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         39847                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2029475                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             2943014                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1389684                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           377398                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          243776                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  13193377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             285084                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 12924917                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            18874                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        1372125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       692168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        169392                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      8982655                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.438875                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.992066                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4489756     49.98%     49.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1470098     16.37%     66.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             975187     10.86%     77.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             581247      6.47%     83.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             551230      6.14%     89.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             369119      4.11%     93.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             258956      2.88%     96.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             140043      1.56%     98.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             147019      1.64%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8982655                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  28322      4.81%      4.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                35325      6.00%     10.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   25      0.00%     10.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  310      0.05%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               46621      7.92%     18.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               213600     36.27%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                154857     26.30%     81.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               109789     18.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              549      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              6820542     52.77%     52.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10573      0.08%     52.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     52.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1165770      9.02%     61.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp              73875      0.57%     62.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              15669      0.12%     62.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            338757      2.62%     65.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              70615      0.55%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 2      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2930225     22.67%     88.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1336934     10.34%     98.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            161406      1.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              12924917                       # Type of FU issued
system.cpu0.iq.rate                          1.436927                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     588849                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.045559                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          29085361                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         11725291                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      9736175                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            6354850                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           3131945                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      2979745                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              10169338                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                3343879                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           84438                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       310258                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         7134                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       134033                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         4064                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        12044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                102649                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 167581                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                29696                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           13614919                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            43056                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              2943014                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1389684                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            219660                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  4731                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                23010                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          7134                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         40472                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        58939                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               99411                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             12807181                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2844456                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           117735                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       136458                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4168732                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1426047                       # Number of branches executed
system.cpu0.iew.exec_stores                   1324276                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.423838                       # Inst execution rate
system.cpu0.iew.wb_sent                      12750978                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     12715920                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  7118259                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  9092077                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.413692                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.782908                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        1368988                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         115692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            91890                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      8749264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.389458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.416306                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5160686     58.98%     58.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1334181     15.25%     74.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       692925      7.92%     82.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       323467      3.70%     85.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       199156      2.28%     88.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       123204      1.41%     89.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        80839      0.92%     90.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       109822      1.26%     91.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       724984      8.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      8749264                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            12156736                       # Number of instructions committed
system.cpu0.commit.committedOps              12156736                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3888407                       # Number of memory references committed
system.cpu0.commit.loads                      2632756                       # Number of loads committed
system.cpu0.commit.membars                      52937                       # Number of memory barriers committed
system.cpu0.commit.branches                   1329796                       # Number of branches committed
system.cpu0.commit.fp_insts                   2941565                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 10267029                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              139646                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       100059      0.82%      0.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         6298612     51.81%     52.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10120      0.08%     52.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     52.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1152185      9.48%     62.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp         73175      0.60%     62.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         14198      0.12%     62.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       332346      2.73%     65.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         70458      0.58%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            1      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2685693     22.09%     88.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1258484     10.35%     98.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       161405      1.33%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         12156736                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               724984                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    21490162                       # The number of ROB reads
system.cpu0.rob.rob_writes                   27284612                       # The number of ROB writes
system.cpu0.timesIdled                           3603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          12178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     1629796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   12057226                       # Number of Instructions Simulated
system.cpu0.committedOps                     12057226                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.746012                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.746012                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.340461                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.340461                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                14453592                       # number of integer regfile reads
system.cpu0.int_regfile_writes                7315243                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  3624108                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 2695520                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                4365173                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                160954                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3917                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3917                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17530                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17530                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   42894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          539                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4861                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        27129                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   875273                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5200000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              343000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6136000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119317326                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12048000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13320766                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           152941                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.967337                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1630399                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152941                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.660313                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.967337                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3753397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3753397                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1646178                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1646178                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1646178                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1646178                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1646178                       # number of overall hits
system.cpu0.icache.overall_hits::total        1646178                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       154032                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       154032                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       154032                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        154032                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       154032                       # number of overall misses
system.cpu0.icache.overall_misses::total       154032                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14544534690                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  14544534690                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  14544534690                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  14544534690                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  14544534690                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  14544534690                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1800210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1800210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1800210                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1800210                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1800210                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1800210                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.085563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.085563                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.085563                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.085563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.085563                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.085563                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 94425.409590                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94425.409590                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 94425.409590                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94425.409590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 94425.409590                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94425.409590                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1055                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1055                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1055                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1055                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1055                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1055                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       152977                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152977                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       152977                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152977                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       152977                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152977                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  10630798307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10630798307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  10630798307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10630798307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  10630798307                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10630798307                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.084977                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084977                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.084977                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084977                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.084977                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084977                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69492.788504                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69492.788504                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69492.788504                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69492.788504                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69492.788504                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69492.788504                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           108305                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.180207                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3591365                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           108305                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            33.159734                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.180207                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.979668                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979668                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          666                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8098389                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8098389                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2569375                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2569375                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       904124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        904124                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        24607                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        24607                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        17767                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17767                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3473499                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3473499                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3473499                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3473499                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       127640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       127640                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       316816                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       316816                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         9877                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9877                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        10834                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10834                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       444456                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        444456                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       444456                       # number of overall misses
system.cpu0.dcache.overall_misses::total       444456                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  10730502768                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10730502768                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  29054321088                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29054321088                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    639241250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    639241250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    655293498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    655293498                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1070000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1070000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  39784823856                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39784823856                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  39784823856                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39784823856                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2697015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2697015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1220940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1220940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        34484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        28601                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        28601                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3917955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3917955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3917955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3917955                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.047326                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047326                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.259485                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.259485                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.286423                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.286423                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.378798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.378798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.113441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.113441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113441                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 84068.495519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84068.495519                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 91707.240442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91707.240442                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 64720.183254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 64720.183254                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60484.908436                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60484.908436                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 89513.526324                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89513.526324                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 89513.526324                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89513.526324                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21031                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5142                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.090043                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     3.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        63368                       # number of writebacks
system.cpu0.dcache.writebacks::total            63368                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        53452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        53452                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       246958                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       246958                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         1153                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1153                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       300410                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       300410                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       300410                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       300410                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        74188                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        74188                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        69858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        69858                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         8724                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8724                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        10771                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        10771                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       144046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       144046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       144046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       144046                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4874560131                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4874560131                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   4412594685                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4412594685                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    372943750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    372943750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    402358502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    402358502                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       740000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       740000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   9287154816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9287154816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   9287154816                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9287154816                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    841091000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    841091000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    639894000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    639894000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1480985000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1480985000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.027507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.027507                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.057217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.252987                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.252987                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.376595                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.376595                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.036766                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036766                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.036766                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036766                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65705.506699                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65705.506699                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63165.202053                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63165.202053                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 42749.168959                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42749.168959                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 37355.723888                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 37355.723888                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 64473.534954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64473.534954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 64473.534954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64473.534954                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                1613886                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1304897                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            53419                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1135095                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 876572                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            77.224549                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 111998                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              3218                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     2510588                       # DTB read hits
system.cpu1.dtb.read_misses                      7491                       # DTB read misses
system.cpu1.dtb.read_acv                           32                       # DTB read access violations
system.cpu1.dtb.read_accesses                 1406114                       # DTB read accesses
system.cpu1.dtb.write_hits                    1068190                       # DTB write hits
system.cpu1.dtb.write_misses                     3207                       # DTB write misses
system.cpu1.dtb.write_acv                          50                       # DTB write access violations
system.cpu1.dtb.write_accesses                 345484                       # DTB write accesses
system.cpu1.dtb.data_hits                     3578778                       # DTB hits
system.cpu1.dtb.data_misses                     10698                       # DTB misses
system.cpu1.dtb.data_acv                           82                       # DTB access violations
system.cpu1.dtb.data_accesses                 1751598                       # DTB accesses
system.cpu1.itb.fetch_hits                     743063                       # ITB hits
system.cpu1.itb.fetch_misses                    12963                       # ITB misses
system.cpu1.itb.fetch_acv                         486                       # ITB acv
system.cpu1.itb.fetch_accesses                 756026                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         7015323                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2348762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      13011322                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1613886                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            988570                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      3896130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 161782                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        42                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               13715                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       652525                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        14542                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                  1417704                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                27535                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples           7006607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.857008                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.992224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4607966     65.77%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  144825      2.07%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  406350      5.80%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  144771      2.07%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  319486      4.56%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  137184      1.96%     82.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  111834      1.60%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   88912      1.27%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1045279     14.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             7006607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.230052                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.854700                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1797845                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              3041848                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1866858                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               225932                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 74124                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               88870                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 6856                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              12077271                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                22914                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 74124                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1941868                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 121797                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       2117401                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1954064                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               797353                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              11699674                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 2024                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 27794                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                484031                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 62638                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            9110010                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             16390170                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        12722129                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          3664116                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              8246291                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  863727                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            206024                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         30687                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1582249                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             2592263                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1125995                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           233299                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          178050                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  11189408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             184227                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 11007990                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            17674                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         987024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       485768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        104232                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      7006607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.571087                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.057658                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            3281484     46.83%     46.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1129017     16.11%     62.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             842699     12.03%     74.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             487661      6.96%     81.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             470927      6.72%     88.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             319206      4.56%     93.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             213973      3.05%     96.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             126104      1.80%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             135536      1.93%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        7006607                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  16620      3.16%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                35300      6.71%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   20      0.00%      9.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  300      0.06%      9.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               47703      9.07%     19.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               212356     40.37%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                132001     25.09%     84.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                81775     15.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               12      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              5557650     50.49%     50.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                7117      0.06%     50.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     50.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1155710     10.50%     61.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              74183      0.67%     61.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              15574      0.14%     61.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            337144      3.06%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              70305      0.64%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2584224     23.48%     89.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1085474      9.86%     98.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            120597      1.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              11007990                       # Type of FU issued
system.cpu1.iq.rate                          1.569135                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     526075                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.047790                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          23257294                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          9262696                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      7889933                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            6309043                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           3101452                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      2957778                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               8212859                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                3321194                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           78850                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       227721                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         4054                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       104122                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        10312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 74124                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  96912                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                19867                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           11479011                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            31767                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              2592263                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1125995                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            145146                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   340                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                18742                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          4054                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         30585                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        42978                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               73563                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             10914310                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2525560                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            93681                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       105376                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3602054                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1159546                       # Number of branches executed
system.cpu1.iew.exec_stores                   1076494                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.555782                       # Inst execution rate
system.cpu1.iew.wb_sent                      10870638                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     10847711                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6112452                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  7731564                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.546288                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.790584                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         978137                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          79995                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            67273                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      6839148                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.524671                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.523922                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      3846758     56.25%     56.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1070136     15.65%     71.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       592396      8.66%     80.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       269816      3.95%     84.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       152430      2.23%     86.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        90545      1.32%     88.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        70387      1.03%     89.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        95133      1.39%     90.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       651547      9.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6839148                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            10427450                       # Number of instructions committed
system.cpu1.commit.committedOps              10427450                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3386415                       # Number of memory references committed
system.cpu1.commit.loads                      2364542                       # Number of loads committed
system.cpu1.commit.membars                      32844                       # Number of memory barriers committed
system.cpu1.commit.branches                   1087342                       # Number of branches committed
system.cpu1.commit.fp_insts                   2921193                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  8617715                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               89689                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        78186      0.75%      0.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         5169747     49.58%     50.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6881      0.07%     50.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     50.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1142276     10.95%     61.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         73214      0.70%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         14096      0.14%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       330884      3.17%     65.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         70185      0.67%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2397386     22.99%     89.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1024000      9.82%     98.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       120595      1.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         10427450                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               651547                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    17549307                       # The number of ROB reads
system.cpu1.rob.rob_writes                   22977946                       # The number of ROB writes
system.cpu1.timesIdled                           2984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           8716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     3450084                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   10349276                       # Number of Instructions Simulated
system.cpu1.committedOps                     10349276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.677856                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.677856                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.475239                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.475239                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                11997903                       # number of integer regfile reads
system.cpu1.int_regfile_writes                5960316                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  3599963                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 2675711                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                4288739                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                123099                       # number of misc regfile writes
system.cpu1.icache.tags.replacements           115450                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.548653                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1318220                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           115450                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            11.418103                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.548653                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999118                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999118                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2950919                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2950919                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1301678                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1301678                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1301678                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1301678                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1301678                       # number of overall hits
system.cpu1.icache.overall_hits::total        1301678                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       116026                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       116026                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       116026                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        116026                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       116026                       # number of overall misses
system.cpu1.icache.overall_misses::total       116026                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  10952398175                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10952398175                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  10952398175                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10952398175                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  10952398175                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10952398175                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1417704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1417704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1417704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1417704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1417704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1417704                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.081841                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.081841                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.081841                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.081841                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.081841                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.081841                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 94396.067907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 94396.067907                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 94396.067907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 94396.067907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 94396.067907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 94396.067907                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          515                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          515                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          515                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       115511                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       115511                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       115511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       115511                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       115511                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       115511                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   8017054825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8017054825                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   8017054825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8017054825                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   8017054825                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8017054825                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.081478                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.081478                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.081478                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.081478                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.081478                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.081478                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69405.120075                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69405.120075                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69405.120075                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69405.120075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69405.120075                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69405.120075                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            80652                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          985.253762                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3071351                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            80652                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.081523                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   985.253762                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.962162                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962162                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          827                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          7005669                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         7005669                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2297897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2297897                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       794204                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        794204                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        15983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15983                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        11113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3092101                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3092101                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3092101                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3092101                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       107320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       107320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       202079                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       202079                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         9378                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9378                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        10383                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        10383                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       309399                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        309399                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       309399                       # number of overall misses
system.cpu1.dcache.overall_misses::total       309399                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   8709017007                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8709017007                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  18214152251                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18214152251                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    600131247                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    600131247                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    627752473                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    627752473                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1524000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1524000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  26923169258                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26923169258                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  26923169258                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26923169258                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2405217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2405217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       996283                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       996283                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        25361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        25361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        21496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        21496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3401500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3401500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3401500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3401500                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.044620                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044620                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.202833                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.202833                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.369780                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.369780                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.483020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.483020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.090960                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.090960                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.090960                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.090960                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 81149.990747                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81149.990747                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 90133.820194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90133.820194                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 63993.521753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63993.521753                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60459.642974                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60459.642974                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 87017.635021                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87017.635021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 87017.635021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87017.635021                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        16081                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             4174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.852659                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     4.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        45546                       # number of writebacks
system.cpu1.dcache.writebacks::total            45546                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        44128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        44128                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       148333                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       148333                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          918                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          918                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       192461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       192461                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       192461                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       192461                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        63192                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63192                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        53746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        53746                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         8460                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8460                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        10333                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10333                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       116938                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       116938                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       116938                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       116938                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   4076530641                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4076530641                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3295883648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3295883648                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    358156752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    358156752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    384305527                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    384305527                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1040000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1040000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   7372414289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7372414289                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   7372414289                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7372414289                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    282205000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    282205000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    283405000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    283405000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.026273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.053947                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.053947                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.333583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.333583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.480694                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.480694                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.034378                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034378                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.034378                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.034378                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 64510.232957                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64510.232957                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61323.329141                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61323.329141                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 42335.313475                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42335.313475                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37192.057195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37192.057195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63045.496665                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63045.496665                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63045.496665                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63045.496665                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     617                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     28982                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    8698     42.33%     42.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     69      0.34%     42.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    108      0.53%     43.19% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    564      2.74%     45.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  11111     54.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               20550                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     8695     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      69      0.39%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     108      0.61%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     564      3.21%     53.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8133     46.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                17569                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             70175940000     66.06%     66.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              173360000      0.16%     66.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              185360000      0.17%     66.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1903270000      1.79%     68.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            33794280000     31.81%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        106232210000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999655                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.731977                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.854939                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.49%      1.49% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      2.99%      4.48% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     38.81%     43.28% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      2.99%     46.27% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      7.46%     53.73% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.49%     55.22% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.49%     56.72% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      4.48%     61.19% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      1.49%     62.69% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.49%     64.18% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      1.49%     65.67% # number of syscalls executed
system.cpu0.kern.syscall::71                       18     26.87%     92.54% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      2.99%     95.52% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.49%     97.01% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.49%     98.51% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.49%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    67                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  592      2.42%      2.42% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1297      5.30%      7.72% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.02%      7.74% # number of callpals executed
system.cpu0.kern.callpal::swpipl                16754     68.45%     76.19% # number of callpals executed
system.cpu0.kern.callpal::rdps                    361      1.47%     77.66% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     77.67% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     77.68% # number of callpals executed
system.cpu0.kern.callpal::rti                    3056     12.49%     90.16% # number of callpals executed
system.cpu0.kern.callpal::callsys                1940      7.93%     98.09% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.02%     98.10% # number of callpals executed
system.cpu0.kern.callpal::rdunique                463      1.89%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 24477                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4351                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2349                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2348                      
system.cpu0.kern.mode_good::user                 2349                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.539646                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.701045                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       80692010000     73.43%     73.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         29195980000     26.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1297                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     620                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     20621                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    5938     42.77%     42.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    109      0.79%     43.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    592      4.26%     47.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7244     52.18%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               13883                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     5938     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     109      0.91%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     592      4.94%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    5348     44.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                11987                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             78275610000     74.78%     74.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              185910000      0.18%     74.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1978150000      1.89%     76.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            24229240000     23.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        104668910000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.738266                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.863430                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     12.50%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  564      3.25%      3.25% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1257      7.24%     10.49% # number of callpals executed
system.cpu1.kern.callpal::tbi                       7      0.04%     10.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                10440     60.15%     70.68% # number of callpals executed
system.cpu1.kern.callpal::rdps                    243      1.40%     72.08% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     72.09% # number of callpals executed
system.cpu1.kern.callpal::rti                    2743     15.80%     87.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                1845     10.63%     98.53% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.01%     98.54% # number of callpals executed
system.cpu1.kern.callpal::rdunique                254      1.46%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 17356                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2775                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2075                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1227                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2661                      
system.cpu1.kern.mode_good::user                 2075                      
system.cpu1.kern.mode_good::idle                  586                      
system.cpu1.kern.mode_switch_good::kernel     0.958919                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.477588                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.875761                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       34293890000     33.95%     33.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         27185430000     26.91%     60.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         39526640000     39.13%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1257                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033452                       # Number of seconds simulated
sim_ticks                                 33452260000                       # Number of ticks simulated
final_tick                               3239336020000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8403003                       # Simulator instruction rate (inst/s)
host_op_rate                                  8402996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2214736177                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465388                       # Number of bytes of host memory used
host_seconds                                    15.10                       # Real time elapsed on the host
sim_insts                                   126922101                       # Number of instructions simulated
sim_ops                                     126922101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2914176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1940416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         633472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         399360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5887424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2914176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       633472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3547648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1361088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2098368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           45534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           30319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            9898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            6240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               91991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21267                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          87114473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          58005528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          18936598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11938207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             175994806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     87114473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     18936598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106051071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40687475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       22039767                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62727242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40687475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         87114473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         58005528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       22039767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         18936598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11938207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238722047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       91991                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32787                       # Number of write requests accepted
system.mem_ctrls.readBursts                     91991                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5840704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2088000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5887424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2098368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    730                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   161                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          581                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1774                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   33452270000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 91991                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.595469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.859199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.904907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17087     46.24%     46.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10431     28.23%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3457      9.36%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1647      4.46%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1002      2.71%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          574      1.55%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          405      1.10%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          310      0.84%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2036      5.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36949                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.393798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.958512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1530     89.53%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          134      7.84%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           26      1.52%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.59%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.18%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1709                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.090111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.185621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      9.122575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           968     56.64%     56.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           475     27.79%     84.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            91      5.32%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            25      1.46%     91.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            19      1.11%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            15      0.88%     93.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            18      1.05%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            23      1.35%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            18      1.05%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            12      0.70%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.12%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.06%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.23%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.12%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.29%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.18%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.06%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.18%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.06%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.06%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.12%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.06%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.06%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.06%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.06%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.06%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.06%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.12%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.06%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             3      0.18%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             2      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1709                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1186190505                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2897334255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  456305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12997.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31747.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       174.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    175.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    60843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     268094.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    11177302000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1116960000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     21154248000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4765045320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6201891360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2599975125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3383968500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            18211096800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21462129000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2185114320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1968274080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211577233920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211577233920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        558049731975                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        571504813110                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1454080343250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1442277640500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2251468540710                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2258375950470                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           695.041550                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.173908                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               80102                       # Transaction distribution
system.membus.trans_dist::ReadResp              80102                       # Transaction distribution
system.membus.trans_dist::WriteReq               1678                       # Transaction distribution
system.membus.trans_dist::WriteResp              1678                       # Transaction distribution
system.membus.trans_dist::Writeback             21267                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1015                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            389                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1404                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17199                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17199                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        91070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        91070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        81124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        91076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        19796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        19796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        17122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        17328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2914176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2914176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6537                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      3121801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       633472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       633472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       585600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       586076                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7992805                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2732                       # Total snoops (count)
system.membus.snoop_fanout::samples            128095                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  128095    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              128095                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6757999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           390412479                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11818481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          425664490                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          301063430                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer4.occupancy           92666235                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy           67220246                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4005983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4005983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4005983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4005983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4005983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4005983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129225.258065                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129225.258065                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129225.258065                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129225.258065                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129225.258065                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129225.258065                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2393983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2393983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    740352079                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    740352079                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2393983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2393983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2393983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2393983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77225.258065                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77225.258065                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64266.673524                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64266.673524                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77225.258065                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77225.258065                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77225.258065                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77225.258065                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 718797                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           501986                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            28385                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              538223                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 330464                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            61.399086                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  88500                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1401                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      721564                       # DTB read hits
system.cpu0.dtb.read_misses                      3871                       # DTB read misses
system.cpu0.dtb.read_acv                            6                       # DTB read access violations
system.cpu0.dtb.read_accesses                  326426                       # DTB read accesses
system.cpu0.dtb.write_hits                     462198                       # DTB write hits
system.cpu0.dtb.write_misses                     1490                       # DTB write misses
system.cpu0.dtb.write_acv                          38                       # DTB write access violations
system.cpu0.dtb.write_accesses                 178388                       # DTB write accesses
system.cpu0.dtb.data_hits                     1183762                       # DTB hits
system.cpu0.dtb.data_misses                      5361                       # DTB misses
system.cpu0.dtb.data_acv                           44                       # DTB access violations
system.cpu0.dtb.data_accesses                  504814                       # DTB accesses
system.cpu0.itb.fetch_hits                     262724                       # ITB hits
system.cpu0.itb.fetch_misses                    10502                       # ITB misses
system.cpu0.itb.fetch_acv                         315                       # ITB acv
system.cpu0.itb.fetch_accesses                 273226                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         2813248                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            976989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4437064                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     718797                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            418964                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1248340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  85594                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         3                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                1932                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       535761                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         2267                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                   625359                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                16268                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           2808089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.580101                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.741574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1943966     69.23%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   70556      2.51%     71.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  100784      3.59%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   92857      3.31%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  131137      4.67%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   64028      2.28%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   75170      2.68%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   46067      1.64%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  283524     10.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2808089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.255504                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.577203                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  843763                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1171659                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   681515                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                72281                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 38871                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               67563                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 4086                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               4152604                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                12498                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 38871                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  888842                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 124421                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        855076                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   707620                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               193259                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               4022892                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 4497                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 64357                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  6021                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 36305                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2844311                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              5133889                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         4712975                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           420087                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2325236                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  519075                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             78392                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9654                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   492733                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              773191                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             486783                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           183691                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           94898                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   3730999                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             102954                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  3564647                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3833                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         613428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       348892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         65966                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      2808089                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.269421                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.801083                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1478796     52.66%     52.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             459859     16.38%     69.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             274918      9.79%     78.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             218040      7.76%     86.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             164004      5.84%     92.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              96028      3.42%     95.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              69132      2.46%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              28612      1.02%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              18700      0.67%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2808089                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  10615     10.80%     10.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  657      0.67%     11.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  137      0.14%     11.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   96      0.10%     11.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                6617      6.73%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  186      0.19%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 46745     47.56%     66.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                33227     33.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              834      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2115415     59.34%     59.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                4991      0.14%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              94524      2.65%     62.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               7099      0.20%     62.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11805      0.33%     62.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult             51184      1.44%     64.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               3310      0.09%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              758118     21.27%     85.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             468797     13.15%     98.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             48570      1.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               3564647                       # Type of FU issued
system.cpu0.iq.rate                          1.267093                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      98280                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.027571                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           9453395                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          4038263                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      3213258                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             586101                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            412378                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       282697                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               3362830                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 299263                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           59890                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       136226                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3311                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        47503                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3518                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         4228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 38871                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  93738                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 6754                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            3919198                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            14240                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               773191                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              486783                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             76701                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  3626                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1999                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3311                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         13282                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        23614                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               36896                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              3530533                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               727287                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            34114                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        85245                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1191535                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  507582                       # Number of branches executed
system.cpu0.iew.exec_stores                    464248                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.254967                       # Inst execution rate
system.cpu0.iew.wb_sent                       3512029                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      3495955                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1860345                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  2484688                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.242676                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.748724                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         638007                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          36988                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            34157                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      2705917                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.206404                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.197464                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1653135     61.09%     61.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       443263     16.38%     77.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       169709      6.27%     83.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       101986      3.77%     87.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        77338      2.86%     90.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        43581      1.61%     91.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        28220      1.04%     93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        30266      1.12%     94.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       158419      5.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2705917                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             3264430                       # Number of instructions committed
system.cpu0.commit.committedOps               3264430                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1076245                       # Number of memory references committed
system.cpu0.commit.loads                       636965                       # Number of loads committed
system.cpu0.commit.membars                      19794                       # Number of memory barriers committed
system.cpu0.commit.branches                    462594                       # Number of branches committed
system.cpu0.commit.fp_insts                    242032                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  3001199                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               71173                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        68226      2.09%      2.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1900953     58.23%     60.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4793      0.15%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         82367      2.52%     62.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          5951      0.18%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9178      0.28%     63.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult        44815      1.37%     64.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2524      0.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         656759     20.12%     85.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        440294     13.49%     98.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        48570      1.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          3264430                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               158419                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     6426098                       # The number of ROB reads
system.cpu0.rob.rob_writes                    7907598                       # The number of ROB writes
system.cpu0.timesIdled                            803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           5159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                      531978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    3197038                       # Number of Instructions Simulated
system.cpu0.committedOps                      3197038                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.879955                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.879955                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.136422                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.136422                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 4330818                       # number of integer regfile reads
system.cpu0.int_regfile_writes                2335222                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   340327                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  233150                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                 522993                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 42689                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3432                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3432                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13198                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13198                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          561                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7013                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744541                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               344000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              357000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5375000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103757543                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8480000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11583519                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            45534                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998249                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             588719                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            45534                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.929218                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.998249                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1296254                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1296254                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       579232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         579232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       579232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          579232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       579232                       # number of overall hits
system.cpu0.icache.overall_hits::total         579232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        46127                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        46127                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        46127                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         46127                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        46127                       # number of overall misses
system.cpu0.icache.overall_misses::total        46127                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4364254990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4364254990                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4364254990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4364254990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4364254990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4364254990                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       625359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       625359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       625359                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       625359                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       625359                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       625359                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.073761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.073761                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.073761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.073761                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.073761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.073761                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 94613.891864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94613.891864                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 94613.891864                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94613.891864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 94613.891864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94613.891864                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          591                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          591                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          591                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          591                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          591                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          591                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        45536                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        45536                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        45536                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        45536                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        45536                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        45536                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   3172921510                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3172921510                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   3172921510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3172921510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   3172921510                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3172921510                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.072816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.072816                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.072816                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.072816                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.072816                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.072816                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69679.407721                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69679.407721                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69679.407721                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69679.407721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69679.407721                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69679.407721                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            30559                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          997.682574                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             939324                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            30559                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.738048                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   997.682574                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.974299                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974299                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2212734                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2212734                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       602999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         602999                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       321855                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        321855                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8198                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7180                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7180                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       924854                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          924854                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       924854                       # number of overall hits
system.cpu0.dcache.overall_hits::total         924854                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        41366                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        41366                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       108022                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       108022                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          840                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          840                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          245                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          245                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       149388                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        149388                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       149388                       # number of overall misses
system.cpu0.dcache.overall_misses::total       149388                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3792088152                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3792088152                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10181456633                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10181456633                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     80025249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     80025249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     14668940                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14668940                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13973544785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13973544785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13973544785                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13973544785                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       644365                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       644365                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       429877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       429877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7425                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7425                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1074242                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1074242                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1074242                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1074242                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.064197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.251286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.251286                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.032997                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032997                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.139064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.139064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.139064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.139064                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 91671.618044                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91671.618044                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 94253.546805                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94253.546805                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 95268.153571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 95268.153571                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59873.224490                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59873.224490                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 93538.602732                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93538.602732                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 93538.602732                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93538.602732                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6798                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1421                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.783955                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     3.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18357                       # number of writebacks
system.cpu0.dcache.writebacks::total            18357                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        25539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25539                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        92562                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        92562                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          243                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          243                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       118101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       118101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       118101                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       118101                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        15827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        15827                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        15460                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15460                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          597                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          597                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          245                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          245                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        31287                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        31287                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        31287                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        31287                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1167966008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1167966008                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1105230907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1105230907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     42495751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42495751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      8630060                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8630060                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2273196915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2273196915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2273196915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2273196915                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    735710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    735710000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    334021000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    334021000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1069731000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1069731000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.035964                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035964                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.066054                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.066054                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.032997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032997                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.029125                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.029125                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.029125                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.029125                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 73795.792506                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73795.792506                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 71489.709379                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71489.709379                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 71182.162479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71182.162479                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 35224.734694                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35224.734694                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 72656.276249                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72656.276249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 72656.276249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72656.276249                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 176270                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           146575                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             6617                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              114832                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  67456                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            58.743207                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  10377                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               381                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      122380                       # DTB read hits
system.cpu1.dtb.read_misses                      2258                       # DTB read misses
system.cpu1.dtb.read_acv                           51                       # DTB read access violations
system.cpu1.dtb.read_accesses                   30602                       # DTB read accesses
system.cpu1.dtb.write_hits                      76430                       # DTB write hits
system.cpu1.dtb.write_misses                      639                       # DTB write misses
system.cpu1.dtb.write_acv                          41                       # DTB write access violations
system.cpu1.dtb.write_accesses                  19692                       # DTB write accesses
system.cpu1.dtb.data_hits                      198810                       # DTB hits
system.cpu1.dtb.data_misses                      2897                       # DTB misses
system.cpu1.dtb.data_acv                           92                       # DTB access violations
system.cpu1.dtb.data_accesses                   50294                       # DTB accesses
system.cpu1.itb.fetch_hits                      44972                       # ITB hits
system.cpu1.itb.fetch_misses                     2175                       # ITB misses
system.cpu1.itb.fetch_acv                          22                       # ITB acv
system.cpu1.itb.fetch_accesses                  47147                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          654171                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            206964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        963399                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     176270                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             77833                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       353054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  23810                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                1035                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        79023                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1227                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                   127924                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3986                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            653209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.474871                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.715850                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  473136     72.43%     72.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   10675      1.63%     74.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   21547      3.30%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   14277      2.19%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   34520      5.28%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7738      1.18%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   15492      2.37%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    9515      1.46%     89.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   66309     10.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              653209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.269456                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.472702                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  181416                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               307289                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   139703                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                13704                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 11097                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                9035                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  839                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                843371                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2837                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 11097                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  191818                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  15607                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        255432                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   143373                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                35882                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                796002                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  2301                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  1533                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  5157                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             560703                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1012881                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          926622                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            85862                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               452245                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  108458                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             29158                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          2595                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   104053                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              136648                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              83355                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            24723                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           12169                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    723010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              24934                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   691782                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1376                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         129153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        68497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         17360                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       653209                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.059052                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.674555                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             392520     60.09%     60.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              88007     13.47%     73.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              51068      7.82%     81.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              50552      7.74%     89.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              34727      5.32%     94.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              18123      2.77%     97.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              10667      1.63%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3902      0.60%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               3643      0.56%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         653209                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    721      3.86%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  311      1.67%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                 501      2.68%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      8.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 11105     59.48%     67.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 6031     32.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              355      0.05%      0.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               426792     61.69%     61.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 697      0.10%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              18478      2.67%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                570      0.08%     64.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult             15360      2.22%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                178      0.03%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              132845     19.20%     86.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              78745     11.38%     97.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             17762      2.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                691782                       # Type of FU issued
system.cpu1.iq.rate                          1.057494                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      18669                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026987                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1901109                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           798310                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       595094                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             155709                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             79540                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        75229                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                630872                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  79224                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            2792                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        29881                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          771                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        11819                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          775                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 11097                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  13672                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  576                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             763120                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             5585                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               136648                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               83355                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             20292                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   155                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  377                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           771                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          3306                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         6003                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                9309                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               680100                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               125885                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            11682                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        15176                       # number of nop insts executed
system.cpu1.iew.exec_refs                      203443                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   93857                       # Number of branches executed
system.cpu1.iew.exec_stores                     77558                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.039636                       # Inst execution rate
system.cpu1.iew.wb_sent                        675453                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       670323                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   321834                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   420701                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.024691                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.764995                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         132593                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           7574                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8537                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       629257                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.993324                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.999749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       417581     66.36%     66.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        88029     13.99%     80.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        41343      6.57%     86.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        23787      3.78%     90.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        12694      2.02%     92.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         6614      1.05%     93.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         5016      0.80%     94.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         4506      0.72%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        29687      4.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       629257                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              625056                       # Number of instructions committed
system.cpu1.commit.committedOps                625056                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        178303                       # Number of memory references committed
system.cpu1.commit.loads                       106767                       # Number of loads committed
system.cpu1.commit.membars                       3692                       # Number of memory barriers committed
system.cpu1.commit.branches                     83969                       # Number of branches committed
system.cpu1.commit.fp_insts                     74896                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   567878                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                6405                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        11318      1.81%      1.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          378871     60.61%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            579      0.09%     62.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         18365      2.94%     65.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           562      0.09%     65.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult        15360      2.46%     68.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           177      0.03%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.03% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         110459     17.67%     85.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         71603     11.46%     97.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        17762      2.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           625056                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                29687                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     1342042                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1539429                       # The number of ROB writes
system.cpu1.timesIdled                            219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     2763501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     614092                       # Number of Instructions Simulated
system.cpu1.committedOps                       614092                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.065265                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.065265                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.938733                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.938733                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  823882                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 438533                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    83062                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   57555                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 146414                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13195                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             9898                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             119105                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9898                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            12.033239                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           265746                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          265746                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       117900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         117900                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       117900                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          117900                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       117900                       # number of overall hits
system.cpu1.icache.overall_hits::total         117900                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10024                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10024                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10024                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10024                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10024                       # number of overall misses
system.cpu1.icache.overall_misses::total        10024                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    958862985                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    958862985                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    958862985                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    958862985                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    958862985                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    958862985                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       127924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       127924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       127924                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       127924                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       127924                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       127924                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.078359                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.078359                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.078359                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.078359                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.078359                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.078359                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95656.722366                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95656.722366                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95656.722366                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95656.722366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95656.722366                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95656.722366                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          126                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          126                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          126                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         9898                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9898                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         9898                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9898                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         9898                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9898                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    698512765                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    698512765                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    698512765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    698512765                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    698512765                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    698512765                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.077374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.077374                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.077374                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.077374                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.077374                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.077374                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70571.101738                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70571.101738                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70571.101738                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70571.101738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70571.101738                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70571.101738                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             5949                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          903.853074                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             237475                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5949                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            39.918474                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   903.853074                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.882669                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.882669                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          890                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          810                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           389941                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          389941                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       107006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         107006                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        53650                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         53650                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1580                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       160656                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          160656                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       160656                       # number of overall hits
system.cpu1.dcache.overall_hits::total         160656                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        11165                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11165                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        15870                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15870                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          328                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          328                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        27035                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         27035                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        27035                       # number of overall misses
system.cpu1.dcache.overall_misses::total        27035                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1009833235                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1009833235                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1443496547                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1443496547                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     28493249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28493249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      8758979                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8758979                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2453329782                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2453329782                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2453329782                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2453329782                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       118171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       118171                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        69520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        69520                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       187691                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       187691                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       187691                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       187691                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.094482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.094482                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.228280                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.228280                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.164000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.083527                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.083527                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.144040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.144040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.144040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.144040                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 90446.326467                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90446.326467                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 90957.564398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90957.564398                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 86869.661585                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86869.661585                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60826.243056                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60826.243056                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 90746.431737                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90746.431737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 90746.431737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90746.431737                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1043                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              265                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.935849                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2910                       # number of writebacks
system.cpu1.dcache.writebacks::total             2910                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         6579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6579                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        13117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        13117                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        19696                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19696                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        19696                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19696                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4586                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4586                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2753                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2753                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          227                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          227                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         7339                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7339                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         7339                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7339                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    325472003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    325472003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    180429462                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    180429462                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     13611001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13611001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      5360021                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5360021                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    505901465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    505901465                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    505901465                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    505901465                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     17290000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     17290000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     19090000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     19090000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.038808                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038808                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.039600                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039600                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.113500                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.113500                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.083527                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.083527                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.039102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.039102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 70970.781291                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70970.781291                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 65539.216128                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65539.216128                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 59960.356828                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59960.356828                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37222.368056                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37222.368056                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 68933.296771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68933.296771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 68933.296771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68933.296771                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9698                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3015     41.17%     41.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     68      0.93%     42.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     35      0.48%     42.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      7      0.10%     42.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4198     57.33%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7323                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3012     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      68      1.11%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      35      0.57%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       7      0.11%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3005     49.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6127                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             23713180000     70.89%     70.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              171710000      0.51%     71.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               61900000      0.19%     71.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               30290000      0.09%     71.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             9474590000     28.32%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         33451670000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999005                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.715817                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.836679                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.51%      3.51% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.26%      8.77% # number of syscalls executed
system.cpu0.kern.syscall::4                        28     49.12%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.75%     59.65% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.77%     68.42% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.51%     71.93% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.75%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.26%     78.95% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.75%     80.70% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     10.53%     91.23% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.51%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.75%     96.49% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.75%     98.25% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.75%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    57                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   10      0.13%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  143      1.82%      1.94% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.99% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6823     86.66%     88.66% # number of callpals executed
system.cpu0.kern.callpal::rdps                    187      2.38%     91.03% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.03%     91.06% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.03%     91.08% # number of callpals executed
system.cpu0.kern.callpal::rti                     390      4.95%     96.04% # number of callpals executed
system.cpu0.kern.callpal::callsys                 114      1.45%     97.49% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%     97.52% # number of callpals executed
system.cpu0.kern.callpal::rdunique                194      2.46%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7873                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              532                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                285                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                285                      
system.cpu0.kern.mode_good::user                  285                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.535714                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.697674                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       24575990000     73.47%     73.47% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          8875680000     26.53%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     143                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2728                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     542     38.83%     38.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     35      2.51%     41.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     10      0.72%     42.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    809     57.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1396                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      542     48.44%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      35      3.13%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      10      0.89%     52.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     532     47.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1119                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             32488790000     95.06%     95.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               58120000      0.17%     95.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               40130000      0.12%     95.35% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1589680000      4.65%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         34176720000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.657602                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.801576                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     28.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     28.57%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     28.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.43%      0.43% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  130      7.96%      8.39% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.55%      8.94% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1150     70.42%     79.36% # number of callpals executed
system.cpu1.kern.callpal::rdps                     88      5.39%     84.75% # number of callpals executed
system.cpu1.kern.callpal::rti                     201     12.31%     97.06% # number of callpals executed
system.cpu1.kern.callpal::callsys                  39      2.39%     99.45% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.18%     99.63% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.37%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1633                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              283                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                159                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 49                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                168                      
system.cpu1.kern.mode_good::user                  159                      
system.cpu1.kern.mode_good::idle                    9                      
system.cpu1.kern.mode_switch_good::kernel     0.593640                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.183673                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.684318                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3614280000     10.81%     10.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          2089000000      6.25%     17.06% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         27730740000     82.94%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     130                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.055968                       # Number of seconds simulated
sim_ticks                                 55968240000                       # Number of ticks simulated
final_tick                               3295304260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3344276                       # Simulator instruction rate (inst/s)
host_op_rate                                  3344275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1344932238                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465388                       # Number of bytes of host memory used
host_seconds                                    41.61                       # Real time elapsed on the host
sim_insts                                   139169184                       # Number of instructions simulated
sim_ops                                     139169184                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        2894272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2514304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         724224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         761728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6894528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      2894272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       724224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3618496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1785920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2490432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           45223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           39286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           11316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           11902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38913                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          51712757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          44923764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          12939910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          13610005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123186436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     51712757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     12939910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64652667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        31909526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       12587710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44497236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        31909526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         51712757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         44923764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       12587710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         12939910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         13610005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167683672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      107727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38913                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38913                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6829248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2480256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6894528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2490432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1020                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   152                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1191                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1782                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   55968240000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107727                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38913                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.849647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.613431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.783876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19061     45.22%     45.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11960     28.37%     73.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3962      9.40%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1931      4.58%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1167      2.77%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          658      1.56%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          516      1.22%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          414      0.98%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2485      5.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.771955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.649650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1878     91.12%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          131      6.36%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           25      1.21%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           18      0.87%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2061                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.803493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.118404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.865909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           973     47.21%     47.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           812     39.40%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           103      5.00%     91.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            27      1.31%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            21      1.02%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            13      0.63%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            17      0.82%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            37      1.80%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             8      0.39%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.15%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.24%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             4      0.19%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.10%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.10%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.10%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.15%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.19%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.10%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.05%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.05%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.05%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.05%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             3      0.15%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.05%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.05%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.05%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.05%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.05%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.15%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.05%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.05%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             2      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2061                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1286801502                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3287557752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  533535000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12059.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30809.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       122.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    72383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     381671.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    23996556251                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1868880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     30101932499                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4915534680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6370086240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2682087375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3475741500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            18619621800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            21885942000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2322108000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2082406320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        215232763200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        215232763200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        575693629965                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        588880029060                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1472183778750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1460616762000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2291649523770                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2298543730320                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           695.430346                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           697.522482                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               96976                       # Transaction distribution
system.membus.trans_dist::ReadResp              96974                       # Transaction distribution
system.membus.trans_dist::WriteReq               1721                       # Transaction distribution
system.membus.trans_dist::WriteResp              1721                       # Transaction distribution
system.membus.trans_dist::Writeback             27905                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1755                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            536                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2291                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18094                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18094                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        90457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        90457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       104627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       114731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        22633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        22633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        32970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        33246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 283111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      2894272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      2894272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      3938816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      3945538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       724224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       724224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1123136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1123876                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9392422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4974                       # Total snoops (count)
system.membus.snoop_fanout::samples            152808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  152808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              152808                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6912996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           464136224                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11281229                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          422819741                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          394983965                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer4.occupancy          105934244                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy          128654347                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3632984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3632984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3632984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3632984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3632984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3632984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129749.428571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129749.428571                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129749.428571                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129749.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129749.428571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129749.428571                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2176984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2176984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    701580395                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    701580395                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2176984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2176984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2176984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2176984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77749.428571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77749.428571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 63733.684139                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 63733.684139                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77749.428571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77749.428571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77749.428571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77749.428571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                1351798                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1057127                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            49771                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1094094                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 840246                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            76.798337                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 129462                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1303                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1740700                       # DTB read hits
system.cpu0.dtb.read_misses                      4321                       # DTB read misses
system.cpu0.dtb.read_acv                            7                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1331441                       # DTB read accesses
system.cpu0.dtb.write_hits                     933620                       # DTB write hits
system.cpu0.dtb.write_misses                     1603                       # DTB write misses
system.cpu0.dtb.write_acv                          38                       # DTB write access violations
system.cpu0.dtb.write_accesses                 631745                       # DTB write accesses
system.cpu0.dtb.data_hits                     2674320                       # DTB hits
system.cpu0.dtb.data_misses                      5924                       # DTB misses
system.cpu0.dtb.data_acv                           45                       # DTB access violations
system.cpu0.dtb.data_accesses                 1963186                       # DTB accesses
system.cpu0.itb.fetch_hits                    1142913                       # ITB hits
system.cpu0.itb.fetch_misses                    10336                       # ITB misses
system.cpu0.itb.fetch_acv                         264                       # ITB acv
system.cpu0.itb.fetch_accesses                1153249                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         5060651                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1870778                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       9939259                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1351798                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            969708                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2585723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 130994                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        56                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                3390                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       527886                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         2222                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                  1517519                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                18903                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples           5055552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.966009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.808784                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3093016     61.18%     61.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  103130      2.04%     63.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  181376      3.59%     66.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  155468      3.08%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  496605      9.82%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   96074      1.90%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  410298      8.12%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   78285      1.55%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  441300      8.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             5055552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.267119                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.964028                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1549112                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1747368                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1461379                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               235955                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 61738                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              104540                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 3905                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               9466129                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                11953                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 61738                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1662255                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 157199                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        899718                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1576892                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               697750                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               9225826                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                14769                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 92822                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                430116                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 39264                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            6854310                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             12217588                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        10085321                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          2131263                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              6091114                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  763196                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             82378                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          9879                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1371565                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1825613                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             977841                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           610034                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          476008                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8642847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             106661                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  8404774                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             4180                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         780244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       490088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         68591                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      5055552                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.662484                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.734521                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1825916     36.12%     36.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             939315     18.58%     54.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             804031     15.90%     70.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             667732     13.21%     83.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             477641      9.45%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             187149      3.70%     96.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              94684      1.87%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              32884      0.65%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              26200      0.52%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        5055552                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  11022     11.78%     11.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     11.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     11.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    6      0.01%     11.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                6103      6.52%     18.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  329      0.35%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 41071     43.91%     62.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                35014     37.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             1023      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4770760     56.76%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               53313      0.63%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             410782      4.89%     62.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 52      0.00%     62.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              17321      0.21%     62.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            355785      4.23%     66.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              20972      0.25%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 1      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1782932     21.21%     88.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             940901     11.19%     99.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             50932      0.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               8404774                       # Type of FU issued
system.cpu0.iq.rate                          1.660809                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      93545                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011130                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          17955479                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          7313666                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      6311900                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            4007346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           2219538                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      1963717                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               6490008                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                2007288                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          154224                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       189735                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3517                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        63174                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3598                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         5636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 61738                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 103616                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                12036                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8966639                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            17522                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1825613                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              977841                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             79868                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  3917                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 6641                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3517                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         42966                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        23403                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               66369                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              8339399                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1746887                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            65375                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       217131                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2682708                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1059019                       # Number of branches executed
system.cpu0.iew.exec_stores                    935821                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.647891                       # Inst execution rate
system.cpu0.iew.wb_sent                       8299400                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8275617                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  4479589                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  5291845                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.635287                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.846508                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         802118                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          38070                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            56189                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4922357                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.655088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.510493                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2711153     55.08%     55.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       756761     15.37%     70.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       191807      3.90%     74.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       123131      2.50%     76.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       327756      6.66%     83.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       356757      7.25%     90.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        28194      0.57%     91.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        41189      0.84%     92.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       385609      7.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4922357                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             8146936                       # Number of instructions committed
system.cpu0.commit.committedOps               8146936                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2550545                       # Number of memory references committed
system.cpu0.commit.loads                      1635878                       # Number of loads committed
system.cpu0.commit.membars                      20088                       # Number of memory barriers committed
system.cpu0.commit.branches                   1010569                       # Number of branches committed
system.cpu0.commit.fp_insts                   1957260                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  7105083                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              112731                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       201444      2.47%      2.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4470283     54.87%     57.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          52666      0.65%     57.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     57.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        410621      5.04%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            36      0.00%     63.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         17292      0.21%     63.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       351040      4.31%     67.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         20921      0.26%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            1      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1655966     20.33%     88.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        915734     11.24%     99.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        50932      0.63%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          8146936                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               385609                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    13461409                       # The number of ROB reads
system.cpu0.rob.rob_writes                   18031828                       # The number of ROB writes
system.cpu0.timesIdled                            840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           5099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                      536173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    7946515                       # Number of Instructions Simulated
system.cpu0.committedOps                      7946515                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.636839                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.636839                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.570255                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.570255                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 9442333                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4793713                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  1937652                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 1577771                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                2856609                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 44660                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3495                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3495                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12729                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12729                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          522                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4357                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7462                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               463000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              301000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8655000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11064771                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            45223                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.930211                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1467400                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            45223                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            32.448091                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.930211                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999864                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999864                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3080272                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3080272                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1471734                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1471734                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1471734                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1471734                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1471734                       # number of overall hits
system.cpu0.icache.overall_hits::total        1471734                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        45785                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        45785                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        45785                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         45785                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        45785                       # number of overall misses
system.cpu0.icache.overall_misses::total        45785                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   4321997241                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4321997241                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   4321997241                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4321997241                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   4321997241                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4321997241                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1517519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1517519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1517519                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1517519                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1517519                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1517519                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.030171                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030171                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.030171                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030171                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.030171                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030171                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 94397.668254                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94397.668254                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 94397.668254                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94397.668254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 94397.668254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94397.668254                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          551                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          551                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          551                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          551                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        45234                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        45234                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        45234                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        45234                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        45234                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        45234                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   3145196259                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3145196259                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   3145196259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3145196259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   3145196259                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3145196259                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.029808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.029808                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029808                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.029808                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029808                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69531.685436                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69531.685436                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69531.685436                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69531.685436                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69531.685436                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69531.685436                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            40106                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          998.149302                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2319466                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            40106                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            57.833392                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   998.149302                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.974755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          5020252                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         5020252                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1514340                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1514340                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       787760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        787760                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         8313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8313                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7186                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7186                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2302100                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2302100                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2302100                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2302100                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        53288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        53288                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       117325                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       117325                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          334                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       170613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        170613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       170613                       # number of overall misses
system.cpu0.dcache.overall_misses::total       170613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   4898669906                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4898669906                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10927554744                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10927554744                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     81868750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     81868750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     19852905                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19852905                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  15826224650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15826224650                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  15826224650                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15826224650                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1567628                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1567628                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       905085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       905085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7520                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7520                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2472713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2472713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2472713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2472713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.033993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033993                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.129629                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129629                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.096315                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.096315                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.044415                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044415                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.068998                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.068998                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.068998                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.068998                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 91928.199707                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91928.199707                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 93139.183840                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93139.183840                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 92402.652370                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 92402.652370                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59439.835329                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59439.835329                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 92760.954030                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92760.954030                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 92760.954030                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92760.954030                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7285                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1649                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.417829                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22258                       # number of writebacks
system.cpu0.dcache.writebacks::total            22258                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        28470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28470                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       100570                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       100570                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          239                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          239                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       129040                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       129040                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       129040                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       129040                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        24818                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        24818                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        16755                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        16755                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          647                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          647                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          334                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          334                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        41573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        41573                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        41573                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        41573                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1742379512                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1742379512                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   1169021114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1169021114                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     44607000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     44607000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     11460095                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11460095                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2911400626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2911400626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2911400626                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2911400626                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    750860000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    750860000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    337275000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    337275000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1088135000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1088135000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.015832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018512                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018512                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.070334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.070334                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.044415                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044415                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016813                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016813                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016813                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016813                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 70206.282215                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70206.282215                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 69771.478007                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69771.478007                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 68944.358578                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68944.358578                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 34311.661677                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34311.661677                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70031.044813                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70031.044813                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70031.044813                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70031.044813                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 663600                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           631584                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            28950                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              557512                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 499844                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.656187                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  11594                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               447                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      892653                       # DTB read hits
system.cpu1.dtb.read_misses                      2772                       # DTB read misses
system.cpu1.dtb.read_acv                           48                       # DTB read access violations
system.cpu1.dtb.read_accesses                  785686                       # DTB read accesses
system.cpu1.dtb.write_hits                     413454                       # DTB write hits
system.cpu1.dtb.write_misses                      712                       # DTB write misses
system.cpu1.dtb.write_acv                          41                       # DTB write access violations
system.cpu1.dtb.write_accesses                 348520                       # DTB write accesses
system.cpu1.dtb.data_hits                     1306107                       # DTB hits
system.cpu1.dtb.data_misses                      3484                       # DTB misses
system.cpu1.dtb.data_acv                           89                       # DTB access violations
system.cpu1.dtb.data_accesses                 1134206                       # DTB accesses
system.cpu1.itb.fetch_hits                     723155                       # ITB hits
system.cpu1.itb.fetch_misses                     2781                       # ITB misses
system.cpu1.itb.fetch_acv                          23                       # ITB acv
system.cpu1.itb.fetch_accesses                 725936                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2458116                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            903983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       5358909                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     663600                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            511438                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1404134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  68340                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         6                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                2375                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       110829                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1528                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                   811212                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 6667                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           2457025                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.181056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.773392                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1404937     57.18%     57.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   16924      0.69%     57.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   86481      3.52%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   20813      0.85%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  369270     15.03%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   46204      1.88%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  345056     14.04%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   10572      0.43%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  156768      6.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2457025                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.269963                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.180088                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  711738                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               817387                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   742502                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               152055                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 33343                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                9220                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  848                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               5070065                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2927                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 33343                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  784487                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  50745                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        314131                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   815729                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               458590                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               4913249                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                15986                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  6555                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                367438                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  4736                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            3831856                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              6768116                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         4814388                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          1953142                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              3395287                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  436569                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             35120                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          2916                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   859666                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              943378                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             439093                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           387975                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          364648                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   4665209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              30715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  4529987                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1472                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         390249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       267524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         21376                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2457025                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.843688                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.690079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             687894     28.00%     28.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             508942     20.71%     48.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             464666     18.91%     67.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             371054     15.10%     82.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             261243     10.63%     93.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              87801      3.57%     96.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              46614      1.90%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              15598      0.63%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13213      0.54%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2457025                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1137      4.51%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                6579     26.12%     30.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                  281      1.12%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 10490     41.64%     73.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 6705     26.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              548      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2466388     54.45%     54.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1289      0.03%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             364987      8.06%     62.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                843      0.02%     62.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            344588      7.61%     70.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               4375      0.10%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              909796     20.08%     90.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             415828      9.18%     99.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             21345      0.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               4529987                       # Type of FU issued
system.cpu1.iq.rate                          1.842869                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      25192                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005561                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           7922604                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3066957                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2680792                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            3621059                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           2020064                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      1771188                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2740476                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                1814155                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            3702                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        98004                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        30067                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 33343                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  36054                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 4158                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            4726263                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             7794                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               943378                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              439093                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             25591                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   177                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 3837                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           870                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         33001                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         6923                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               39924                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              4488116                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               896744                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            41871                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        30339                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1311476                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  508444                       # Number of branches executed
system.cpu1.iew.exec_stores                    414732                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.825836                       # Inst execution rate
system.cpu1.iew.wb_sent                       4464719                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      4451980                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2376006                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2627312                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.811135                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.904349                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         395036                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           9339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            31590                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2388802                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.810641                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.492345                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1236938     51.78%     51.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       375968     15.74%     67.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        44059      1.84%     69.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        19789      0.83%     70.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       256167     10.72%     80.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       282967     11.85%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         7819      0.33%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         5367      0.22%     93.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       159728      6.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2388802                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4325263                       # Number of instructions committed
system.cpu1.commit.committedOps               4325263                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1254400                       # Number of memory references committed
system.cpu1.commit.loads                       845374                       # Number of loads committed
system.cpu1.commit.membars                       4339                       # Number of memory barriers committed
system.cpu1.commit.branches                    488821                       # Number of branches committed
system.cpu1.commit.fp_insts                   1765492                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3576600                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                7920                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        25243      0.58%      0.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2308559     53.37%     53.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1185      0.03%     53.98% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     53.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        364940      8.44%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           837      0.02%     62.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       339968      7.86%     70.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          4370      0.10%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         849713     19.65%     90.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        409103      9.46%     99.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        21345      0.49%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          4325263                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               159728                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     6934518                       # The number of ROB reads
system.cpu1.rob.rob_writes                    9508985                       # The number of ROB writes
system.cpu1.timesIdled                            239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     3108625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    4300568                       # Number of Instructions Simulated
system.cpu1.committedOps                      4300568                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.571579                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.571579                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.749538                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.749538                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 4466354                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2100367                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  1763196                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 1431358                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                2570594                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 16001                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            11316                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.773954                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             799777                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11316                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            70.676653                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.773954                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          471                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1633741                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1633741                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       799795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         799795                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       799795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          799795                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       799795                       # number of overall hits
system.cpu1.icache.overall_hits::total         799795                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        11417                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11417                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        11417                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11417                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        11417                       # number of overall misses
system.cpu1.icache.overall_misses::total        11417                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1086590993                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1086590993                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1086590993                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1086590993                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1086590993                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1086590993                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       811212                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       811212                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       811212                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       811212                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       811212                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       811212                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.014074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014074                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.014074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014074                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.014074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014074                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95173.074626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95173.074626                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95173.074626                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95173.074626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95173.074626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95173.074626                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          100                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          100                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          100                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        11317                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11317                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        11317                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11317                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        11317                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11317                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    792709756                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    792709756                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    792709756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    792709756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    792709756                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    792709756                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.013951                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013951                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.013951                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013951                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.013951                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013951                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70045.927012                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70045.927012                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70045.927012                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70045.927012                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70045.927012                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70045.927012                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            11913                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          938.819801                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1167112                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            11913                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            97.969613                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   938.819801                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.916816                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916816                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          807                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2610274                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2610274                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       869083                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         869083                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       391452                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        391452                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1864                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1864                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1260535                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1260535                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1260535                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1260535                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        18338                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18338                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        15205                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15205                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          414                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          414                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          204                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        33543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         33543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        33543                       # number of overall misses
system.cpu1.dcache.overall_misses::total        33543                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1594671187                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1594671187                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1298883406                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1298883406                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     35188998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35188998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     12256967                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12256967                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2893554593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2893554593                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2893554593                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2893554593                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       887421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       887421                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       406657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       406657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1294078                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1294078                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1294078                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1294078                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.020664                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020664                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037390                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037390                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.181738                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181738                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.103870                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103870                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.025920                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025920                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025920                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025920                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 86959.929491                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86959.929491                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 85424.755409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85424.755409                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 84997.579710                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 84997.579710                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60083.171569                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60083.171569                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 86264.036997                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86264.036997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 86264.036997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86264.036997                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          697                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              211                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.303318                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5647                       # number of writebacks
system.cpu1.dcache.writebacks::total             5647                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         7156                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7156                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        12116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12116                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        19272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        19272                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19272                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        11182                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        11182                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         3089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3089                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          288                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          288                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          202                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          202                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        14271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        14271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        14271                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        14271                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    737352756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    737352756                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    173360848                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    173360848                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     17027250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17027250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      7459033                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7459033                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    910713604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    910713604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    910713604                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    910713604                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     24550000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     24550000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     26350000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     26350000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.007596                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007596                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.126427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.102851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.102851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011028                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011028                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65941.044178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65941.044178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 56121.996763                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56121.996763                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 59122.395833                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59122.395833                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 36925.905941                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36925.905941                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 63815.682433                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63815.682433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 63815.682433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63815.682433                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10177                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3155     40.86%     40.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     59      0.76%     41.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     57      0.74%     42.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     12      0.16%     42.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4439     57.49%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7722                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3152     49.10%     49.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      59      0.92%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      57      0.89%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      12      0.19%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3140     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6420                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             45685520000     81.63%     81.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              152460000      0.27%     81.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               98360000      0.18%     82.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               54280000      0.10%     82.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             9977300000     17.83%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         55967920000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999049                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.707367                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.831391                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.70%      3.70% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.56%      9.26% # number of syscalls executed
system.cpu0.kern.syscall::4                        24     44.44%     53.70% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.85%     55.56% # number of syscalls executed
system.cpu0.kern.syscall::17                        6     11.11%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.70%     70.37% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.85%     72.22% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.56%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.85%     79.63% # number of syscalls executed
system.cpu0.kern.syscall::71                        6     11.11%     90.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.70%     94.44% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.85%     96.30% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.85%     98.15% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.85%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    54                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   16      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  146      1.75%      1.94% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.05%      1.98% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7129     85.21%     87.20% # number of callpals executed
system.cpu0.kern.callpal::rdps                    218      2.61%     89.80% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     89.83% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     89.85% # number of callpals executed
system.cpu0.kern.callpal::rti                     465      5.56%     95.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                 166      1.98%     97.39% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%     97.43% # number of callpals executed
system.cpu0.kern.callpal::rdunique                214      2.56%     99.99% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8366                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              610                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                365                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                365                      
system.cpu0.kern.mode_good::user                  365                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.598361                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.748718                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       25235000000     45.09%     45.09% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         30732920000     54.91%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     146                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3467                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     756     37.69%     37.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     57      2.84%     40.53% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     16      0.80%     41.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1177     58.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2006                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      756     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      57      3.63%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      16      1.02%     52.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     740     47.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1569                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             53425950000     95.97%     95.97% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               94970000      0.17%     96.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               60040000      0.11%     96.25% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2086450000      3.75%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         55667410000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.628717                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.782154                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     28.57%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     28.57%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     28.57%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   12      0.52%      0.52% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  143      6.14%      6.65% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.39%      7.04% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1652     70.90%     77.94% # number of callpals executed
system.cpu1.kern.callpal::rdps                    133      5.71%     83.65% # number of callpals executed
system.cpu1.kern.callpal::rti                     281     12.06%     95.71% # number of callpals executed
system.cpu1.kern.callpal::callsys                  91      3.91%     99.61% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.13%     99.74% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.26%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2330                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              359                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                227                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 66                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                242                      
system.cpu1.kern.mode_good::user                  227                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.674095                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.227273                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.742331                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        4306620000      7.70%      7.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         19341960000     34.57%     42.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         32306000000     57.74%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     143                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.670640                       # Number of seconds simulated
sim_ticks                                670640140000                       # Number of ticks simulated
final_tick                               3965944400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 529545                       # Simulator instruction rate (inst/s)
host_op_rate                                   529545                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1805539142                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466412                       # Number of bytes of host memory used
host_seconds                                   371.44                       # Real time elapsed on the host
sim_insts                                   196691436                       # Number of instructions simulated
sim_ops                                     196691436                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        4109632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       17434240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1656896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15711552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38912320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4109632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1656896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5766528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21642432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22342848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           64213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          272410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           25889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          245493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              608005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        338163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             349107                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           6127924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          25996416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2470619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          23427694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58022653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      6127924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2470619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8598543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32271304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1044399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33315703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32271304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          6127924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         25996416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1044399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2470619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         23427694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91338356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      608005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     349107                       # Number of write requests accepted
system.mem_ctrls.readBursts                    608005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   349107                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               38240832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22308352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38912320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22342848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10492                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   545                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         3274                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17508                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  670640140000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                608005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               349107                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  525638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       601023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.742900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.183418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.252290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       510148     84.88%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60731     10.10%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9337      1.55%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3941      0.66%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2524      0.42%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1519      0.25%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1480      0.25%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1166      0.19%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10177      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       601023                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.416187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.706162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         19386     98.68%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          158      0.80%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           14      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           10      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.743344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.639964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.822030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         18774     95.57%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           723      3.68%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            37      0.19%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            44      0.22%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            23      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19645                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11175118991                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             22378487741                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2987565000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18702.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37452.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   220664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     700691.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    36.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   314144157001                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     22394320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    334106807999                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7102922400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8726447520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3875602500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4761454500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            20868159000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            24298092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3399006240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3264228720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        259036053120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        259036053120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        783915595830                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        798786197010                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1691920102500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1678875715500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2770117441590                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2777748188370                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.476491                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           700.400560                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              312563                       # Transaction distribution
system.membus.trans_dist::ReadResp             312559                       # Transaction distribution
system.membus.trans_dist::WriteReq               2862                       # Transaction distribution
system.membus.trans_dist::WriteResp              2862                       # Transaction distribution
system.membus.trans_dist::Writeback            338163                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3924                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3110                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7034                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            306298                       # Transaction distribution
system.membus.trans_dist::ReadExResp           306298                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       128441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       128441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       735579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       745763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        51783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        51783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         1530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       656508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       658044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1605948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      4109632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      4109632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        11282                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     28941824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     28953106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1656896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1656896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         5772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     25846400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     25852172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                61272222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11619                       # Total snoops (count)
system.membus.snoop_fanout::samples            972013                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                  972013    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total              972013                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8719998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3765275340                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11218737                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          601546204                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2611046222                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy          242639204                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2364256392                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3754982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3754982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3754982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3754982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3754982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3754982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129482.137931                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129482.137931                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129482.137931                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129482.137931                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129482.137931                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129482.137931                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2246982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2246982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    699631895                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    699631895                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2246982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2246982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2246982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2246982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77482.137931                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77482.137931                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 63928.352979                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 63928.352979                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77482.137931                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77482.137931                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77482.137931                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77482.137931                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                7738522                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          7197782                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            42022                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5273840                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                2825539                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            53.576502                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 121501                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              2686                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11510455                       # DTB read hits
system.cpu0.dtb.read_misses                    116228                       # DTB read misses
system.cpu0.dtb.read_acv                           11                       # DTB read access violations
system.cpu0.dtb.read_accesses                10766460                       # DTB read accesses
system.cpu0.dtb.write_hits                    2744135                       # DTB write hits
system.cpu0.dtb.write_misses                   619799                       # DTB write misses
system.cpu0.dtb.write_acv                          41                       # DTB write access violations
system.cpu0.dtb.write_accesses                2537796                       # DTB write accesses
system.cpu0.dtb.data_hits                    14254590                       # DTB hits
system.cpu0.dtb.data_misses                    736027                       # DTB misses
system.cpu0.dtb.data_acv                           52                       # DTB access violations
system.cpu0.dtb.data_accesses                13304256                       # DTB accesses
system.cpu0.itb.fetch_hits                    5748568                       # ITB hits
system.cpu0.itb.fetch_misses                    27039                       # ITB misses
system.cpu0.itb.fetch_acv                         433                       # ITB acv
system.cpu0.itb.fetch_accesses                5775607                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        66569558                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           7219057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      67693945                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    7738522                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2947040                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     57412470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1027752                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        53                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               80568                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1334842                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         2563                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                  6464258                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               231845                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          66563429                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.016984                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.475681                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                55275002     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  611216      0.92%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  637279      0.96%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1903567      2.86%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  538975      0.81%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  581445      0.87%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  368086      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  357043      0.54%     90.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 6290816      9.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            66563429                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.116247                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.016890                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 5573211                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             52599550                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  4783125                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3098399                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                509144                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               83488                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 4876                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              53788289                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                17391                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                509144                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 6310067                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               18586362                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      18735137                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  6182608                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             16240111                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              51472803                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1323                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               9436287                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               2829169                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                130519                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           39686355                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             66129419                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        44446372                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         21681446                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             25615721                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                14070634                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           2846253                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         19134                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 20009512                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            11872490                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3797904                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1285819                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          860929                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  46897864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            2122160                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 45628008                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            15560                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       18873043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3917922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       2048113                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     66563429                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.685482                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.353263                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           43488689     65.33%     65.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13251891     19.91%     85.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5261922      7.91%     93.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1619600      2.43%     95.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             687422      1.03%     96.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             833644      1.25%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             430689      0.65%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             425145      0.64%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             564427      0.85%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       66563429                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  16574      4.19%      4.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    4      0.00%      4.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  39      0.01%      4.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                   12      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                294184     74.39%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                84644     21.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              519      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             15767369     34.56%     34.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13342      0.03%     34.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     34.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            6426399     14.08%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 31      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     48.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6031128     13.22%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                248      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11698214     25.64%     87.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3386717      7.42%     94.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess           2303936      5.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45628008                       # Type of FU issued
system.cpu0.iq.rate                          0.685419                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     395457                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008667                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         132777517                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         55125570                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     31801642                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           25452945                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes          12775375                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses     12725110                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              33296039                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               12726907                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           72075                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      6870075                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         7979                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1968069                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3276                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         6980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                509144                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                6293037                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              1848950                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           49635760                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            18590                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             11872490                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             3797904                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           2081541                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                695255                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 8222                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          7979                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         21973                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       264600                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              286573                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             45504715                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             11648446                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           123293                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       615736                       # number of nop insts executed
system.cpu0.iew.exec_refs                    15013613                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2461772                       # Number of branches executed
system.cpu0.iew.exec_stores                   3365167                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.683566                       # Inst execution rate
system.cpu0.iew.wb_sent                      45332605                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     44526752                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 33171323                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 40360027                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.668876                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.821886                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts       14158282                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          74047                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           280950                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     64434791                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.476221                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.120574                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     46267750     71.81%     71.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12871221     19.98%     91.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3291658      5.11%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       345225      0.54%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       288428      0.45%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       338569      0.53%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       430290      0.67%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        46477      0.07%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       555173      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     64434791                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            30685232                       # Number of instructions committed
system.cpu0.commit.committedOps              30685232                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       6832250                       # Number of memory references committed
system.cpu0.commit.loads                      5002415                       # Number of loads committed
system.cpu0.commit.membars                      31383                       # Number of memory barriers committed
system.cpu0.commit.branches                   1581438                       # Number of branches committed
system.cpu0.commit.fp_insts                  12721202                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 17329001                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               96820                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       569464      1.86%      1.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8480344     27.64%     29.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          11357      0.04%     29.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     29.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       6424222     20.94%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            21      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            92      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6029325     19.65%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           248      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5033798     16.40%     86.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1832425      5.97%     92.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess      2303936      7.51%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30685232                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               555173                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   105843809                       # The number of ROB reads
system.cpu0.rob.rob_writes                   91816202                       # The number of ROB writes
system.cpu0.timesIdled                           1075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           6129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                      494456                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   30116286                       # Number of Instructions Simulated
system.cpu0.committedOps                     30116286                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.210417                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.210417                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.452403                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.452403                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                41811846                       # number of integer regfile reads
system.cpu0.int_regfile_writes               25715212                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 21637473                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                12590571                       # number of floating regfile writes
system.cpu0.misc_regfile_reads               14491420                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                980541                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3023                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3023                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13806                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13806                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7388                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3694                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        17054                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   717702                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2992000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              322000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4675000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98570614                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8850000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11004263                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            64214                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.743756                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6403756                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            64214                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            99.725231                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.743756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999500                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999500                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          238                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12992744                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12992744                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      6399408                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6399408                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      6399408                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6399408                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      6399408                       # number of overall hits
system.cpu0.icache.overall_hits::total        6399408                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        64850                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        64850                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        64850                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         64850                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        64850                       # number of overall misses
system.cpu0.icache.overall_misses::total        64850                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   6218705203                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6218705203                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   6218705203                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6218705203                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   6218705203                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6218705203                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      6464258                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6464258                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      6464258                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6464258                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      6464258                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6464258                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95893.680848                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95893.680848                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95893.680848                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95893.680848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95893.680848                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95893.680848                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          622                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          622                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          622                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          622                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          622                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          622                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        64228                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        64228                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        64228                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        64228                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        64228                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        64228                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   4534326796                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4534326796                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   4534326796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4534326796                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   4534326796                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4534326796                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.009936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009936                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.009936                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009936                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.009936                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009936                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70597.353117                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70597.353117                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70597.353117                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70597.353117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70597.353117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70597.353117                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           273038                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.735371                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12574348                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           273038                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.053472                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1021.735371                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.997788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26829153                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26829153                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     11240341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11240341                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1304763                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1304763                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        14629                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14629                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        13164                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        13164                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     12545104                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12545104                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     12545104                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12545104                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       193227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       193227                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       506552                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       506552                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2285                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2285                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1931                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1931                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       699779                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        699779                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       699779                       # number of overall misses
system.cpu0.dcache.overall_misses::total       699779                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  17857798330                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17857798330                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  50596958425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  50596958425                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    187500249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    187500249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    113081238                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    113081238                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  68454756755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  68454756755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  68454756755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  68454756755                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11433568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11433568                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1811315                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1811315                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        16914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        15095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        15095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     13244883                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13244883                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     13244883                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13244883                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.016900                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016900                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.279660                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.279660                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.135095                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.135095                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.127923                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.127923                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.052834                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.052834                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.052834                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.052834                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 92418.752711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92418.752711                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 99885.023502                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99885.023502                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 82057.001751                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 82057.001751                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 58560.972553                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 58560.972553                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 97823.393893                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97823.393893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 97823.393893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97823.393893                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        24052                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4183                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.749940                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     3.555556                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       179806                       # number of writebacks
system.cpu0.dcache.writebacks::total           179806                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        81167                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81167                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       342182                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       342182                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          312                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          312                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       423349                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       423349                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       423349                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       423349                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       112060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       112060                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       164370                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       164370                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1973                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1973                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1931                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1931                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       276430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       276430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       276430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       276430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   8536507075                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8536507075                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  12761683073                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12761683073                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    113729251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    113729251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     62250762                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     62250762                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  21298190148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21298190148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  21298190148                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21298190148                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    645540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    645540000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    447838000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    447838000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1093378000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1093378000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.009801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.090746                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.090746                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.116649                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.116649                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.127923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.127923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020871                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 76178.003525                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76178.003525                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 77639.977326                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77639.977326                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 57642.803345                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57642.803345                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 32237.577421                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 32237.577421                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 77047.318120                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77047.318120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 77047.318120                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77047.318120                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                7889104                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          7774397                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            12603                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2839606                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2122781                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.756181                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  39027                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              1585                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    10929860                       # DTB read hits
system.cpu1.dtb.read_misses                    118226                       # DTB read misses
system.cpu1.dtb.read_acv                           53                       # DTB read access violations
system.cpu1.dtb.read_accesses                10633401                       # DTB read accesses
system.cpu1.dtb.write_hits                    2348432                       # DTB write hits
system.cpu1.dtb.write_misses                   639690                       # DTB write misses
system.cpu1.dtb.write_acv                          40                       # DTB write access violations
system.cpu1.dtb.write_accesses                2481851                       # DTB write accesses
system.cpu1.dtb.data_hits                    13278292                       # DTB hits
system.cpu1.dtb.data_misses                    757916                       # DTB misses
system.cpu1.dtb.data_acv                           93                       # DTB access violations
system.cpu1.dtb.data_accesses                13115252                       # DTB accesses
system.cpu1.itb.fetch_hits                    5375755                       # ITB hits
system.cpu1.itb.fetch_misses                    16205                       # ITB misses
system.cpu1.itb.fetch_acv                          27                       # ITB acv
system.cpu1.itb.fetch_accesses                5391960                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        64258471                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           6376990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      65376305                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    7889104                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2161808                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56591440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 943818                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       119                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               76146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       738364                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1358                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                  5709459                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 6225                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          64256326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.017430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.493513                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                53708752     83.59%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  332634      0.52%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  559663      0.87%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1822080      2.84%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  424768      0.66%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  520928      0.81%     89.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  315581      0.49%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  314453      0.49%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 6257467      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            64256326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.122771                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.017396                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4792056                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             51740145                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  4195569                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              3058230                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                470326                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               27942                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1606                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              50317139                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 7611                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                470326                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 5491702                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               18504999                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      18078614                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5596660                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             16114025                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              48089562                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               9384156                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               2848003                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 99637                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           37303257                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             61764557                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        40087206                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         21676182                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             23659997                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13643260                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           2795700                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          9036                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 19657870                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11209890                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3341000                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           806572                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          592124                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  43750650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            2037844                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 42750086                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             7167                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       18374449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      3457561                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved       2000033                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     64256326                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.665305                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.334676                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           42278163     65.80%     65.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12918111     20.10%     85.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4939316      7.69%     93.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1510255      2.35%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             495992      0.77%     96.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             801241      1.25%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             363352      0.57%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             346875      0.54%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             603021      0.94%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       64256326                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3180      1.07%      1.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    2      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  20      0.01%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                243221     82.22%     83.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                49391     16.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass               15      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13926140     32.58%     32.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                7127      0.02%     32.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     32.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            6424917     15.03%     47.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                 12      0.00%     47.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6031303     14.11%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  7      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11090234     25.94%     87.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2999211      7.02%     94.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess           2271120      5.31%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42750086                       # Type of FU issued
system.cpu1.iq.rate                          0.665283                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     295814                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006920                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         124616726                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         51399360                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     28997945                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           25442753                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes          12767124                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses     12720228                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              30324308                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               12721577                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           25465                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      6758295                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         3566                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1908247                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         3715                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                470326                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                6230302                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              1844314                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           46360092                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             8544                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11209890                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3341000                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           2021347                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                692955                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 6014                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          3566                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          6717                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       241659                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              248376                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             42682069                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             11069372                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            68017                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       571598                       # number of nop insts executed
system.cpu1.iew.exec_refs                    14058680                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2029929                       # Number of branches executed
system.cpu1.iew.exec_stores                   2989308                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.664225                       # Inst execution rate
system.cpu1.iew.wb_sent                      42519498                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     41718173                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 31718532                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 38352697                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.649224                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.827022                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       13614004                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          37811                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           246325                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     62209806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.449239                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.051972                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     44935613     72.23%     72.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12494820     20.08%     92.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3142887      5.05%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       262429      0.42%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       216367      0.35%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       302653      0.49%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       408934      0.66%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21968      0.04%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       424135      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     62209806                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            27947074                       # Number of instructions committed
system.cpu1.commit.committedOps              27947074                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5884348                       # Number of memory references committed
system.cpu1.commit.loads                      4451595                       # Number of loads committed
system.cpu1.commit.membars                      14360                       # Number of memory barriers committed
system.cpu1.commit.branches                   1187988                       # Number of branches committed
system.cpu1.commit.fp_insts                  12716672                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14674450                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               32514                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       541123      1.94%      1.94% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         6777018     24.25%     26.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6308      0.02%     26.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     26.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       6422933     22.98%     49.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     49.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             8      0.00%     49.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6029506     21.57%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             7      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4465955     15.98%     86.75% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1433096      5.13%     91.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess      2271120      8.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         27947074                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               424135                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                   100468838                       # The number of ROB reads
system.cpu1.rob.rob_writes                   85168868                       # The number of ROB writes
system.cpu1.timesIdled                            468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     2830998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   27405966                       # Number of Instructions Simulated
system.cpu1.committedOps                     27405966                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.344689                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.344689                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.426496                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.426496                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                38109011                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23669643                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 21634489                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                12588006                       # number of floating regfile writes
system.cpu1.misc_regfile_reads               14439790                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                944586                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            25889                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.957838                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5677350                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25889                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           219.295840                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   510.957838                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.997965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11444812                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11444812                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      5683410                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5683410                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      5683410                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5683410                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      5683410                       # number of overall hits
system.cpu1.icache.overall_hits::total        5683410                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        26049                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26049                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        26049                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26049                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        26049                       # number of overall misses
system.cpu1.icache.overall_misses::total        26049                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   2515097953                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2515097953                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   2515097953                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2515097953                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   2515097953                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2515097953                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      5709459                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5709459                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      5709459                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5709459                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      5709459                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5709459                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004562                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004562                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004562                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004562                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004562                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004562                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96552.572191                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96552.572191                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96552.572191                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96552.572191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96552.572191                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96552.572191                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          155                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          155                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          155                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        25894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25894                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        25894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        25894                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25894                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1838960796                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1838960796                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1838960796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1838960796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1838960796                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1838960796                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004535                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004535                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004535                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004535                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004535                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71018.799567                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71018.799567                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71018.799567                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71018.799567                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71018.799567                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71018.799567                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           244838                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1012.783033                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11851099                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           244838                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            48.403838                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1012.783033                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.989046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989046                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          676                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          618                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24961026                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24961026                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     10750662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10750662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1023972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1023972                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5662                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         5613                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5613                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     11774634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11774634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     11774634                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11774634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       166531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166531                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       400099                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       400099                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1620                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1620                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1182                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1182                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       566630                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        566630                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       566630                       # number of overall misses
system.cpu1.dcache.overall_misses::total       566630                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  15294727159                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15294727159                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  40518224657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  40518224657                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    120057249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    120057249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     72661928                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     72661928                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  55812951816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  55812951816                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  55812951816                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  55812951816                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     10917193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10917193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1424071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1424071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         7282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         6795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6795                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     12341264                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12341264                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     12341264                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12341264                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015254                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015254                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.280954                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280954                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.222466                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222466                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.173951                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.173951                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.045913                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045913                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.045913                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045913                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 91843.123256                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91843.123256                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 101270.497194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101270.497194                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 74109.412963                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 74109.412963                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61473.712352                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61473.712352                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 98499.817899                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98499.817899                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 98499.817899                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98499.817899                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        17625                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2902                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.073398                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     3.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       158357                       # number of writebacks
system.cpu1.dcache.writebacks::total           158357                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        62486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62486                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       254252                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       254252                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          275                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          275                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       316738                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       316738                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       316738                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       316738                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       104045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       104045                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       145847                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       145847                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1345                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1345                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1180                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       249892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       249892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       249892                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       249892                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   7851184307                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7851184307                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  11483325461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11483325461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     67399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     67399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     45912072                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     45912072                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  19334509768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19334509768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  19334509768                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19334509768                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    162938000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    162938000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    164738000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    164738000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.102416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102416                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.184702                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.184702                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.173657                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.173657                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.020248                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020248                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.020248                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020248                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 75459.506050                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75459.506050                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 78735.424527                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78735.424527                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 50111.152416                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50111.152416                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 38908.535593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38908.535593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 77371.463544                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77371.463544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 77371.463544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77371.463544                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    243660                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6613     31.47%     31.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     64      0.30%     31.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    687      3.27%     35.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     13      0.06%     35.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  13637     64.89%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               21014                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6610     47.31%     47.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      64      0.46%     47.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     687      4.92%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      13      0.09%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6598     47.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                13972                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            645681420000     96.28%     96.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              159380000      0.02%     96.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1139490000      0.17%     96.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               59540000      0.01%     96.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            23600580000      3.52%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        670640410000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999546                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.483831                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.664890                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         2      3.45%      3.45% # number of syscalls executed
system.cpu0.kern.syscall::3                         3      5.17%      8.62% # number of syscalls executed
system.cpu0.kern.syscall::4                        26     44.83%     53.45% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      1.72%     55.17% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      8.62%     63.79% # number of syscalls executed
system.cpu0.kern.syscall::19                        2      3.45%     67.24% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      1.72%     68.97% # number of syscalls executed
system.cpu0.kern.syscall::45                        3      5.17%     74.14% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      1.72%     75.86% # number of syscalls executed
system.cpu0.kern.syscall::71                        9     15.52%     91.38% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      3.45%     94.83% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      1.72%     96.55% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      1.72%     98.28% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      1.72%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    58                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   14      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  148      0.67%      0.73% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.02%      0.75% # number of callpals executed
system.cpu0.kern.callpal::swpipl                18934     85.15%     85.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1490      6.70%     92.60% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.01%     92.61% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.01%     92.62% # number of callpals executed
system.cpu0.kern.callpal::rti                    1316      5.92%     98.54% # number of callpals executed
system.cpu0.kern.callpal::callsys                 121      0.54%     99.08% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     99.10% # number of callpals executed
system.cpu0.kern.callpal::rdunique                200      0.90%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 22236                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1463                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1205                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1205                      
system.cpu0.kern.mode_good::user                 1205                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.823650                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.903298                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       45798470000      6.83%      6.83% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        624841940000     93.17%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     148                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      52                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    235305                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3762     28.82%     28.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    687      5.26%     34.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     14      0.11%     34.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   8592     65.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               13055                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3762     45.82%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     687      8.37%     54.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      14      0.17%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3748     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 8211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            657345580000     97.98%     97.98% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1128140000      0.17%     98.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               53640000      0.01%     98.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            12367330000      1.84%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        670894690000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.436220                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.628954                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      9.09%      9.09% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     18.18%     27.27% # number of syscalls executed
system.cpu1.kern.syscall::48                        2     18.18%     45.45% # number of syscalls executed
system.cpu1.kern.syscall::59                        2     18.18%     63.64% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      9.09%     72.73% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     18.18%     90.91% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      9.09%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    11                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   13      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  141      1.01%      1.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                      10      0.07%      1.17% # number of callpals executed
system.cpu1.kern.callpal::swpipl                11221     80.24%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1396      9.98%     91.39% # number of callpals executed
system.cpu1.kern.callpal::rti                    1133      8.10%     99.49% # number of callpals executed
system.cpu1.kern.callpal::callsys                  51      0.36%     99.86% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.02%     99.88% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 17      0.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 13985                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1218                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1072                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 57                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1085                      
system.cpu1.kern.mode_good::user                 1072                      
system.cpu1.kern.mode_good::idle                   13                      
system.cpu1.kern.mode_switch_good::kernel     0.890805                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.228070                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.924585                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       21187680000      3.16%      3.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        620597340000     92.54%     95.70% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         28831540000      4.30%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     141                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007420                       # Number of seconds simulated
sim_ticks                                  7420360000                       # Number of ticks simulated
final_tick                               3973364760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               58387022                       # Simulator instruction rate (inst/s)
host_op_rate                                 58386783                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2193993066                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466412                       # Number of bytes of host memory used
host_seconds                                     3.38                       # Real time elapsed on the host
sim_insts                                   197470714                       # Number of instructions simulated
sim_ops                                     197470714                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         664768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1040064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         133120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          89472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1927424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       664768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       133120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        797888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       664448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          664448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           10387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          89587028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         140163550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          17939830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          12057636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             259748045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     89587028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     17939830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        107526859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        89543904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89543904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        89543904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         89587028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        140163550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         17939830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         12057636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            349291948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10382                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1917760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  663680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1927424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               664448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           77                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               95                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7420360000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.455376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.028186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.355194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5548     47.38%     47.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3182     27.18%     74.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1006      8.59%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          474      4.05%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          313      2.67%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          189      1.61%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          147      1.26%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          103      0.88%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          747      6.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.114754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.017089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.253576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              8      1.31%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           335     54.92%     56.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            82     13.44%     69.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            52      8.52%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      6.07%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      3.28%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      1.80%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      2.13%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      1.31%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           11      1.80%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7      1.15%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.98%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.66%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            6      0.98%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.66%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.950965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.321789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              358     58.69%     58.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      2.79%     61.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              161     26.39%     87.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      4.43%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      7.38%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           610                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    409469749                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               971313499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  149825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13664.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32414.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       258.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    259.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    20548                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183227.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      792107750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       247780000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      6380618500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7148622600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8769267360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3900538125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4784818500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            20990767200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            24409195200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3434905440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3295527120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        259520710800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        259520710800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        787984559640                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        802540138635                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1692803013750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1680034962000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2775783117555                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2783354619615                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.597994                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           700.503559                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               21219                       # Transaction distribution
system.membus.trans_dist::ReadResp              21218                       # Transaction distribution
system.membus.trans_dist::WriteReq                 20                       # Transaction distribution
system.membus.trans_dist::WriteResp                20                       # Transaction distribution
system.membus.trans_dist::Writeback             10382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              132                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             62                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             194                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9107                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9107                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        20775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        20775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        42836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        42856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         4160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         4160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         3323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         3345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       664768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       664768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1680576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1680656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       133120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       133120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       113408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       113488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2592032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              326                       # Total snoops (count)
system.membus.snoop_fanout::samples             40902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    4                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                   40902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               4                       # Request fanout histogram
system.membus.snoop_fanout::max_value               4                       # Request fanout histogram
system.membus.snoop_fanout::total               40902                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           123959997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           97125245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          152580696                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           19506998                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy           13853974                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 155139                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           123333                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             7899                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              113103                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  70505                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            62.336985                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  11087                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               266                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      147142                       # DTB read hits
system.cpu0.dtb.read_misses                      1889                       # DTB read misses
system.cpu0.dtb.read_acv                            3                       # DTB read access violations
system.cpu0.dtb.read_accesses                   55263                       # DTB read accesses
system.cpu0.dtb.write_hits                     127708                       # DTB write hits
system.cpu0.dtb.write_misses                      996                       # DTB write misses
system.cpu0.dtb.write_acv                          22                       # DTB write access violations
system.cpu0.dtb.write_accesses                  25051                       # DTB write accesses
system.cpu0.dtb.data_hits                      274850                       # DTB hits
system.cpu0.dtb.data_misses                      2885                       # DTB misses
system.cpu0.dtb.data_acv                           25                       # DTB access violations
system.cpu0.dtb.data_accesses                   80314                       # DTB accesses
system.cpu0.itb.fetch_hits                      46348                       # ITB hits
system.cpu0.itb.fetch_misses                     1532                       # ITB misses
system.cpu0.itb.fetch_acv                          11                       # ITB acv
system.cpu0.itb.fetch_accesses                  47880                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          619078                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            207899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        982086                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     155139                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             81592                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       341829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  22462                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        56751                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles          108                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                   129729                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 4817                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            618169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.588701                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.779433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  431939     69.87%     69.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   12905      2.09%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   22333      3.61%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   15804      2.56%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   35092      5.68%     83.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    9411      1.52%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   13842      2.24%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8116      1.31%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   68727     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              618169                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.250597                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.586369                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  166070                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               289061                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   130497                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                22181                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 10360                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                9050                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  916                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                883355                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 2751                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 10360                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  179451                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  23256                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        202988                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   139052                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                63062                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                847372                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  334                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 15982                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  1213                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 22283                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             562354                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1110900                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1107854                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             2690                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               429404                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  132950                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             21181                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          2769                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   141254                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              160106                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             136244                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            31166                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           20462                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    779829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              19484                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   731766                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1295                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         154266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        98128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         12478                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       618169                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.183764                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.756045                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             349087     56.47%     56.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              89150     14.42%     70.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              52822      8.54%     79.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              46760      7.56%     87.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              37676      6.09%     93.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              19000      3.07%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              17155      2.78%     98.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               4094      0.66%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               2425      0.39%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         618169                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1263      5.23%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 11458     47.44%     52.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11430     47.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              455      0.06%      0.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               429706     58.72%     58.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 808      0.11%     58.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     58.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1206      0.16%     59.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     59.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     59.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                227      0.03%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              156051     21.33%     80.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             130512     17.84%     98.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             12801      1.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                731766                       # Type of FU issued
system.cpu0.iq.rate                          1.182026                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      24151                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.033004                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2098779                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           950142                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       705559                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               8368                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              4137                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3992                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                751094                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   4368                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            7071                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        35367                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          730                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        13980                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         3426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 10360                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  17374                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1501                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             814918                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             3796                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               160106                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              136244                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             15208                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   183                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1252                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           730                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          3677                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         6151                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9828                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               722171                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               149648                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             9595                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        15605                       # number of nop insts executed
system.cpu0.iew.exec_refs                      278596                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   96768                       # Number of branches executed
system.cpu0.iew.exec_stores                    128948                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.166527                       # Inst execution rate
system.cpu0.iew.wb_sent                        714805                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       709551                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   354985                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   489197                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.146142                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.725648                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         154061                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           7006                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8957                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       592370                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.099343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.076442                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       376309     63.53%     63.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        91393     15.43%     78.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        36773      6.21%     85.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        17199      2.90%     88.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        20542      3.47%     91.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         8444      1.43%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         9140      1.54%     94.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         5106      0.86%     95.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        27464      4.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       592370                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              651218                       # Number of instructions committed
system.cpu0.commit.committedOps                651218                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        247003                       # Number of memory references committed
system.cpu0.commit.loads                       124739                       # Number of loads committed
system.cpu0.commit.membars                       3323                       # Number of memory barriers committed
system.cpu0.commit.branches                     84693                       # Number of branches committed
system.cpu0.commit.fp_insts                      3878                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   626983                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                6987                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        12778      1.96%      1.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          372758     57.24%     59.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            769      0.12%     59.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     59.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1201      0.18%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           227      0.03%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         128062     19.66%     79.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        122623     18.83%     98.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        12800      1.97%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           651218                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                27464                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     1359256                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1636652                       # The number of ROB writes
system.cpu0.timesIdled                            137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                            909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                      122958                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                     638894                       # Number of Instructions Simulated
system.cpu0.committedOps                       638894                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.968984                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.968984                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.032009                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.032009                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  980120                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 483313                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     2611                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2454                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  20419                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 10805                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  20                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 20                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               20000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            10385                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.968289                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             131278                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10897                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.047169                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.968289                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           269846                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          269846                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       119203                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         119203                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       119203                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          119203                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       119203                       # number of overall hits
system.cpu0.icache.overall_hits::total         119203                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        10526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10526                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        10526                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10526                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        10526                       # number of overall misses
system.cpu0.icache.overall_misses::total        10526                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    990216995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    990216995                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    990216995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    990216995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    990216995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    990216995                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       129729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       129729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       129729                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       129729                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       129729                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       129729                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.081138                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.081138                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.081138                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.081138                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.081138                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.081138                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 94073.436728                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94073.436728                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 94073.436728                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94073.436728                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 94073.436728                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94073.436728                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          138                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          138                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          138                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        10388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        10388                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        10388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        10388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        10388                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        10388                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    718986755                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    718986755                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    718986755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    718986755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    718986755                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    718986755                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.080075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.080075                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.080075                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.080075                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.080075                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.080075                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69213.203215                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69213.203215                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69213.203215                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69213.203215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69213.203215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69213.203215                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16330                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.428978                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             192666                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17354                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.102109                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1021.428978                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.997489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           536764                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          536764                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       112788                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         112788                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        54919                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         54919                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1935                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1935                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       167707                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          167707                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       167707                       # number of overall hits
system.cpu0.dcache.overall_hits::total         167707                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23101                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        65229                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        65229                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          347                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          347                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           46                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        88330                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         88330                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        88330                       # number of overall misses
system.cpu0.dcache.overall_misses::total        88330                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2164000484                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2164000484                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6133674086                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6133674086                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     33964000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     33964000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2734987                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2734987                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   8297674570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8297674570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   8297674570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8297674570                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       135889                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       135889                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       120148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       120148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1981                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       256037                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       256037                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       256037                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       256037                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.169999                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169999                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.542905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.542905                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.159908                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159908                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.023221                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023221                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.344989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.344989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.344989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.344989                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 93675.619410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93675.619410                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 94032.931457                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94032.931457                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 97878.962536                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 97878.962536                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59456.239130                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59456.239130                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 93939.483414                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93939.483414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 93939.483414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93939.483414                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4415                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              942                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.686837                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10008                       # number of writebacks
system.cpu0.dcache.writebacks::total            10008                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        15577                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        15577                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        56494                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        56494                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          128                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        72071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        72071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        72071                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        72071                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7524                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8735                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          219                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           46                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        16259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        16259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        16259                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        16259                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    562358001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    562358001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    636861010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    636861010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     16028000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16028000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1580013                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1580013                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1199219011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1199219011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1199219011                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1199219011                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      2200000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      2200000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      2200000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2200000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.055369                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.055369                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.072702                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.072702                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.100922                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.100922                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.023221                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023221                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.063503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.063503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.063503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.063503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 74741.892743                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74741.892743                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 72909.102461                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72909.102461                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 73187.214612                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73187.214612                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 34348.108696                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34348.108696                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 73757.242819                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73757.242819                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 73757.242819                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73757.242819                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  45889                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            39165                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1078                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               25772                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  17166                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            66.607171                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2427                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               111                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       28669                       # DTB read hits
system.cpu1.dtb.read_misses                      1029                       # DTB read misses
system.cpu1.dtb.read_acv                           27                       # DTB read access violations
system.cpu1.dtb.read_accesses                    3100                       # DTB read accesses
system.cpu1.dtb.write_hits                      15015                       # DTB write hits
system.cpu1.dtb.write_misses                      282                       # DTB write misses
system.cpu1.dtb.write_acv                          20                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1357                       # DTB write accesses
system.cpu1.dtb.data_hits                       43684                       # DTB hits
system.cpu1.dtb.data_misses                      1311                       # DTB misses
system.cpu1.dtb.data_acv                           47                       # DTB access violations
system.cpu1.dtb.data_accesses                    4457                       # DTB accesses
system.cpu1.itb.fetch_hits                       7407                       # ITB hits
system.cpu1.itb.fetch_misses                      593                       # ITB misses
system.cpu1.itb.fetch_acv                           5                       # ITB acv
system.cpu1.itb.fetch_accesses                   8000                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          183640                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             47848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        231722                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      45889                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             19593                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       113337                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5344                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        19259                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          145                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                    29960                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  548                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            183462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.263052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.558033                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  139449     76.01%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2461      1.34%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    7344      4.00%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2348      1.28%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    7564      4.12%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1644      0.90%     87.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    5392      2.94%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1379      0.75%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   15881      8.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              183462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.249886                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.261827                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   41830                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               103214                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    31759                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 4064                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2595                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                1825                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   77                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                191362                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  267                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2595                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   44587                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   3498                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         87639                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    33283                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                11860                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                178621                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   347                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   110                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1448                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             121966                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               211076                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          210818                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              176                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               102310                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   19656                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             10610                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           751                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    32008                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               31850                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              16452                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             6385                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2880                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    160960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               7334                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   155931                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              365                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          27150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          5134                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       183462                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.849936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.462000                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             120568     65.72%     65.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              21777     11.87%     77.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              13395      7.30%     84.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              12773      6.96%     91.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               9829      5.36%     97.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               2396      1.31%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1750      0.95%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                543      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                431      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         183462                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    147      2.92%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      2.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  3096     61.50%     64.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1791     35.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               101167     64.88%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 186      0.12%     65.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     65.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 25      0.02%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               31943     20.49%     85.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              15710     10.07%     95.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              6891      4.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                155931                       # Type of FU issued
system.cpu1.iq.rate                          0.849112                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       5034                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.032284                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            500002                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           195272                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       151053                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                721                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               382                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          309                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                160576                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    383                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             691                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         6251                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         2137                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2595                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   2817                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  227                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             172500                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              954                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                31850                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               16452                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              6066                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    69                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                  158                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           212                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           705                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         1391                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2096                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               154123                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                30277                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1808                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         4206                       # number of nop insts executed
system.cpu1.iew.exec_refs                       45779                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   22997                       # Number of branches executed
system.cpu1.iew.exec_stores                     15502                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.839267                       # Inst execution rate
system.cpu1.iew.wb_sent                        153259                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       151362                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    70742                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    89192                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.824232                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.793143                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          26860                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1915                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       178249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.803842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.832539                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       125526     70.42%     70.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        25704     14.42%     84.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        11457      6.43%     91.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3083      1.73%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1814      1.02%     94.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1342      0.75%     94.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1120      0.63%     95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          893      0.50%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7310      4.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       178249                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              143284                       # Number of instructions committed
system.cpu1.commit.committedOps                143284                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         39914                       # Number of memory references committed
system.cpu1.commit.loads                        25599                       # Number of loads committed
system.cpu1.commit.membars                       1135                       # Number of memory barriers committed
system.cpu1.commit.branches                     20781                       # Number of branches committed
system.cpu1.commit.fp_insts                       295                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   137054                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1555                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         2906      2.03%      2.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           92227     64.37%     66.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            175      0.12%     66.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     66.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            24      0.02%     66.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          26734     18.66%     85.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         14324     10.00%     95.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         6891      4.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           143284                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7310                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      334340                       # The number of ROB reads
system.cpu1.rob.rob_writes                     345584                       # The number of ROB writes
system.cpu1.timesIdled                             36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      500329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     140384                       # Number of Instructions Simulated
system.cpu1.committedOps                       140384                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.308126                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.308126                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.764452                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.764452                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  193703                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 110708                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      166                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     166                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  16103                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4660                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             2080                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38778                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2592                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.960648                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            62000                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           62000                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        27864                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          27864                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        27864                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           27864                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        27864                       # number of overall hits
system.cpu1.icache.overall_hits::total          27864                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2096                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2096                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2096                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2096                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2096                       # number of overall misses
system.cpu1.icache.overall_misses::total         2096                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    201863998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    201863998                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    201863998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    201863998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    201863998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    201863998                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        29960                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        29960                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        29960                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        29960                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        29960                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        29960                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.069960                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.069960                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.069960                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.069960                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.069960                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.069960                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96309.159351                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96309.159351                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96309.159351                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96309.159351                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96309.159351                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96309.159351                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2080                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2080                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2080                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2080                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    146898002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    146898002                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    146898002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    146898002                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    146898002                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    146898002                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.069426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.069426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.069426                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.069426                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.069426                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.069426                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70624.039423                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70624.039423                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70624.039423                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70624.039423                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70624.039423                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70624.039423                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1079                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          843.907774                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              87928                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1970                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.633503                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   843.907774                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.824129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.824129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          891                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          705                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.870117                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            86293                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           86293                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        24649                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24649                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        10396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         10396                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          485                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          485                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        35045                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35045                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        35045                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35045                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         2957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2957                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3332                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           77                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           77                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           16                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         6289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6289                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         6289                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6289                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    302553246                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    302553246                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    350417901                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    350417901                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      7572249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7572249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       983998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       983998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    652971147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    652971147                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    652971147                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    652971147                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        27606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        27606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        13728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13728                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        41334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        41334                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        41334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        41334                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.107114                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.107114                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.242716                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.242716                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.133449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.133449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.031936                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031936                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.152151                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.152151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.152151                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.152151                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 102317.634765                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102317.634765                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 105167.437275                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105167.437275                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 98340.896104                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 98340.896104                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 61499.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 61499.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 103827.499920                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103827.499920                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 103827.499920                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103827.499920                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.978261                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     3.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          374                       # number of writebacks
system.cpu1.dcache.writebacks::total              374                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1990                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1990                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2828                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2828                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         4818                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4818                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         4818                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4818                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          967                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          504                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          504                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           16                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1471                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     75734502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75734502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     40316518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     40316518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2942500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2942500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       610002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       610002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    116051020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    116051020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    116051020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    116051020                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      2200000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2200000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      2200000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2200000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035029                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035029                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.071057                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.071057                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.031936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.031936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.035588                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035588                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035588                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035588                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 78319.029990                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78319.029990                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 79993.091270                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79993.091270                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 71768.292683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71768.292683                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 38125.125000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38125.125000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 78892.603671                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78892.603671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 78892.603671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78892.603671                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1929                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     448     45.53%     45.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      0.71%     46.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     46.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    528     53.66%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 984                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      446     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7      0.78%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     445     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  899                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6550560000     88.26%     88.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               14000000      0.19%     88.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3990000      0.05%     88.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              853100000     11.49%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7421650000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.995536                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.842803                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.913618                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      7.14%      7.14% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     14.29%     21.43% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.14%     28.57% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.14%     35.71% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.14%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     21.43%     64.29% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     28.57%     92.86% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.14%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    14                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   65      5.97%      6.15% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.09%      6.24% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  851     78.15%     84.39% # number of callpals executed
system.cpu0.kern.callpal::rdps                     16      1.47%     85.86% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.09%     85.95% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.09%     86.04% # number of callpals executed
system.cpu0.kern.callpal::rti                     125     11.48%     97.52% # number of callpals executed
system.cpu0.kern.callpal::callsys                  25      2.30%     99.82% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1089                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              190                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                118                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                118                      
system.cpu0.kern.mode_good::user                  118                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.621053                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.766234                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        5149750000     69.39%     69.39% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2271900000     30.61%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      65                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       914                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     123     39.05%     39.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      2.22%     41.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.63%     41.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    183     58.10%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 315                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      123     48.62%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7      2.77%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.79%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     121     47.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  253                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6527310000     95.43%     95.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               11320000      0.17%     95.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               11320000      0.17%     95.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              289740000      4.24%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6839690000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.661202                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.803175                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     14.65%     14.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.26%     16.16% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  230     58.08%     74.24% # number of callpals executed
system.cpu1.kern.callpal::rdps                     15      3.79%     78.03% # number of callpals executed
system.cpu1.kern.callpal::rti                      76     19.19%     97.22% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.27%     99.49% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.51%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   396                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              125                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  9                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.544000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.111111                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.676617                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1056250000     13.95%     13.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           645840000      8.53%     22.48% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          5868020000     77.52%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
