# Full_Adder_using_3_8_Decoder
Full Adder implementation using 3:8 Decoder in Verilog HDL with testbench verification
