 
****************************************
check_design summary:
Version:     T-2022.03-SP5-1
Date:        Sat Apr 29 15:42:24 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              10
    Cells do not drive (LINT-1)                                     8
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'uart_rx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_W_OUT12', cell 'C1053' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_W_OUT12', cell 'C1063' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_W_OUT12', cell 'C1064' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_W_OUT12', cell 'C1065' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_W_OUT12', cell 'C1069' does not drive any nets. (LINT-1)
Warning: In design 'uart_tx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_PACKET_SIZE13_W_OUT64', cell 'C1912' does not drive any nets. (LINT-1)
Warning: In design 'uart_tx_CLOCKS_PER_PULSE20833_BITS_PER_WORD8_PACKET_SIZE13_W_OUT64', cell 'C1913' does not drive any nets. (LINT-1)
Warning: In design 'matvec_mul_R2_C2_W_X2_W_K2', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'mvm_uart_system', net 's_ready' driven by pin 'AXIS_MVM/s_axis_kx_tready' has no loads. (LINT-2)
Warning: In design 'mvm_uart_system', the same net is connected to more than one pin on submodule 'UART_TX'. (LINT-33)
   Net 'm_data_y[9]' is connected to pins 's_data[7][7]', 's_data[7][6]'', 's_data[7][5]', 's_data[7][4]', 's_data[7][3]', 's_data[7][2]', 's_data[7][1]', 's_data[7][0]', 's_data[6][7]', 's_data[6][6]', 's_data[6][5]', 's_data[6][4]', 's_data[6][3]', 's_data[6][2]', 's_data[6][1]', 's_data[6][0]', 's_data[5][7]', 's_data[5][6]', 's_data[5][5]', 's_data[5][4]', 's_data[5][3]', 's_data[5][2]', 's_data[5][1]', 's_data[5][0]', 's_data[4][7]', 's_data[4][6]', 's_data[4][5]', 's_data[4][4]'.
Warning: In design 'mvm_uart_system', the same net is connected to more than one pin on submodule 'UART_TX'. (LINT-33)
   Net 'm_data_y[4]' is connected to pins 's_data[3][7]', 's_data[3][6]'', 's_data[3][5]', 's_data[3][4]', 's_data[3][3]', 's_data[3][2]', 's_data[3][1]', 's_data[3][0]', 's_data[2][7]', 's_data[2][6]', 's_data[2][5]', 's_data[2][4]', 's_data[2][3]', 's_data[2][2]', 's_data[2][1]', 's_data[2][0]', 's_data[1][7]', 's_data[1][6]', 's_data[1][5]', 's_data[1][4]', 's_data[1][3]', 's_data[1][2]', 's_data[1][1]', 's_data[1][0]', 's_data[0][7]', 's_data[0][6]', 's_data[0][5]', 's_data[0][4]'.
1
