// Seed: 1179733989
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
  wire id_4 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd10,
    parameter id_2  = 32'd32
) (
    input  wire  id_0,
    input  tri   id_1,
    output tri   _id_2,
    input  tri0  id_3,
    output wand  id_4,
    output tri0  id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    output uwire id_8,
    output tri0  id_9,
    input  wire  _id_10
    , id_12
);
  wire id_13;
  wire [1 : id_10] id_14, id_15;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_15
  );
  wire id_16;
  logic [-1 : id_2] id_17;
endmodule
