/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p675v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 39483.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007202;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007082;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001675;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.164734, 1.186005, 1.213732, 1.259679, 1.336386" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004013 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.217836, 0.241472, 0.272280, 0.323331, 0.408561" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.438311, 0.461946, 0.492754, 0.543806, 0.629036" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.294149, 1.317783, 1.348591, 1.399644, 1.484873" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.294150" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.940343") ;
            }
            fall_power("scalar") {
                values ("0.104483") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.887423") ;
            }
            fall_power("scalar") {
                values ("0.098603") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.913882") ;
            }
            fall_power("scalar") {
                values ("0.101543") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.004992") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001851 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337480, 0.360795, 0.392010, 0.454233, 0.558507",\
              "0.315189, 0.338504, 0.369720, 0.431942, 0.536216",\
              "0.286915, 0.310230, 0.341446, 0.403668, 0.507942",\
              "0.242551, 0.265866, 0.297081, 0.359304, 0.463578",\
              "0.175759, 0.199074, 0.230289, 0.292512, 0.396786"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337480, 0.360795, 0.392010, 0.454233, 0.558507",\
              "0.315189, 0.338504, 0.369720, 0.431942, 0.536216",\
              "0.286915, 0.310230, 0.341446, 0.403668, 0.507942",\
              "0.242551, 0.265866, 0.297081, 0.359304, 0.463578",\
              "0.175759, 0.199074, 0.230289, 0.292512, 0.396786"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169560, 0.159420, 0.145400, 0.123971, 0.092937",\
              "0.201608, 0.191468, 0.177448, 0.156019, 0.124985",\
              "0.243266, 0.233127, 0.219107, 0.197677, 0.166643",\
              "0.312776, 0.302636, 0.288616, 0.267186, 0.236153",\
              "0.427447, 0.417307, 0.403287, 0.381858, 0.350824"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.169560, 0.159420, 0.145400, 0.123971, 0.092937",\
              "0.201608, 0.191468, 0.177448, 0.156019, 0.124985",\
              "0.243266, 0.233127, 0.219107, 0.197677, 0.166643",\
              "0.312776, 0.302636, 0.288616, 0.267186, 0.236153",\
              "0.427447, 0.417307, 0.403287, 0.381858, 0.350824"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003126") ;
            }
            fall_power("scalar") {
                values ("0.003126") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001238 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246230, 0.268709, 0.298630, 0.355010, 0.450112",\
              "0.223461, 0.245940, 0.275860, 0.332241, 0.427343",\
              "0.193735, 0.216214, 0.246135, 0.302516, 0.397617",\
              "0.144275, 0.166754, 0.196674, 0.253055, 0.348156",\
              "0.062361, 0.084840, 0.114760, 0.171141, 0.266242"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246230, 0.268709, 0.298630, 0.355010, 0.450112",\
              "0.223461, 0.245940, 0.275860, 0.332241, 0.427343",\
              "0.193735, 0.216214, 0.246135, 0.302516, 0.397617",\
              "0.144275, 0.166754, 0.196674, 0.253055, 0.348156",\
              "0.062361, 0.084840, 0.114760, 0.171141, 0.266242"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329830, 0.320068, 0.306474, 0.284971, 0.254323",\
              "0.361878, 0.352116, 0.338521, 0.317019, 0.286370",\
              "0.403537, 0.393775, 0.380180, 0.358677, 0.328029",\
              "0.473046, 0.463284, 0.449690, 0.428187, 0.397539",\
              "0.591489, 0.580751, 0.565797, 0.542858, 0.512210"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329830, 0.320068, 0.306474, 0.284971, 0.254323",\
              "0.361878, 0.352116, 0.338521, 0.317019, 0.286370",\
              "0.403537, 0.393775, 0.380180, 0.358677, 0.328029",\
              "0.473046, 0.463284, 0.449690, 0.428187, 0.397539",\
              "0.591489, 0.580751, 0.565797, 0.542858, 0.512210"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.024162") ;
            }
            fall_power("scalar") {
                values ("0.024162") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001589 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.175992, 0.201934, 0.235579, 0.299824, 0.406207",\
              "0.153222, 0.179165, 0.212810, 0.277054, 0.383437",\
              "0.123497, 0.149440, 0.183084, 0.247329, 0.353712",\
              "0.074036, 0.099978, 0.133624, 0.197868, 0.304251",\
              "0.000000, 0.018065, 0.051709, 0.115954, 0.222337"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.175992, 0.201934, 0.235579, 0.299824, 0.406207",\
              "0.153222, 0.179165, 0.212810, 0.277054, 0.383437",\
              "0.123497, 0.149440, 0.183084, 0.247329, 0.353712",\
              "0.074036, 0.099978, 0.133624, 0.197868, 0.304251",\
              "0.000000, 0.018065, 0.051709, 0.115954, 0.222337"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.433604, 0.407870, 0.374464, 0.311119, 0.212455",\
              "0.456495, 0.430761, 0.397355, 0.334010, 0.235346",\
              "0.486252, 0.460518, 0.427112, 0.363766, 0.265103",\
              "0.535901, 0.510167, 0.476761, 0.413416, 0.314752",\
              "0.624590, 0.596283, 0.559536, 0.495324, 0.396660"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.433604, 0.407870, 0.374464, 0.311119, 0.212455",\
              "0.456495, 0.430761, 0.397355, 0.334010, 0.235346",\
              "0.486252, 0.460518, 0.427112, 0.363766, 0.265103",\
              "0.535901, 0.510167, 0.476761, 0.413416, 0.314752",\
              "0.624590, 0.596283, 0.559536, 0.495324, 0.396660"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008456") ;
            }
            fall_power("scalar") {
                values ("0.008456") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001678 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.196255, 0.222198, 0.255952, 0.320087, 0.426555",\
              "0.173964, 0.199907, 0.233661, 0.297796, 0.404264",\
              "0.145690, 0.171633, 0.205387, 0.269522, 0.375990",\
              "0.101326, 0.127268, 0.161023, 0.225158, 0.331626",\
              "0.034534, 0.060476, 0.094231, 0.158366, 0.264834"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.196255, 0.222198, 0.255952, 0.320087, 0.426555",\
              "0.173964, 0.199907, 0.233661, 0.297796, 0.404264",\
              "0.145690, 0.171633, 0.205387, 0.269522, 0.375990",\
              "0.101326, 0.127268, 0.161023, 0.225158, 0.331626",\
              "0.034534, 0.060476, 0.094231, 0.158366, 0.264834"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349798, 0.325381, 0.295329, 0.242929, 0.148981",\
              "0.372689, 0.348272, 0.318221, 0.265820, 0.171873",\
              "0.402445, 0.378029, 0.347977, 0.295576, 0.201629",\
              "0.452095, 0.427678, 0.397626, 0.345226, 0.251278",\
              "0.534003, 0.509586, 0.479534, 0.427134, 0.333186"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.349798, 0.325381, 0.295329, 0.242929, 0.148981",\
              "0.372689, 0.348272, 0.318221, 0.265820, 0.171873",\
              "0.402445, 0.378029, 0.347977, 0.295576, 0.201629",\
              "0.452095, 0.427678, 0.397626, 0.345226, 0.251278",\
              "0.534003, 0.509586, 0.479534, 0.427134, 0.333186"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005835") ;
            }
            fall_power("scalar") {
                values ("0.005835") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004030 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.108233" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.408268, 0.419092, 0.426881, 0.437003, 0.450844" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.936078, 0.946901, 0.954691, 0.964812, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.936078, 0.946901, 0.954691, 0.964812, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.936078" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.529175") ;
            }
            fall_power("scalar") {
                values ("0.793766") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005455") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001836 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.373025, 0.396466, 0.428658, 0.489246, 0.593154",\
              "0.346146, 0.369586, 0.401779, 0.462366, 0.566275",\
              "0.318290, 0.341731, 0.373923, 0.434510, 0.538419",\
              "0.272601, 0.296041, 0.328234, 0.388821, 0.492730",\
              "0.197910, 0.221350, 0.253543, 0.314130, 0.418039"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.373025, 0.396466, 0.428658, 0.489246, 0.593154",\
              "0.346146, 0.369586, 0.401779, 0.462366, 0.566275",\
              "0.318290, 0.341731, 0.373923, 0.434510, 0.538419",\
              "0.272601, 0.296041, 0.328234, 0.388821, 0.492730",\
              "0.197910, 0.221350, 0.253543, 0.314130, 0.418039"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.162421, 0.152451, 0.138364, 0.116671, 0.085248",\
              "0.177104, 0.167134, 0.153047, 0.131354, 0.099930",\
              "0.188139, 0.178169, 0.164082, 0.142389, 0.110966",\
              "0.202235, 0.192265, 0.178177, 0.156485, 0.125061",\
              "0.221839, 0.211869, 0.197782, 0.176089, 0.144665"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.162421, 0.152451, 0.138364, 0.116671, 0.085248",\
              "0.177104, 0.167134, 0.153047, 0.131354, 0.099930",\
              "0.188139, 0.178169, 0.164082, 0.142389, 0.110966",\
              "0.202235, 0.192265, 0.178177, 0.156485, 0.125061",\
              "0.221839, 0.211869, 0.197782, 0.176089, 0.144665"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003611") ;
            }
            fall_power("scalar") {
                values ("0.003611") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001244 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.253840, 0.270932, 0.291343, 0.322338, 0.367051",\
              "0.243330, 0.260421, 0.280832, 0.311828, 0.356541",\
              "0.235470, 0.252561, 0.272972, 0.303968, 0.348681",\
              "0.225427, 0.242518, 0.262929, 0.293925, 0.338638",\
              "0.211415, 0.228507, 0.248918, 0.279913, 0.324626"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.253840, 0.270932, 0.291343, 0.322338, 0.367051",\
              "0.243330, 0.260421, 0.280832, 0.311828, 0.356541",\
              "0.235470, 0.252561, 0.272972, 0.303968, 0.348681",\
              "0.225427, 0.242518, 0.262929, 0.293925, 0.338638",\
              "0.211415, 0.228507, 0.248918, 0.279913, 0.324626"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179994, 0.171910, 0.164230, 0.153341, 0.137914",\
              "0.194676, 0.186592, 0.178913, 0.168023, 0.152596",\
              "0.205712, 0.197628, 0.189948, 0.179059, 0.163632",\
              "0.219807, 0.211723, 0.204043, 0.193154, 0.177727",\
              "0.239411, 0.231327, 0.223648, 0.212758, 0.197331"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179994, 0.171910, 0.164230, 0.153341, 0.137914",\
              "0.194676, 0.186592, 0.178913, 0.168023, 0.152596",\
              "0.205712, 0.197628, 0.189948, 0.179059, 0.163632",\
              "0.219807, 0.211723, 0.204043, 0.193154, 0.177727",\
              "0.239411, 0.231327, 0.223648, 0.212758, 0.197331"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.024162") ;
            }
            fall_power("scalar") {
                values ("0.024162") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.430847, 0.481584, 0.533619, 0.626400, 0.815336",\
              "0.441671, 0.492409, 0.544443, 0.637224, 0.826160",\
              "0.449461, 0.500198, 0.552232, 0.645013, 0.833949",\
              "0.459582, 0.510319, 0.562353, 0.655135, 0.844071",\
              "0.473423, 0.524161, 0.576195, 0.668976, 0.857912"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.430847, 0.481584, 0.533619, 0.626400, 0.815336",\
              "0.441671, 0.492409, 0.544443, 0.637224, 0.826160",\
              "0.449461, 0.500198, 0.552232, 0.645013, 0.833949",\
              "0.459582, 0.510319, 0.562353, 0.655135, 0.844071",\
              "0.473423, 0.524161, 0.576195, 0.668976, 0.857912"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.258351, 0.288926, 0.320085, 0.381398, 0.501607",\
              "0.268660, 0.299235, 0.330394, 0.391707, 0.511916",\
              "0.276078, 0.306654, 0.337813, 0.399125, 0.519335",\
              "0.285718, 0.316293, 0.347452, 0.408764, 0.528974",\
              "0.298900, 0.329475, 0.360634, 0.421947, 0.542156"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.258351, 0.288926, 0.320085, 0.381398, 0.501607",\
              "0.268660, 0.299235, 0.330394, 0.391707, 0.511916",\
              "0.276078, 0.306654, 0.337813, 0.399125, 0.519335",\
              "0.285718, 0.316293, 0.347452, 0.408764, 0.528974",\
              "0.298900, 0.329475, 0.360634, 0.421947, 0.542156"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.032531, 0.105043, 0.188579, 0.363291, 0.720399" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.032531, 0.105043, 0.188579, 0.363291, 0.720399" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019873, 0.071054, 0.127825, 0.242637, 0.476571" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019873, 0.071054, 0.127825, 0.242637, 0.476571" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.002672, 0.002672, 0.002672, 0.002672, 0.002672") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.256197;
  }
  


}   /* cell() */

}   /* library() */

