#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 19 20:03:04 2017
# Process ID: 6679
# Current directory: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_TP_TD4_I2S_Structural_0_0_synth_1
# Command line: vivado -log design_1_TP_TD4_I2S_Structural_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TP_TD4_I2S_Structural_0_0.tcl
# Log file: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_TP_TD4_I2S_Structural_0_0_synth_1/design_1_TP_TD4_I2S_Structural_0_0.vds
# Journal file: /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_TP_TD4_I2S_Structural_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_TP_TD4_I2S_Structural_0_0.tcl -notrace
Command: synth_design -top design_1_TP_TD4_I2S_Structural_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1149.941 ; gain = 47.996 ; free physical = 15679 ; free virtual = 18686
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_TP_TD4_I2S_Structural_0_0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_TP_TD4_I2S_Structural_0_0/synth/design_1_TP_TD4_I2S_Structural_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TP_TD4_I2S_Structural_v1_0' declared at '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0.vhd:5' bound to instance 'U0' of component 'TP_TD4_I2S_Structural_v1_0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_TP_TD4_I2S_Structural_0_0/synth/design_1_TP_TD4_I2S_Structural_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'TP_TD4_I2S_Structural_v1_0' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TP_TD4_I2S_Structural_v1_0_S00_AXI' declared at '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:6' bound to instance 'TP_TD4_I2S_Structural_v1_0_S00_AXI_inst' of component 'TP_TD4_I2S_Structural_v1_0_S00_AXI' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'TP_TD4_I2S_Structural_v1_0_S00_AXI' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-226] default block is never used [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'pulse_bclk' is read in the process but is not in the sensitivity list [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:412]
WARNING: [Synth 8-614] signal 'pulse_bclk' is read in the process but is not in the sensitivity list [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:422]
WARNING: [Synth 8-614] signal 'pulse_lrclk' is read in the process but is not in the sensitivity list [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:430]
WARNING: [Synth 8-614] signal 'slv_reg0' is read in the process but is not in the sensitivity list [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:430]
INFO: [Synth 8-638] synthesizing module 'I2S_Transmitter_block' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/I2S_Transmitter_Structural.vhd:13]
INFO: [Synth 8-638] synthesizing module 'Shift_Register_ParallelLoad' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/Shift_Register_ParallelLoad.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Shift_Register_ParallelLoad' (1#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/Shift_Register_ParallelLoad.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'I2S_Transmitter_block' (2#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/I2S_Transmitter_Structural.vhd:13]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'TP_TD4_I2S_Structural_v1_0_S00_AXI' (3#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'TP_TD4_I2S_Structural_v1_0' (4#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_TP_TD4_I2S_Structural_0_0' (5#1) [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_TP_TD4_I2S_Structural_0_0/synth/design_1_TP_TD4_I2S_Structural_0_0.vhd:86]
WARNING: [Synth 8-3331] design TP_TD4_I2S_Structural_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design TP_TD4_I2S_Structural_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design TP_TD4_I2S_Structural_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design TP_TD4_I2S_Structural_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design TP_TD4_I2S_Structural_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design TP_TD4_I2S_Structural_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.449 ; gain = 89.504 ; free physical = 15530 ; free virtual = 18541
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.449 ; gain = 89.504 ; free physical = 15580 ; free virtual = 18592
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1577.324 ; gain = 0.000 ; free physical = 14012 ; free virtual = 17081
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14568 ; free virtual = 17652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14568 ; free virtual = 17652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14571 ; free virtual = 17655
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_lrclk_reg was removed.  [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:415]
WARNING: [Synth 8-327] inferring latch for variable 'sound_reg_reg' [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:433]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14569 ; free virtual = 17655
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Shift_Register_ParallelLoad 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module I2S_Transmitter_block 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TP_TD4_I2S_Structural_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/counter_lrclk_reg was removed.  [/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ipshared/7155/hdl/TP_TD4_I2S_Structural_v1_0_S00_AXI.vhd:415]
WARNING: [Synth 8-3331] design design_1_TP_TD4_I2S_Structural_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_TP_TD4_I2S_Structural_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_TP_TD4_I2S_Structural_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_TP_TD4_I2S_Structural_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_TP_TD4_I2S_Structural_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_TP_TD4_I2S_Structural_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
INFO: [Synth 8-3332] Sequential element (U0/TP_TD4_I2S_Structural_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_TP_TD4_I2S_Structural_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14560 ; free virtual = 17651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14034 ; free virtual = 17194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 14020 ; free virtual = 17181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13969 ; free virtual = 17129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13870 ; free virtual = 17031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13870 ; free virtual = 17031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13866 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13866 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13864 ; free virtual = 17025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13863 ; free virtual = 17024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     4|
|4     |LUT4 |    22|
|5     |LUT5 |    18|
|6     |LUT6 |    33|
|7     |FDRE |   193|
|8     |FDSE |     2|
|9     |LD   |    32|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |   310|
|2     |  U0                                        |TP_TD4_I2S_Structural_v1_0         |   310|
|3     |    TP_TD4_I2S_Structural_v1_0_S00_AXI_inst |TP_TD4_I2S_Structural_v1_0_S00_AXI |   310|
|4     |      I2S_Transmitter_block                 |I2S_Transmitter_block              |    34|
|5     |        Inst_Shift_Register_ParallelLoad    |Shift_Register_ParallelLoad        |    32|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13863 ; free virtual = 17024
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1577.324 ; gain = 89.504 ; free physical = 13907 ; free virtual = 17070
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1577.324 ; gain = 475.379 ; free physical = 13907 ; free virtual = 17069
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

36 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.324 ; gain = 487.961 ; free physical = 13856 ; free virtual = 17020
INFO: [Common 17-1381] The checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_TP_TD4_I2S_Structural_0_0_synth_1/design_1_TP_TD4_I2S_Structural_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.srcs/sources_1/bd/design_1/ip/design_1_TP_TD4_I2S_Structural_0_0/design_1_TP_TD4_I2S_Structural_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ariel/Documents/VHDL/Vivado_prjts/TP_TD4/TP_TD4.runs/design_1_TP_TD4_I2S_Structural_0_0_synth_1/design_1_TP_TD4_I2S_Structural_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1601.340 ; gain = 0.000 ; free physical = 13568 ; free virtual = 16704
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 20:03:59 2017...
