// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6879-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gce/mt6879-gce.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/power/mt6879-power.h>
#include <dt-bindings/memory/mt6879-larb-port.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/pinctrl/mt6879-pinfunc.h>
#include <dt-bindings/mml/mml-mt6879.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>

/ {
	model = "MT6879";
	compatible = "mediatek,MT6879";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	clk_ao: clk_ao {
		compatible = "simple-bus";
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clkchk {
		compatible = "mediatek,mt6879-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6879-pdchk";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		ovl0  = &disp_ovl0;
		ovl3  = &disp_ovl0_2l;
		ovl7 = &disp_ovl0_2l_nwcg;
		rdma0 = &disp_rdma0;
		rdma1 = &disp_rdma1;
		wdma0 = &disp_wdma0;
		wdma1 = &disp_wdma1;
		merge0 =&disp_merge0;
		dsi0  = &dsi0;
		tdshp0 = &disp_tdshp0;
		c3d0 = &disp_c3d0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		ccorr1 = &disp_ccorr1;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		postmask0 = &disp_postmask0;
		chist0 = &disp_chist0;
		cm0 = &disp_cm0;
		spr0 = &disp_spr0;
		dsc0 = &disp_dsc_wrap0;
		mtksmmu0 = &disp_iommu;
		mtksmmu1 = &apu_iommu0;
	};

	/* ATF logger */
	atf_logger: atf_logger {
		compatible = "mediatek,tfa_debug";
	};

	cache-parity {
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <1>;
		arm_dsu_ecc_hwirq = <32>;
		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6879-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6879-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0x10270000 0 0x1000>,
			<0 0x11035000 0 0x1000>,
			<0 0x1c017000 0 0x1000>,
			<0 0xc538000 0 0x5000>,
			<0 0xc53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infra_ao_bcrm",
			"infracfg_ao_mem",
			"peri_ao_bcrm",
			"vlp_ao_bcrm",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	qos:qos@0011bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,qos_enable = <1>;
		reg = <0 0x0011bb00 0 0x100>;
	};

	fpsgo: fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>;

		gcc_enable = <1>;
		fbt_cpu_mask = <255 192 63 63>;
		sbe_resceue_enable = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6879-infracfg_ao", "syscon", "simple-mfd";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
		infracfg_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				0x120 0 0x124 0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: lvts_ap */
				0x730 12 0x734 12 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 1: lvts_mcu */
			>;
		};
	};

	scp_infra: scp_infra@10001000 {
	    compatible = "mediatek,scpinfra";
	    reg = <0 0x10001000 0 0x1000>,	/* infracfg_ao */
		  <0 0x10006000 0 0x1000>,	/* spm */
		  <0 0x10000000 0 0x1000>;	/* topckgen */
	    #clock-cells = <1>;
	};

	sleep@1c001000 {
		compatible = "mediatek,sleep";
		interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
		reg = <0 0x1c001000 0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10002000 0 0x1000>;
	};

	imp_iic_wrap_c_clk: syscon@11282000 {
		compatible = "mediatek,mt6879-imp_iic_wrap_c", "syscon";
		reg = <0 0x11282000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_e_clk: syscon@11CB3000 {
		compatible = "mediatek,mt6879-imp_iic_wrap_e", "syscon";
		reg = <0 0x11CB3000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_w_clk: syscon@11E03000 {
		compatible = "mediatek,mt6879-imp_iic_wrap_w", "syscon";
		reg = <0 0x11E03000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_en_clk: syscon@11ED4000 {
		compatible = "mediatek,mt6879-imp_iic_wrap_en", "syscon";
		reg = <0 0x11ED4000 0 0x1000>;
		#clock-cells = <1>;
	};

	i2c0: i2c@11e00000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11e00000 0 0x1000>,
			<0 0x11300080 0 0x80>;
		interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C0>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11e01000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11e01000 0 0x1000>,
			<0 0x11300100 0 0x80>;
		interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C1>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11cb0000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11cb0000 0 0x1000>,
			<0 0x11300180 0 0x100>;
		interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_CLOCK_I2C2>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11ed0000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed0000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C3>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11cb1000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11cb1000 0 0x1000>,
			<0 0x11300300 0 0x100>;
		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_CLOCK_I2C4>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11ed1000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed1000 0 0x1000>,
			<0 0x11300400 0 0x80>;
		interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C5>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11e02000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11e02000 0 0x1000>,
			<0 0x11300480 0 0x80>;
		interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C6>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11ed2000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed2000 0 0x1000>,
			<0 0x11300500 0 0x100>;
		interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C7>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11ed3000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11ed3000 0 0x1000>,
			<0 0x11300600 0 0x100>;
		interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C8>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11cb2000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11cb2000 0 0x1000>,
			<0 0x11300700 0 0x100>;
		interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_CLOCK_I2C9>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c10: i2c@11280000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300800 0 0x80>;
		interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C10>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c11: i2c@11281000 {
		compatible = "mediatek,mt6983-i2c";
		reg = <0 0x11281000 0 0x1000>,
			<0 0x11300880 0 0x80>;
		interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C11>,
			<&pericfg_ao_clk CLK_PERAOP_APDMA>;
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	/* chosen */
	chosen: chosen {
		mkp,policy = <0x0001ffe3>;
		bootargs = "console=tty0 root=/dev/ram \
			vmalloc=400M swiotlb=noforce allow_file_spec_access\
			8250.nr_uarts=4 \
			cma=64M transparent_hugepage=never \
			firmware_class.path=/vendor/firmware pelt=8 ";
		kaslr-seed = <0 0>;
		atag,videolfb-fb_base_l = <0x7e605000>;
		atag,videolfb-fb_base_h = <0x0>;
		atag,videolfb-islcmfound = <1>;
		atag,videolfb-islcm_inited = <0>;
		atag,videolfb-fps= <6000>;
		atag,videolfb-vramSize= <0x1be0000>;
		atag,videolfb-lcmname=
			"nt36672e_fhdp_dsi_vdo_60hz_jdi_dphy_drv";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <315>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <315>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <315>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <315>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu4: cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <315>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu5: cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <2000000000>;
			capacity-dmips-mhz = <315>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu6: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0600>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2500000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu7: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0700>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2500000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
				doe_dvfs_cl0: doe {
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
				doe_dvfs_cl1: doe {
				};
			};
		};
		idle-states {
			entry-method = "arm,psci";
				cpuoff_l: cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1600>;
			};
			cpuoff_b: cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010002>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1400>;
			};
			clusteroff_l: clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010101>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <2100>;
			};
			clusteroff_b: clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010102>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <1900>;
			};
			mcusysoff: mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010701>;
				local-timer-stop;
				entry-latency-us = <450>;
				exit-latency-us = <600>;
				min-residency-us = <4000>;
			};
			system_mem: system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f01>;
				local-timer-stop;
				entry-latency-us = <700>;
				exit-latency-us = <850>;
				min-residency-us = <4000>;
			};
			system_pll: system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f02>;
				local-timer-stop;
				entry-latency-us = <800>;
				exit-latency-us = <950>;
				min-residency-us = <4000>;
			};
			system_bus: system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f03>;
				local-timer-stop;
				entry-latency-us = <1300>;
				exit-latency-us = <2800>;
				min-residency-us = <4000>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01011f01>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu_boundary_num = <6>;
		pmu_dsu_support = <1>;
		pmu_dsu_type = <9>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <1>;
		sw_version = <1>;
		timeout_ms = <200>;
		timeout_type = <0>;
		monitors {
			monitor1 {
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num_ports = <58>;
				idle_masks = <0x08 0x08000004>,
					     <0x14 0x03fe0000>,
					     <0x18 0xc0000000>,
					     <0x1c 0x0000ffff>;
				bus_freq_mhz = <78>;
			};
			monitor2 {
				monitor_name = "debug_ctrl_ao_INFRA_AO1";
				base = <0x1002b000>;
				num_ports = <18>;
				bus_freq_mhz = <78>;
			};
			monitor3 {
				monitor_name = "debug_ctrl_ao_EMI_AO";
				base = <0x10042000>;
				num_ports = <12>;
				idle_masks = <0x08 0xf8000000>,
					     <0x0c 0x001fffff>;
				bus_freq_mhz = <688>;
			};
			monitor4 {
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x11037000>;
				num_ports = <20>;
				bus_freq_mhz = <78>;
			};
			monitor5 {
				monitor_name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c01d000>;
				num_ports = <12>;
				bus_freq_mhz = <156>;
			};
		};
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0 0x0d040000 0 0x1000>, /* dem base */
		      <0 0x0d01a000 0 0x1000>, /* dbgao base */
		      <0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
		      <0 0x0d044000 0 0x1000>, /* bus tracer etf base */
		      <0 0x0d040800 0 0x100>, /* ap bus tracer base */
		      <0 0x0d040900 0 0x100>; /* infra bus tracer base */

		mediatek,err_flag = <0xe7f8ffff>;

		/*
		 * index 0 for ap bus tracer
		 * index 1 for infra bus tracer
		 */
		mediatek,num_tracer = <2>;
		mediatek,enabled_tracer = <0 1>;
		mediatek,at_id = <0x10 0x30>;

		/* filters: disabled by default */
		/*
		 * mediatek,watchpoint_filter = <0x0 0x10010000 0xfffff000>;
		 * mediatek,bypass_filter = <0x14000000 0xffff0000>;
		 * mediatek,id_filter = <0x10 0x40>;
		 * mediatek,rw_filter = <0x0 0x1>;
		 */
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi_qos = <1>;
				scmi_pmic = <2>;
				scmi_met = <3>;
				scmi_gpupm = <6>;
				scmi_plt = <7>;
				scmi_smi = <8>;
				scmi_cm = <9>;
				scmi_slbc = <10>;
				scmi_ssc = <11>;
				scmi_apmcupm = <12>;
				scmi_mminfra = <13>;
			};
		};
	};
	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		mrdump: mrdump-reserve {
			compatible = "mediatek,reserve-memory-mrdump_share";
			status = "okay";
			size = <0x0 0x10000>;
			alignment = <0x0 0x10000>;
		};

		reserve-memory-vcp_share {
			compatible = "mediatek,reserve-memory-vcp_share";
			no-map;
			size = <0 0x00201000>; /* 2MB */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};

		ssheap_cma_mem: ssheap-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x200000>;
			alloc-ranges = <0 0x80000000 0 0xc0000000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		svp-page-based-size = <0 0x38000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x4000000>;
		wfd-page-based-size = <0 0x4000000>;
		prot-region-based-size = <0 0x8000000>;
		prot-page-based-size = <0 0>;
		sapu-data-shm-size = <0 0x2000000>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ssheap {
		compatible = "mediatek,trusted_mem_ssheap";
		memory-region = <&ssheap_cma_mem>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	touch: touch {
			compatible = "goodix,touch";
		};
	touch_panel: touch_panel {
			compatible = "mediatek,touch_panel";
		};

	cm_mgr: cm_mgr@0c530000 {
		compatible = "mediatek,mt6879-cm_mgr";
		reg = <0 0x0c530000 0 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>,
				<&dvfsrc_freq_opp7>;
		cm_mgr,cp_down  = <140 140 140 140 100 100 100>;
		cm_mgr,cp_up = <160 160 160 160 100 100 100>;
		cm_mgr,dt_down = <5 5 3 3 0 0 0>;
		cm_mgr,dt_up = <0 0 0 0 0 0 0>;
		cm_mgr,vp_down = <100 100 100 100 100 100 100>;
		cm_mgr,vp_up = <100 100 100 100 100 100 100>;

		use_bcpu_weight = "enable";
		cpu_power_bcpu_weight_max = <350>;
		cpu_power_bcpu_weight_min = <100>;


		/* use_cpu_to_dram_map = "enable"; */
		/* cm_mgr_cpu_opp_to_dram = <0 0 0 0 1 1 1 1 */
					/* 1 2 2 2 2 2 2 2>; */

		/* use_cpu_to_dram_map_new = "enable"; */
	};

	mcupm: mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c55fb00 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fba0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fc40 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fce0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fd80 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fe20 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55fec0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>,
		      <0 0x0c55ff60 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c562018 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c562010 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	spmi: spmi@1c804000 {
		compatible = "mediatek,mt6879-spmi";
		reg = <0 0x1c804000 0 0x0008ff>,
		      <0 0x1c804000 0 0x000500>,
		      <0 0x1c801000 0 0x000100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		interrupt-parent = <&pio>;
		interrupts = <233 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "rcs_irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		irq_event_en = <0xe 0x0 0x0 0x0 0x0>;
		clocks = <&vlp_cksys_clk CLK_VLP_CK_PWRAP_ULPOSC_SEL>,
			 <&vlp_cksys_clk CLK_VLP_CK_SPMI_M_MST_SEL>,
			 <&vlp_cksys_clk CLK_VLP_CK_SPMI_P_MST_SEL>;
		clock-names = "vlp_pmif_clk_mux",
			      "vlp_spmimst_m_clk_mux",
			      "vlp_spmimst_p_clk_mux";
		swinf_ch_start = <10>;
		ap_swinf_no = <2>;
		#address-cells = <2>;
		#size-cells = <0>;
	};

	gpio: gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl {
		compatible = "mediatek,mt6879-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11b00000 0 0x1000>,
		      <0 0x11c20000 0 0x1000>,
		      <0 0x11c40000 0 0x1000>,
		      <0 0x11d30000 0 0x1000>,
		      <0 0x11d40000 0 0x1000>,
		      <0 0x11e10000 0 0x1000>,
		      <0 0x11e30000 0 0x1000>,
		      <0 0x11ec0000 0 0x1000>;
 		reg-names = "gpio",
 			    "iocfg_lb",
			    "iocfg_rm",
			    "iocfg_rb",
			    "iocfg_bm",
			    "iocfg_br",
			    "iocfg_lm",
			    "iocfg_lt",
			    "iocfg_rt";
		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&pio 0 0 217>;
		interrupt-controller;
		#interrupt-cells = <2>;
		mediatek,eint = <&eint>;
	};

	apmixedsys_clk: syscon@1000C000 {
		compatible = "mediatek,mt6879-apmixedsys", "syscon";
		reg = <0 0x1000C000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	mtkfb: mtkfb@0 {
		compatible = "mediatek,mtkfb";
	};

	fhctl: fhctl@1000ce00 {
		compatible = "mediatek,mt6879-fhctl";
		reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
			  <0 0x1000c000 0 0xe00>, //APMIX base

			  <0 0x13fa0e00 0 0x200>, //GPU EN
			  <0 0x13fa0000 0 0x100>; //GPU APMIX

		map0 {
			domain = "top";
			method = "fhctl-mcupm";
			armpll_ll {
				fh-id = <0>;
				pll-id = <999>;
				perms = <0x18>;
			};
			armpll_bl {
				fh-id = <1>;
				pll-id = <999>;
				perms = <0x18>;
			};
			armpll_b {
				fh-id = <2>;
				pll-id = <999>;
				perms = <0x18>;
			};
			ccipll {
				fh-id = <3>;
				pll-id = <999>;
				perms = <0x18>;
			};
			mpll {
				fh-id = <6>;
				pll-id = <CLK_APMIXED_MPLL>;
			};
			mmpll {
				fh-id = <7>;
				pll-id = <CLK_APMIXED_MMPLL>;
			};
			mainpll {
				fh-id = <8>;
				pll-id = <CLK_APMIXED_MAINPLL>;
			};
			msdcpll {
				fh-id = <9>;
				pll-id = <CLK_APMIXED_MSDCPLL>;
			};
			adsppll {
				fh-id = <10>;
				pll-id = <CLK_APMIXED_ADSPPLL>;
			};
			imgpll {
				fh-id = <11>;
				pll-id = <CLK_APMIXED_IMGPLL>;
			};
			tvdpll {
				fh-id = <12>;
				pll-id = <CLK_APMIXED_TVDPLL>;
			};
		};

		map1 {
			domain = "gpu";
			method = "fhctl-gpueb";
			mfgpll0 {
				fh-id = <0>;
				pll-id = <CLK_MFG_AO_MFGPLL>;
			};
			mfgpll3 {
				fh-id = <3>;
				pll-id = <CLK_MFG_AO_MFGSCPLL>;
			};
		};
	};

	cqdma: cq_dma@10212000 {
		compatible = "mediatek,mt6765-cqdma";
		reg = <0 0x10212000 0 0x80>,
			<0 0x10212100 0 0x80>,
			<0 0x10212200 0 0x80>,
			<0 0x10212300 0 0x80>;
		interrupts = <GIC_SPI 688 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 689 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-channels = <4>;
		dma-channel-mask = <63>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_CQ_DMA>;
		clock-names = "cqdma";
	};

	connfem: connfem@18000000 {
		compatible = "mediatek,mt6879-connfem";
	};

	btif: btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0 0x1100c000 0 0x100>, /*btif base*/
				<0 0x11300c00 0 0x80>,/*btif tx dma base*/
				<0 0x11300c80 0 0x80>,/*btif rx dma base*/
				<0 0x11036010 0 0x4>,/*btif dma clock addr*/
				<0 0x11036300 0 0x4>;/*btif dma idle en addr*/
				/*btif irq, IRQS_Sync ID, btif_irq_b*/
		interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif tx dma irq*/
				<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif rx dma irq*/
				<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&pericfg_ao_clk CLK_PERAOP_BTIF_BCLK>,
				/*btif clock*/
				<&pericfg_ao_clk CLK_PERAOP_APDMA>;
				/*ap dma clock*/
		clock-names = "btifc","apdmac";
	};

	consys: consys@18000000 {
		compatible = "mediatek,mt6879-consys";
		#thermal-sensor-cells = <0>;
		reg = <0 0x10001000 0 0xee4>, /* 0. 0x1000_1000 infracfg_ao */
			<0 0x10005000 0 0xa6c>, /* 1. 0x1000_5000 GPIO */
			<0 0x11ec0000 0 0xa14>, /* 2. 0x11ec_0000 IOCFG_RT */
			<0 0x18000000 0 0x470>, /* 3. 0x1800_0000 conn_infra_rgu_on */
			<0 0x18001000 0 0x658>, /* 4. 0x1800_1000 conn_infra_cfg_on */
			<0 0x18003000 0 0x204>, /* 5. 0x1800_3000 conn_wt_slp_ctl_reg */
			<0 0x1800e000 0 0x124>, /* 6. 0x1800_e000 conn_infra_bus_cr_on */
			<0 0x18011000 0 0x138>, /* 7. 0x1801_1000 conn_infra_cfg */
			<0 0x18012000 0 0x98>,  /* 8. 0x1801_2000 conn_infra_clkgen_top */
			<0 0x18020000 0 0x4c>,  /* 9. 0x1802_0000 conn_von_bus_bcrm */
			<0 0x18023000 0 0xe28>, /* 10. 0x1802_3000 conn_dbg_ctl */
			<0 0x1803b000 0 0x18>,  /* 11. 0x1803_b000 conn_infra_on_bus_bcrm */
			<0 0x18040000 0 0x2c>,  /* 12. 0x1804_0000 conn_therm_ctl */
			<0 0x18041000 0 0x128>, /* 13. 0x1804_1000 conn_afe_ctl */
			<0 0x18042000 0 0x324>, /* 14. 0x1804_2000 conn_rf_spi_mst_reg */
			<0 0x1804b000 0 0x414>, /* 15. 0x1804_b000 conn_infra_bus_cr */
			<0 0x1804d000 0 0x41c>, /* 16. 0x1804_d000 conn_infra_off_debug_ctrl_ao */
			<0 0x1804f000 0 0x148>, /* 17. 0x1804_f000 conn_infra_off_bus_bcrm */
			<0 0x18053800 0 0x1000>,/* 18. 0x1805_3800 conn_infra_sysram_sw_cr */
			<0 0x18060000 0 0xc08>, /* 19. 0x1806_0000 conn_host_csr_top */
			<0 0x18070000 0 0x8004>,/* 20. 0x1807_0000 conn_semaphore */
			<0 0x1c001000 0 0xfb0>, /* 21. 0x1c00_1000 spm */
			<0 0x1c007000 0 0x51c>; /* 22. 0x1c00_7000 top_rgu */
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CONN>;
		emi-addr = <0>;
		emi-size = <0x800000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;
		tcxo_support = "false";
	};

	bt: bt@18000000 {
		compatible = "mediatek,bt";
		flavor_bin = "a";
			/* conn_infra_rgu */
		reg = <0 0x18000000 0 0x1000>,
			/* conn_infra_cfg */
			<0 0x18001000 0 0x1000>,
			/* sys ram */
			<0 0x18051000 0 0x1000>,
			/* conn_host_csr_top */
			<0 0x18060000 0 0x1000>,
			/* bgfsys base */
			<0 0x18800000 0 0x1000>,
			/* bgfsys hw info base */
			<0 0x18812000 0 0x1000>,
			/* coninfra cfg ao */
			<0 0x10001000 0 0x1000>;
			/* coninfra ccif base */
			/* <0 0x10003300 0 0x100>, */
			/* bgf2md base */
			/* <0 0x1025c000 0 0x100>; */
			/* Rx Interrupt */
		interrupts = <GIC_SPI 513 IRQ_TYPE_LEVEL_HIGH 0>,
			/* Assert & FW log interrupt */
			<GIC_SPI 528 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6879-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufs_ao_config_clk: syscon@112b8000 {
		compatible = "mediatek,mt6879-ufs_ao_config", "syscon", "simple-mfd";
		reg = <0 0x112b8000 0 0x1000>;
		#clock-cells = <1>;

		ufsaocfg_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs unipro reset */
				0x44 1 0x48 1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: unipro */
				>;
		};
	};

	ufs_pdn_cfg_clk: syscon@112bc000 {
		compatible = "mediatek,mt6879-ufs_pdn_cfg", "syscon", "simple-mfd";
		reg = <0 0x112bc000 0 0x1000>;
		#clock-cells = <1>;

		ufspdncfg_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs crypto/ufshci reset */
				0x44 0 0x48 0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: ufs-crypto */
				0x44 1 0x48 1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 1: ufshci */
				>;
		};
	};

	ufshci: ufshci@112b0000 {
		compatible = "mediatek,mt8183-ufshci";
		reg = <0 0x112b0000 0 0x2300>;
		interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;

		clocks =
			<&ufs_ao_config_clk CLK_UFSAO_U_PHY_SAP_0>,
			<&ufs_ao_config_clk CLK_UFSAO_U_TX_SYMBOL_0>,
			<&ufs_ao_config_clk CLK_UFSAO_U_RX_SYMBOL_0>,
			<&ufs_ao_config_clk CLK_UFSAO_U_RX_SYM1_0>,
			<&ufs_pdn_cfg_clk CLK_UFSPDN_UNIPRO_SYSCLK_SET_0>,
			<&ufs_pdn_cfg_clk CLK_UFSPDN_UNIPRO_TICK1US_SET_0>,
			<&ufs_pdn_cfg_clk CLK_UFSPDN_U_CK_SET_0>,
			<&ufs_pdn_cfg_clk CLK_UFSPDN_AES_UFSFDE_CK_SET_0>,
			<&ufs_pdn_cfg_clk CLK_UFSPDN_U_TICK1US_CK_SET_0>,
			<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
			<&topckgen_clk CLK_TOP_U_SEL>;

		clock-names =
			"phy_sap",
			"phy_tx_sym0",
			"phy_rx_sym0",
			"phy_rx_sym1",
			"unipro_sys",
			"unipro_tick",
			"ufs_ck",
			"ufs_fde_ck",
			"ufs_tick",
			"ufs_fde",
			"ufs";

		freq-table-hz =
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>;

		power-domains = <&scpsys MT6879_POWER_DOMAIN_UFS0_SHUTDOWN>;

		/*
		 * In the same SoC,
		 * vcc-supply is for one kind of UFS and
		 * vcc_ufs2-supply & vcc_ufs3-supply are for ufs2/ufs3 co-load setting
		 */
		vcc_ufs2-supply = <&mt6363_vemc>;
		vcc_ufs3-supply = <&mt6363_vbuck5>;

		/* porting vccq/vccq2 to disable unused vufs */
		vccq-supply = <&mt6363_vufs12>;
		vccq2-supply = <&mt6363_vufs18>;

		resets =
			<&ufsaocfg_rst 0>,
			<&ufspdncfg_rst 0>,
			<&ufspdncfg_rst 1>;

		reset-names =
			"unipro_rst",
			"crypto_rst",
			"hci_rst";

		bootmode = <&chosen>;

		mediatek,ufs-qos;
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <625000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <625000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
	};

	opp_table_ipe: opp-table-ipe {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <625000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
	};

	opp_table_ccu: opp-table-ccu {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <625000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
	};

	vmmspm: vmmspm {
		compatible = "mediatek,vmm_spm";
		reg = <0 0x1c001000 0 0x1000>;  // sys_spm
		reg-names = "SPM_BASE";

		vmm-pmic-supply = <&mt6319_6_vbuck3>;
	};

	vmmdbg: vmmdbg {
		compatible = "mediatek,vmm_dbg";
		mediatek,ccu_rproc = <&ccu_rproc>;
	};

	ispdvfs: ispdvfs {
		compatible = "mediatek,ispdvfs";
		mediatek,ccu_rproc = <&ccu_rproc>;
		mediatek,support_micro_processor = <1>;
		operating-points-v2 = <&opp_table_img>;
		buck-vmm-supply = <&mt6319_6_vbuck3>;
		mediatek,disable_dvfs = <0>;

		mediatek,support_mux = "cam",
					"img", "ipe", "ccu";
		mediatek,mux_cam = "TOP_MAINPLL_D4_D2",
				   "TOP_UNIVPLL_D6", "TOP_MMPLL_D6", "TOP_MAINPLL_D4";
		mediatek,mux_img = "TOP_IMGPLL_D5",
				   "TOP_MMPLL_D7", "TOP_MMPLL_D6", "TOP_MAINPLL_D4";
		mediatek,mux_ipe = "TOP_MAINPLL_D4_D2",
				   "TOP_MAINPLL_D6", "TOP_UNIVPLL_D6", "TOP_MMPLL_D6";
		mediatek,mux_ccu = "TOP_MAINPLL_D4_D2",
				   "TOP_UNIVPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D5";
		clocks = <&topckgen_clk CLK_TOP_CAM_SEL>,	/* 0 */
			 <&topckgen_clk CLK_TOP_IMG1_SEL>,	/* 1 */
			 <&topckgen_clk CLK_TOP_IPE_SEL>,	/* 2 */
			 <&topckgen_clk CLK_TOP_CCUSYS_SEL>,	/* 3 */
			 <&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,	/* 4 */
			 <&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,	/* 5 */
			 <&topckgen_clk CLK_TOP_UNIVPLL_D6>,	/* 6 */
			 <&topckgen_clk CLK_TOP_MAINPLL_D4>,	/* 7 */
			 <&topckgen_clk CLK_TOP_MMPLL_D4>,	/* 8 */
			 <&topckgen_clk CLK_TOP_IMGPLL_D5>,	/* 9 */
			 <&topckgen_clk CLK_TOP_IMGPLL_D2>,	/* 10 */
			 <&topckgen_clk CLK_TOP_MAINPLL_D6>,	/* 11 */
			 <&topckgen_clk CLK_TOP_MMPLL_D6>,	/* 12 */
			 <&topckgen_clk CLK_TOP_UNIVPLL_D5>,	/* 13 */
			 <&topckgen_clk CLK_TOP_MMPLL_D7>;	/* 14 */
		clock-names = "cam",	/* 0 */
				"img",	/* 1 */
				"ipe",	/* 2 */
				"ccu",	/* 3 */
				"TOP_MAINPLL_D4_D2",	/* 4 */
				"TOP_UNIVPLL_D4_D2",	/* 5 */
				"TOP_UNIVPLL_D6",	/* 6 */
				"TOP_MAINPLL_D4",	/* 7 */
				"TOP_MMPLL_D4",	/* 8 */
				"TOP_IMGPLL_D5",	/* 9 */
				"TOP_IMGPLL_D2",	/* 10 */
				"TOP_MAINPLL_D6",	/* 11 */
				"TOP_MMPLL_D6",	/* 12 */
				"TOP_UNIVPLL_D5",	/* 13 */
				"TOP_MMPLL_D7";	/* 14 */
		vmm_proxy_label: vmm-proxy {
			regulator-name = "dvfs-vmm";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <650000>;
		};
	};

	ccu_rproc: ccu_rproc@1b080000 {
		compatible = "mediatek,ccu_rproc";
		reg = <0 0x1b080000 0 0x9000>;
		interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		mediatek,larbs = <&smi_larb19>;
		clocks =        <&topckgen_clk CLK_TOP_CCUSYS_SEL>,
				<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
				<&ccu_main_clk CLK_CCU_LARB19>,
				<&ccu_main_clk CLK_CCU_AHB>,
				<&ccu_main_clk CLK_CCUSYS_CCU0>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>;
		clock-names =   "CLK_TOP_CCUSYS_SEL",
				"CLK_TOP_CCU_AHB_SEL",
				"CLK_CCU_LARB",
				"CLK_CCU_AHB",
				"CLK_CCUSYS_CCU0",
				"CAM_LARB14",
				"CAM_MM1_GALS";
		mediatek,ccu_rproc1 = <&ccu_rproc1>;
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB19_PORT1>,
			 <&disp_iommu M4U_LARB19_PORT0>;
		interconnects =
		<&mmqos SLAVE_LARB(31) &mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB19_PORT1)
			&mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB19_PORT0)
			&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"ccu_g",
			"ccu_o",
			"ccu_i";
		secured = "yes";
		ccu_sramSize = <0x00020000>;
		ccu_sramOffset = <0x00020000>;
		ccu_dramSize = <0x00400000>;
		ccu_dramAddr = <0x80000000>;
		ccu_emiRegion = <20>;
	};

	ccu_rproc1: ccu_rproc1 {
		compatible = "mediatek,ccu_rproc1";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB19_PORT3>,
			<&disp_iommu M4U_LARB19_PORT2>;
	};

	gce: gce@1e980000 {
		compatible = "mediatek,mt6879-gce";
		reg = <0 0x1e980000 0 0x4000>;
		interrupts = <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
		mediatek,smi = <&smi_mdp_subcommon0>;
		prebuilt-enable;
		notifier-init;
		unprepare_in_idle;
		gce_in_vcp;
		cmdq-log-perf-off;
		mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
			 <&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "gce","gce-timer";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB32_GCE_DM>;
		dma_mask_bit = <34>;
	};

	gce_sec: gce_mbox_sec@1e980000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0 0x1e980000 0 0x4000>;
		#mbox-cells = <3>;
		unprepare_in_idle;
		mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>;
		clock-names = "gce";
	};

	gce_m: gce@1e990000 {
		compatible = "mediatek,mt6879-gce";
		reg = <0 0x1e990000 0 0x4000>;
		interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
				 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
		mediatek,smi = <&smi_mdp_subcommon0>;
		prebuilt-enable;
		notifier-init;
		unprepare_in_idle;
		gce_in_vcp;
		cmdq-log-perf-off;
		mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>,
			 <&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "gce","gce-timer";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB32_GCE_MM>;
		dma_mask_bit = <34>;
	};

	gce_m_sec: gce_mbox_m_sec@1e990000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0 0x1e990000 0 0x4000>;
		#mbox-cells = <3>;
		unprepare_in_idle;
		mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>;
		clock-names = "gce";
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		mediatek,gce = <&gce>;
		mmsys_config = <&dispsys_config>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce 8 0 CMDQ_THR_PRIO_1>,
			 <&gce 9 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
			 <&gce 10 0 CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce>;
		mmsys_config = <&dispsys_config>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce 14 0 CMDQ_THR_PRIO_1>,
			 <&gce_m 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
			 <&gce_m_sec 9 0 CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	hcp: hcp@0 {
		compatible = "mediatek,hcp";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB10_PORT0>;
	};

	imgsys_fw: imgsys_fw@15000000 {
		compatible = "mediatek,imgsys";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
		      <0 0x15020000 0 0x10000>,	/* 1 IMGSYS_TRAW */
		      <0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
		      <0 0x15640000 0 0x10000>,	/* 3 IMGSYS_XTRAW */
		      <0 0x15100000 0 0x10000>,	/* 4 IMGSYS_DIP */
		      <0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
		      <0 0x15210000 0 0x10000>,	/* 5 IMGSYS_PQDIP_A */
		      <0 0x15510000 0 0x10000>,	/* 6 IMGSYS_PQDIP_B */
		      <0 0x15200000 0 0x10000>,	/* 7 IMGSYS_WPE_EIS */
		      <0 0x15500000 0 0x10000>,	/* 8 IMGSYS_WPE_TNR */
		      <0 0x15600000 0 0x10000>,	/* 9 IMGSYS_WPE_LITE */
		      <0 0x15220000 0 0x00100>,	/* 10 IMGSYS_WPE1_DIP1 */
		      <0 0x15320000 0 0x10000>,	/* 11 IMGSYS_ME */
		      <0 0x00000000 0 0x01000>,	/* 12 IMGSYS_ADL_A */
		      <0 0x00000000 0 0x01000>,	/* 13 IMGSYS_ADL_B */
		      <0 0x15520000 0 0x00100>,	/* 14 IMGSYS_WPE2_DIP1 */
		      <0 0x15620000 0 0x00100>,	/* 15 IMGSYS_WPE3_DIP1 */
		      <0 0x15110000 0 0x00100>,	/* 16 IMGSYS_DIP_TOP */
		      <0 0x15130000 0 0x00100>;	/* 17 IMGSYS_DIP_TOP_NR */
		mediatek,hcp = <&hcp>;
		mediatek,larbs = <&smi_larb9>,
				 <&smi_larb10>,
				 <&smi_larb11>,
				 <&smi_larb15>,
				 <&smi_larb22>,
				 <&smi_larb23>,
				 <&smi_larb12>;
		iommus = <&disp_iommu M4U_LARB9_PORT0>,
			 <&disp_iommu M4U_LARB10_PORT0>,
			 <&disp_iommu M4U_LARB11_PORT0>,
			 <&disp_iommu M4U_LARB12_PORT0>,
			 <&disp_iommu M4U_LARB15_PORT0>;
		mboxes = <&gce_m 0 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 1 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 2 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 3 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 4 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 5 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 16 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 17 3000 CMDQ_THR_PRIO_2>,
			 <&gce_m 18 3000 CMDQ_THR_PRIO_1>,
			 <&gce_m 19 3000 CMDQ_THR_PRIO_1>,
			 <&gce_m 22 3000 CMDQ_THR_PRIO_1>,
			 <&gce_m_sec 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
		traw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
		traw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
		traw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
		traw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
		traw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
		traw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
		traw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
		traw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
		traw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
		traw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
		ltraw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
		ltraw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
		ltraw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
		ltraw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
		ltraw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
		ltraw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
		ltraw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
		ltraw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
		ltraw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
		ltraw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
		xtraw_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_0>;
		xtraw_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_1>;
		xtraw_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_2>;
		xtraw_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_3>;
		xtraw_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_4>;
		xtraw_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_5>;
		xtraw_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_6>;
		xtraw_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_7>;
		xtraw_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_8>;
		xtraw_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_XTRAW_CQ_THR_DONE_TRAW0_9>;
		dip_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
		dip_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
		dip_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
		dip_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
		dip_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
		dip_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
		dip_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
		dip_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
		dip_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
		dip_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
		pqa_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
		pqa_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
		pqa_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
		pqa_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
		pqa_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
		pqa_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
		pqa_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
		pqa_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
		pqa_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
		pqa_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
		pqb_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
		pqb_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
		pqb_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
		pqb_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
		pqb_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
		pqb_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
		pqb_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
		pqb_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
		pqb_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
		pqb_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
		wpe_eis_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0>;
		wpe_eis_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1>;
		wpe_eis_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2>;
		wpe_eis_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3>;
		wpe_eis_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4>;
		wpe_eis_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5>;
		wpe_eis_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6>;
		wpe_eis_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7>;
		wpe_eis_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8>;
		wpe_eis_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9>;
		wpe_tnr_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0>;
		wpe_tnr_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1>;
		wpe_tnr_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2>;
		wpe_tnr_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3>;
		wpe_tnr_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4>;
		wpe_tnr_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5>;
		wpe_tnr_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6>;
		wpe_tnr_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7>;
		wpe_tnr_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8>;
		wpe_tnr_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9>;
		wpe_lite_cq_thread0_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0>;
		wpe_lite_cq_thread1_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1>;
		wpe_lite_cq_thread2_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2>;
		wpe_lite_cq_thread3_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3>;
		wpe_lite_cq_thread4_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4>;
		wpe_lite_cq_thread5_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5>;
		wpe_lite_cq_thread6_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6>;
		wpe_lite_cq_thread7_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7>;
		wpe_lite_cq_thread8_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8>;
		wpe_lite_cq_thread9_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9>;
		me_done =
			/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
		adl_tile_done =
			/bits/ 16 <CMDQ_EVENT_IMG_ADL_RESERVED>;
		wpe_eis_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
		wpe_tnr_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
		wpe_lite_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
		traw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
		ltraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
		xtraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_XTRAW>;
		dip_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
		pqdip_a_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
		pqdip_b_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
		me_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
		vss_traw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
		vss_ltraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
		vss_xtraw_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_XTRAW>;
		vss_dip_sync_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
		sw_sync_token_pool_1 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
		sw_sync_token_pool_2 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
		sw_sync_token_pool_3 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
		sw_sync_token_pool_4 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
		sw_sync_token_pool_5 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
		sw_sync_token_pool_6 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
		sw_sync_token_pool_7 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
		sw_sync_token_pool_8 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
		sw_sync_token_pool_9 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
		sw_sync_token_pool_10 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
		sw_sync_token_pool_11 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
		sw_sync_token_pool_12 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
		sw_sync_token_pool_13 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
		sw_sync_token_pool_14 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
		sw_sync_token_pool_15 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
		sw_sync_token_pool_16 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
		sw_sync_token_pool_17 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
		sw_sync_token_pool_18 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
		sw_sync_token_pool_19 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
		sw_sync_token_pool_20 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
		sw_sync_token_pool_21 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
		sw_sync_token_pool_22 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
		sw_sync_token_pool_23 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
		sw_sync_token_pool_24 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
		sw_sync_token_pool_25 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
		sw_sync_token_pool_26 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
		sw_sync_token_pool_27 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
		sw_sync_token_pool_28 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
		sw_sync_token_pool_29 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
		sw_sync_token_pool_30 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
		sw_sync_token_pool_31 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
		sw_sync_token_pool_32 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
		sw_sync_token_pool_33 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
		sw_sync_token_pool_34 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
		sw_sync_token_pool_35 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
		sw_sync_token_pool_36 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
		sw_sync_token_pool_37 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
		sw_sync_token_pool_38 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
		sw_sync_token_pool_39 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
		sw_sync_token_pool_40 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
		sw_sync_token_pool_41 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
		sw_sync_token_pool_42 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
		sw_sync_token_pool_43 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
		sw_sync_token_pool_44 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
		sw_sync_token_pool_45 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
		sw_sync_token_pool_46 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
		sw_sync_token_pool_47 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
		sw_sync_token_pool_48 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
		sw_sync_token_pool_49 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
		sw_sync_token_pool_50 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
		sw_sync_token_pool_51 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
		sw_sync_token_pool_52 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
		sw_sync_token_pool_53 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
		sw_sync_token_pool_54 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
		sw_sync_token_pool_55 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
		sw_sync_token_pool_56 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
		sw_sync_token_pool_57 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
		sw_sync_token_pool_58 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
		sw_sync_token_pool_59 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
		sw_sync_token_pool_60 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
		sw_sync_token_pool_61 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
		sw_sync_token_pool_62 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
		sw_sync_token_pool_63 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
		sw_sync_token_pool_64 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
		sw_sync_token_pool_65 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
		sw_sync_token_pool_66 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
		sw_sync_token_pool_67 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
		sw_sync_token_pool_68 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
		sw_sync_token_pool_69 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
		sw_sync_token_pool_70 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
		sw_sync_token_pool_71 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
		sw_sync_token_pool_72 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
		sw_sync_token_pool_73 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
		sw_sync_token_pool_74 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
		sw_sync_token_pool_75 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
		sw_sync_token_pool_76 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
		sw_sync_token_pool_77 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
		sw_sync_token_pool_78 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
		sw_sync_token_pool_79 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
		sw_sync_token_pool_80 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
		sw_sync_token_pool_81 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
		sw_sync_token_pool_82 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
		sw_sync_token_pool_83 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
		sw_sync_token_pool_84 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
		sw_sync_token_pool_85 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
		sw_sync_token_pool_86 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
		sw_sync_token_pool_87 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
		sw_sync_token_pool_88 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
		sw_sync_token_pool_89 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
		sw_sync_token_pool_90 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
		sw_sync_token_pool_91 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
		sw_sync_token_pool_92 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
		sw_sync_token_pool_93 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
		sw_sync_token_pool_94 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
		sw_sync_token_pool_95 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
		sw_sync_token_pool_96 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
		sw_sync_token_pool_97 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
		sw_sync_token_pool_98 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
		sw_sync_token_pool_99 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
		sw_sync_token_pool_100 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
		sw_sync_token_pool_101 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_101>;
		sw_sync_token_pool_102 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_102>;
		sw_sync_token_pool_103 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_103>;
		sw_sync_token_pool_104 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_104>;
		sw_sync_token_pool_105 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_105>;
		sw_sync_token_pool_106 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_106>;
		sw_sync_token_pool_107 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_107>;
		sw_sync_token_pool_108 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_108>;
		sw_sync_token_pool_109 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_109>;
		sw_sync_token_pool_110 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_110>;
		sw_sync_token_pool_111 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_111>;
		sw_sync_token_pool_112 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_112>;
		sw_sync_token_pool_113 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_113>;
		sw_sync_token_pool_114 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_114>;
		sw_sync_token_pool_115 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_115>;
		sw_sync_token_pool_116 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_116>;
		sw_sync_token_pool_117 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_117>;
		sw_sync_token_pool_118 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_118>;
		sw_sync_token_pool_119 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_119>;
		sw_sync_token_pool_120 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_120>;
		sw_sync_token_pool_121 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_121>;
		sw_sync_token_pool_122 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_122>;
		sw_sync_token_pool_123 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_123>;
		sw_sync_token_pool_124 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_124>;
		sw_sync_token_pool_125 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_125>;
		sw_sync_token_pool_126 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_126>;
		sw_sync_token_pool_127 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_127>;
		sw_sync_token_pool_128 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_128>;
		sw_sync_token_pool_129 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_129>;
		sw_sync_token_pool_130 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_130>;
		sw_sync_token_pool_131 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_131>;
		sw_sync_token_pool_132 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_132>;
		sw_sync_token_pool_133 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_133>;
		sw_sync_token_pool_134 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_134>;
		sw_sync_token_pool_135 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_135>;
		sw_sync_token_pool_136 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_136>;
		sw_sync_token_pool_137 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_137>;
		sw_sync_token_pool_138 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_138>;
		sw_sync_token_pool_139 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_139>;
		sw_sync_token_pool_140 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_140>;
		sw_sync_token_tzmp_isp_wait =
			/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
		sw_sync_token_tzmp_isp_set =
			/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
#if 0
		sw_sync_token_camsys_pool_1 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
		sw_sync_token_camsys_pool_2 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
		sw_sync_token_camsys_pool_3 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
		sw_sync_token_camsys_pool_4 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
		sw_sync_token_camsys_pool_5 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
		sw_sync_token_camsys_pool_6 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
		sw_sync_token_camsys_pool_7 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
		sw_sync_token_camsys_pool_8 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
		sw_sync_token_camsys_pool_9 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
		sw_sync_token_camsys_pool_10 =
			/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
#endif
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
			 <&imgsys_main_clk CLK_IMG_TRAW1>,
			 <&imgsys_main_clk CLK_IMG_VCORE_GALS>,
			 <&imgsys_main_clk CLK_IMG_DIP0_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_WPE0_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_WPE1_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_WPE2_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_WPE0_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_WPE1_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_WPE2_DUMMY>,
			 <&imgsys_main_clk CLK_IMG_GALS>,
			 <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
			 <&dip_nr_dip1_clk CLK_DIP_NR_DIP1_DIP_NR>,
			 <&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
			 <&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
			 <&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
			 <&imgsys_main_clk CLK_IMG_IPE_DUMMY>,
			 <&ipesys_clk CLK_IPESYS_TOP>,
			 <&ipesys_clk CLK_IPE_ME>,
			 <&ipesys_clk CLK_IPE_FDVT>,
#if 0
			 <&ipesys_clk CLK_IPE_FDVT1>,
#endif
			 <&ipesys_clk CLK_IPE_SMI_LARB12>;
		clock-names = "IMGSYS_CG_IMG_TRAW0",
			      "IMGSYS_CG_IMG_TRAW1",
			      "IMGSYS_CG_IMG_VCORE_GALS",
			      "IMGSYS_CG_IMG_DIP0",
			      "IMGSYS_CG_IMG_WPE0",
			      "IMGSYS_CG_IMG_WPE1",
			      "IMGSYS_CG_IMG_WPE2",
			      "IMGSYS_CG_IMG_ADL_LARB",
			      "IMGSYS_CG_IMG_ADL_TOP0",
			      "IMGSYS_CG_IMG_ADL_TOP1",
			      "IMGSYS_CG_IMG_GALS",
			      "DIP_TOP_DIP_TOP",
			      "DIP_NR_DIP_NR",
			      "WPE1_CG_DIP1_WPE",
			      "WPE2_CG_DIP1_WPE",
			      "WPE3_CG_DIP1_WPE",
			      "ME_CG_IPE",
			      "ME_CG_IPE_TOP",
			      "ME_CG",
			      "IPE_FDVT",
#if 0
			      "IPE_FDVT1",
#endif
			      "ME_CG_LARB12";
		operating-points-v2 = <&opp_table_img>, <&opp_table_ipe>;
		dvfsrc-vmm-supply = <&vmm_proxy_label>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT14)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT15)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT16)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT17)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT18)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT19)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT20)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT21)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT22)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT23)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB9_PORT24)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT14)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT15)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT16)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT17)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT18)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB10_PORT19)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT14)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT15)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT16)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT17)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT18)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT19)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT20)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT21)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT22)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT23)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT24)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT25)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT26)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT27)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT28)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB11_PORT29)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB12_PORT4)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB12_PORT5)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT0)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT1)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT3)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT4)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT5)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT6)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT7)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT8)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT9)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT10)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT11)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT12)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT13)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT14)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT15)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT16)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT17)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB15_PORT18)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT0)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT1)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT3)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT4)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT5)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT6)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT7)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT8)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT9)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT10)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT11)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT12)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT13)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT14)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT15)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT16)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT17)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT18)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT19)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT20)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT21)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT22)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT23)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT24)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT25)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT26)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT27)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT28)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB22_PORT29)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT14)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT15)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT16)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT17)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT18)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT19)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT20)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT21)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT22)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT23)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT24)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT25)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT26)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT27)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT28)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB23_PORT29)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos SLAVE_LARB(9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos SLAVE_LARB(12)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
				"l9_imgi_t1_a",
				"l9_ufdi_t1_a",
				"l9_imgbi_t1_a",
				"l9_imgci_t1_a",
				"l9_smti_t1_a",
				"l9_smti_t4_a",
				"l9_tncsti_t1_a",
				"l9_tncsti_t4_a",
				"l9_yuvo_t1_a",
				"l9_yuvbo_t1_a",
				"l9_yuvco_t1_a",
				"l9_timgo_t1_a",
				"l9_yuvo_t2_a",
				"l9_yuvo_t5_a",
				"l9_imgi_t1_b",
				"l9_imgbi_t1_b",
				"l9_imgci_t1_b",
				"l9_smti_t4_b",
				"l9_tncso_t1_a",
				"l9_smto_t1_a",
				"l9_smto_t4_a",
				"l9_tncsto_t1_a",
				"l9_yuvo_t2_b",
				"l9_yuvo_t5_b",
				"l9_smto_t4_b",
				"l10_imgi_d1",
				"l10_imgbi_d1",
				"l10_imgci_d1",
				"l10_imgdi_d1",
				"l10_depi_d1",
				"l10_dmgi_d1",
				"l10_smti_d1",
				"l10_reci_d1",
				"l10_reci_d1_n",
				"l10_tnrwi_d1",
				"l10_tnrci_d1",
				"l10_tnrci_d1_n",
				"l10_img4o_d1",
				"l10_img4bo_d1",
				"l10_smti_d8",
				"l10_smto_d1",
				"l10_tnrmo_d1",
				"l10_tnrmo_d1_n",
				"l10_smto_d8",
				"l10_dbgo_d1",
				"l11_wpe_rdma0",
				"l11_wpe_rdma1",
				"l11_wpe_rdma_4p0",
				"l11_wpe_rdma_4p1",
				"l11_wpe_cq0",
				"l11_wpe_cq1",
				"l11_pimgi_p1",
				"l11_pimgbi_p1",
				"l11_pimgci_p1",
				"l11_imgi_t1_c",
				"l11_imgbi_t1_c",
				"l11_imgci_t1_c",
				"l11_smti_t1_c",
				"l11_smti_t4_c",
				"l11_smti_t6_c",
				"l11_yuvo_t1_c",
				"l11_yuvbo_t1_c",
				"l11_yuvco_t1_c",
				"l11_wpe_wdma0",
				"l11_wpe_wdma_4p0",
				"l11_wrot_p1",
				"l11_tccso_p1",
				"l11_tccsi_p1",
				"l11_timgo_t1_c",
				"l11_yuvo_t2_c",
				"l11_yuvo_t5_c",
				"l11_smto_t1_c",
				"l11_smto_t4_c",
				"l11_smto_t6_c",
				"l11_dbgo_t1_c",
				"l12_me_rdma",
				"l12_me_wdma",
				"l15_vipi_d1",
				"l15_vipbi_d1",
				"l15_smti_d6",
				"l15_tncsti_d1",
				"l15_tncsti_d4",
				"l15_smti_d4",
				"l15_img3o_d1",
				"l15_img3bo_d1",
				"l15_img3co_d1",
				"l15_img2o_d1",
				"l15_smti_d9",
				"l15_smto_d4",
				"l15_feo_d1",
				"l15_tncso_d1",
				"l15_tncsto_d1",
				"l15_smto_d6",
				"l15_smto_d9",
				"l15_tnco_d1",
				"l15_tnco_d1_n",
				"l22_wpe_rdma0",
				"l22_wpe_rdma1",
				"l22_wpe_rdma_4p0",
				"l22_wpe_rdma_4p1",
				"l22_wpe_cq0",
				"l22_wpe_cq1",
				"l22_pimgi_p1",
				"l22_pimgbi_p1",
				"l22_pimgci_p1",
				"l22_imgi_t1_c",
				"l22_imgbi_t1_c",
				"l22_imgci_t1_c",
				"l22_smti_t1_c",
				"l22_smti_t4_c",
				"l22_smti_t6_c",
				"l22_yuvo_t1_c",
				"l22_yuvbo_t1_c",
				"l22_yuvco_t1_c",
				"l22_wpe_wdma0",
				"l22_wpe_wdma_4p0",
				"l22_wrot_p1",
				"l22_tccso_p1",
				"l22_tccsi_p1",
				"l22_timgo_t1_c",
				"l22_yuvo_t2_c",
				"l22_yuvo_t5_c",
				"l22_smto_t1_c",
				"l22_smto_t4_c",
				"l22_smto_t6_c",
				"l22_dbgo_t1_c",
				"l23_wpe_rdma0",
				"l23_wpe_rdma1",
				"l23_wpe_rdma_4p0",
				"l23_wpe_rdma_4p1",
				"l23_wpe_cq0",
				"l23_wpe_cq1",
				"l23_pimgi_p1",
				"l23_pimgbi_p1",
				"l23_pimgci_p1",
				"l23_imgi_t1_c",
				"l23_imgbi_t1_c",
				"l23_imgci_t1_c",
				"l23_smti_t1_c",
				"l23_smti_t4_c",
				"l23_smti_t6_c",
				"l23_yuvo_t1_c",
				"l23_yuvbo_t1_c",
				"l23_yuvco_t1_c",
				"l23_wpe_wdma0",
				"l23_wpe_wdma_4p0",
				"l23_wrot_p1",
				"l23_tccso_p1",
				"l23_tccsi_p1",
				"l23_timgo_t1_c",
				"l23_yuvo_t2_c",
				"l23_yuvo_t5_c",
				"l23_smto_t1_c",
				"l23_smto_t4_c",
				"l23_smto_t6_c",
				"l23_dbgo_t1_c",
				"l9_common_0",
				"l12_common_1";
	};

	ipesys_me: ipesys_me@15320000 {
		compatible = "mediatek,ipesys-me";
		reg = <0 0x15320000 0 0x10000>;	/* IPESYS_ME */
#if 0
		mediatek,larb = <&smi_larb12>;
#endif
		iommus = <&disp_iommu M4U_LARB12_PORT4>,
			 <&disp_iommu M4U_LARB12_PORT5>;
		clocks =
			<&imgsys_main_clk CLK_IMG_IPE_DUMMY>,
			<&ipesys_clk CLK_IPESYS_TOP>,
			<&ipesys_clk CLK_IPE_ME>,
			<&ipesys_clk CLK_IPE_SMI_LARB12>;

		clock-names =
			"ME_CG_IPE",
			"ME_CG_IPE_TOP",
			"ME_CG",
			"ME_CG_LARB12";

	};

	lk_charger: lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		/* enable_pe_plus; */
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <6500000>;
		fast_charge_voltage = <3000000>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		non_std_ac_charger_current = <500000>;
		charging_host_charger_current = <1500000>;
		ta_ac_charger_current = <3000000>;
		pd_charger_current = <500000>;

		/* battery temperature protection */
		temp_t4_threshold = <50>;
		temp_t3_threshold = <45>;
		temp_t1_threshold = <0>;

		/* enable check vsys voltage */
		enable_check_sys;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta_12v_support;
		ta_9v_support;

		pe_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		ta_ac_12v_input_current = <3200000>;
		ta_ac_9v_input_current = <3200000>;
		ta_ac_7v_input_current = <3200000>;
		pe_charger_current = <3000000>;
		vbat_threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		/* cable measurement impedance */
		cable_imp_threshold = <699>;
		vbat_cable_imp_threshold = <3900000>; /* uV */

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pd_vbus_low_bound = <5000000>;
		pd_vbus_upper_bound = <5000000>;
		vsys_watt = <5000000>;
		ibus_err = <14>;

		pd_stop_battery_soc = <80>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		/* dual charger */
		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pe40_stop_battery_soc = <80>;

		high_temp_to_leave_pe40 = <46>;
		high_temp_to_enter_pe40 = <39>;
		low_temp_to_leave_pe40 = <10>;
		low_temp_to_enter_pe40 = <16>;
		ibus_err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40_r_cable_1a_lower = <500>;
		pe40_r_cable_2a_lower = <351>;
		pe40_r_cable_3a_lower = <240>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling_interval = <10000>;
		ta_cv_ss_repeat_tmin = <25>;
		vbat_cv = <4350>;
		start_soc_min = <0>;
		start_soc_max = <80>;
		start_vbat_max = <4300>;
		idvchg_term = <500>;
		idvchg_step = <50>;
		ita_level = <3000 2500 2000 1500>;
		rcable_level = <250 300 375 500>;
		ita_level_dual = <5000 3700 3400 3000>;
		rcable_level_dual = <230 350 450 550>;
		idvchg_ss_init = <1000>;
		idvchg_ss_step = <250>;
		idvchg_ss_step1 = <100>;
		idvchg_ss_step2 = <50>;
		idvchg_ss_step1_vbat = <4000>;
		idvchg_ss_step2_vbat = <4200>;
		ta_blanking = <400>;
		swchg_aicr = <0>;
		swchg_ichg = <1200>;
		swchg_aicr_ss_init = <400>;
		swchg_aicr_ss_step = <200>;
		swchg_off_vbat = <4250>;
		force_ta_cv_vbat = <4250>;
		chg_time_max = <5400>;
		tta_level_def = <0 0 0 0 25 50 60 70 80>;
		tta_curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta_recovery_area = <3>;
		tbat_level_def = <0 0 0 5 25 40 43 46 50>;
		tbat_curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat_recovery_area = <3>;
		tdvchg_level_def = <0 0 0 5 25 55 60 65 70>;
		tdvchg_curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg_recovery_area = <3>;
		tswchg_level_def = <0 0 0 5 25 65 70 75 80>;
		tswchg_curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg_recovery_area = <3>;
		ifod_threshold = <200>;
		rsw_min = <20>;
		ircmp_rbat = <40>;
		ircmp_vclamp = <0>;
		vta_cap_min = <6800>;
		vta_cap_max = <11000>;
		ita_cap_min = <1000>;
		support_ta = "pca_ta_pps", "pd_adapter";
		allow_not_check_ta_status;
		vbat_threshold = <4150>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm_name = "Basic";
		charger_configuration= <0>;

		/* common */
		battery_cv = <4350000>;
		max_charger_voltage = <6500000>;
		min_charger_voltage = <4600000>;

		/* sw jeita */
		/* enable_sw_jeita; */
		jeita_temp_above_t4_cv = <4240000>;
		jeita_temp_t3_to_t4_cv = <4240000>;
		jeita_temp_t2_to_t3_cv = <4340000>;
		jeita_temp_t1_to_t2_cv = <4240000>;
		jeita_temp_t0_to_t1_cv = <4040000>;
		jeita_temp_below_t0_cv = <4040000>;
		temp_t4_thres = <50>;
		temp_t4_thres_minus_x_degree = <47>;
		temp_t3_thres = <45>;
		temp_t3_thres_minus_x_degree = <39>;
		temp_t2_thres = <10>;
		temp_t2_thres_plus_x_degree = <16>;
		temp_t1_thres = <0>;
		temp_t1_thres_plus_x_degree = <6>;
		temp_t0_thres = <0>;
		temp_t0_thres_plus_x_degree = <0>;
		temp_neg_10_thres = <0>;

		/* battery temperature protection */
		enable_min_charge_temp;
		min_charge_temp = <0>;
		min_charge_temp_plus_x_degree = <6>;
		max_charge_temp = <50>;
		max_charge_temp_minus_x_degree = <47>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		charging_host_charger_current = <1500000>;

		/* dynamic mivr */
		enable_dynamic_mivr;
		min_charger_voltage_1 = <4400000>;
		min_charger_voltage_2 = <4200000>;
		max_dmivr_charger_current = <1800000>;

		/* fast charging algo support indicator */
		enable_fast_charging_indicator;
	};

	logstore: logstore {
		enabled = <1>;
		pmic_register = <0xa0d>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		performance: performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
				<0 0x0011bd30 0 0x120>;
			reg-names = "performance-domain0",
				"performance-domain1";
			#performance-domain-cells = <1>;
		};

		cpu_mcucfg: mcusys_ao_cfg@0c530000 {
			reg = <0 0x0c530000 0 0xb000>;
		};

		cpu_pll: mcusys_pll1u_top@1000c000 {
			reg = <0 0x1000c000 0 0x1000>;
		};

		cpuhvfs: cpuhvfs@00114400 {
			compatible = "mediatek,cpufreq-hybrid";
			reg = <0 0x00114400 0 0xC00>,
			<0 0x0011bc00 0 0x1400>,
			<0 0x00112800 0 0x1800>,
			<0 0x00114F40 0 0xc0>;
			reg-names = "USRAM", "CSRAM", "ESRAM";
			cslog-range = <0x03d0>, <0x0fa0>;
			tbl-off = <4>, <76>, <148>;

			/* pll mcucfg */
			mcucfg-ver = <0>;
			apmixedsys = <&cpu_pll>;
			clk-div-base = <&cpu_mcucfg>;
			pll-con = <0x20c>, <0x21c>, <0x23c>;
			clk-div = <0xa2a0>, <0xa2a4>, <0xa2e0>;

			/* regulator */
			proc1-supply = <&mt6319_6_vbuck4>; //L
			proc2-supply = <&mt6319_6_vbuck1>; //B
			proc3-supply = <&mt6319_6_vbuck4>; //DSU
			/* leakage info */
			nvmem-cells = <&lkginfo>;
			nvmem-cell-names = "lkginfo";
		};

		dfd_mcu: dfd_mcu@0c530000 {
			compatible = "mediatek,dfd_mcu";
			enabled = <1>;
			hw_version = <30>;
			sw_version = <1>;
			dfd_timeout = <0x190>;
			buf_length = <0x280000>;
			buf_addr_align = <0x1000000>;
			nr_max_core = <8>;
			nr_big_core = <2>;
			nr_rs_entry_little = <8>;
			nr_rs_entry_big = <0>;
			nr_header_row = <0>;
			chip_id_offset = <0x18>;
			check_pattern_offset = <0x0>;
			/* dfd_disable_efuse = <25 12>; */
			dfd_disable_efuse = <(-1) (-1)>;
			dfd_cache: dfd_cache {
				enabled = <0>;
				dfd_timeout = <0x1770>;
				buf_length = <0x2000000>;
				tap_en = <0x43ff>;
			};
		};

		lkg: lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		eas_info: eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* L, B, CCI */
			offs-thermal-limit = <0x1208 0x120c 0x1210>;
			offs-cap = <0xfa0>;
		};

		usb_meta: usb_meta {
			compatible = "mediatek,usb_meta";
			udc = <&ssusb>;
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3", "mediatek,mt6879-mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6368_vusb>;
			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_USB_SYS>,
				<&pericfg_ao_clk CLK_PERAOP_USB_XHCI>,
				<&pericfg_ao_clk CLK_PERAOP_USB_FRMCNT>;
			clock-names = "sys_ck",
				"host_ck",
				"frmcnt_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,hw-req-ctrl;
			mediatek,noise-still-tr;
			mediatek,usb3-drd;
			usb-role-switch;
			cdp-block;
			port {
				mtu3_drd_switch: endpoint@0 {
					remote-endpoint = <&usb_role>;
				};
			};

			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				status = "okay";
			};
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 166 262 294 */
			interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 667 IRQ_TYPE_LEVEL_HIGH 0>; /* new rxq1 irq: 571 667 699 */
			mediatek,dpmaif_ver = <3>;
			mediatek,dpmaif_cap = <0x00000004>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
					<&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
				    <&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M_CK>;
			clock-names = "infra-dpmaif-clk",
				    "infra-dpmaif-blk-clk",
				    "infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net_spd_ver = <6>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram_size = <512>;
			/* DTS/GIC_ID: CCIF0 250/282; CCIF0 251/283 */
			interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>;
			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		apccci_mdo1:md_power_o1 {
			compatible = "mediatek,md_power_o1", "syscon";
			reg = <0 0x1c001000 0 0x1000>;
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif_type = <6>;
			mediatek,md_id = <0>;
			mediatek,ap_plat_info = <6879>;
			mediatek,md_generation = <6298>;
			/* 0x44: epon offset; */
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset_epon_md1 = <0x44 0x06>;
			mediatek,cldma_capability = <14>;
			/* bit0:srcclkena|1:srclken_o1_on|2:revert_sequencer|3:md_pll_setting */
			mediatek,power_flow_config = <0x0e>;
			/* srclken_o1 set value |= 1<<21 */
			mediatek,srclken_o1 = <0x4000>;
			reg = <0 0x0d124000 0 0x2000>; /* l2sram base address */
			/* DTS/GIC_ID: MDWDT 259/291; CCIF0 250/282; CCIF0 251/283 */
			interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&topckgen_clk>;
			ccci_spmsleep = <&apccci_mdo1>;
		};

		md_auxadc:md_auxadc {
			compatible = "mediatek,md_auxadc";
			/* io-channels = <&auxadc 2>; */
			io-channel-names = "md-channel",
				"md-battery";
		};

		ccci_scp:ccci_scp {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /*AP_CCIF2_BASE*/
			      <0 0x1023d000 0 0x1000>; /*MD_CCIF2_BASE*/
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		mmqos_md {
			compatible = "mediatek,mmqos-md";
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};

		radio_md_cfg:radio_md_cfg {
			compatible = "mediatek,radio_md_cfg";
		};

		devapc@10207000 {
			compatible = "mediatek,mt6879-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* infra1 pd */
				<0 0x11020000 0 0x1000>, /* peri pd */
				<0 0x1c01c000 0 0x1000>, /* vlp pd */
				<0 0x1e019000 0 0x1000>, /* adsp pd */
				<0 0x1e826000 0 0x1000>, /* mminfra pd */
				<0 0x1eca4000 0 0x1000>, /* mmup pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1c018000 0 0x1000>, /* vlp ao */
				<0 0x1e01c000 0 0x1000>, /* adsp ao */
				<0 0x1e820000 0 0x1000>, /* mminfra ao */
				<0 0x1eca0000 0 0x1000>, /* mmup ao */
				<0 0x1020e000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH 0>, /* infra irq */
				<GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp irq */
				<GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 624 IRQ_TYPE_LEVEL_HIGH 0>; /* mmup irq */
		};

		md1_sim1_hot_plug_eint:MD1_SIM1_HOT_PLUG_EINT {
		};

		md1_sim2_hot_plug_eint:MD1_SIM2_HOT_PLUG_EINT {
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI0_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI1_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI2_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI3_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};


		spi4: spi4@11014000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI4_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI5_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI6_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6983-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SPI7_BCLK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		adspsys: adspsys@1e000000 {
			compatible = "mediatek,mt6879-adspsys";
			status = "okay";
			reg = <0 0x1e000000 0 0x6000>, /* CFG */
				<0 0x1e00b000 0 0x5000>, /* CFG 2 */
				<0 0x1e006000 0 0x100>, /* MBOX0 base */
				<0 0x1e006100 0 0x4>, /* MBOX0 set */
				<0 0x1e00610c 0 0x4>, /* MBOX0 clr */
				<0 0x1e007000 0 0x100>, /* MBOX1 base */
				<0 0x1e007100 0 0x4>, /* MBOX1 set */
				<0 0x1e00710c 0 0x4>, /* MBOX1 clr */
				<0 0x1e008000 0 0x100>, /* MBOX2 base */
				<0 0x1e008100 0 0x4>, /* MBOX2 set */
				<0 0x1e00810c 0 0x4>, /* MBOX2 clr */
				<0 0x1e009000 0 0x100>, /* MBOX3 base */
				<0 0x1e009100 0 0x4>, /* MBOX3 set */
				<0 0x1e00910c 0 0x4>; /* MBOX3 clr */
			reg-names = "cfg", "cfg2",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox3_base", "mbox3_set", "mbox3_clr";

			interrupts = <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX3 */
				<GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"debug_ctrl";
			#mbox-cells = <1>;

			power-domains = <&scpsys MT6879_POWER_DOMAIN_ADSP_TOP_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_ADSP_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_ADSPPLL>;
			clock-names = "clk_top_adsp_sel",
				"clk_top_clk26m",
				"clk_top_adsppll";

			core_num = <1>;    /* core number */
			adsp-rsv-ipidma-a = <0x200000>;
			adsp-rsv-ipidma-b = <0x0>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x0>;
			adsp-rsv-c2c = <0x0>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x0>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x0>;
			adsp-rsv-audio = <0x5c0000>;
		};

		adsp_core0: adsp_core0@1e020000 {
			compatible = "mediatek,mt6879-adsp_core_0";
			status = "okay";
			reg = <0 0x1e050000 0 0x9000>, /* ITCM */
				<0 0x1e020000 0 0x8000>; /* DTCM */
			system = <0 0x50000000 0 0x700000>;
			interrupts = <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 0>, /*channel 0*/
				<&adspsys 1>; /*channel 1*/
			feature_control_bits = <0xffffffff>;
		};

		eint: apirq@11e60000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x11e60000 0 0x1000>,
				<0 0x11ce0000 0 0x1000>,
				<0 0x11de0000 0 0x1000>,
				<0 0x1c01e000 0 0x1000>;
			reg-name = "eint-w", "eint-e", "eint-s", "eint-c";
			interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,total-pin-number = <237>;
			mediatek,instance-num = <4>;
			mediatek,pins = <0 0 0 0>,
					<1 0 1 0>,
					<2 0 2 0>,
					<3 0 3 0>,
					<4 0 4 0>,
					<5 0 5 0>,
					<6 0 6 0>,
					<7 0 7 0>,
					<8 0 8 0>,
					<9 0 9 0>,
					<10 0 10 0>,
					<11 0 11 0>,
					<12 0 12 0>,
					<13 2 0 1>,
					<14 2 1 1>,
					<15 2 2 1>,
					<16 2 3 1>,
					<17 2 4 1>,
					<18 2 5 1>,
					<19 2 6 1>,
					<20 2 7 1>,
					<21 2 8 1>,
					<22 2 9 1>,
					<23 1 0 1>,
					<24 1 1 1>,
					<25 1 2 1>,
					<26 1 3 1>,
					<27 1 4 1>,
					<28 1 5 1>,
					<29 1 6 1>,
					<30 2 10 1>,
					<31 2 11 1>,
					<32 2 12 1>,
					<33 2 13 1>,
					<34 2 14 1>,
					<35 2 15 1>,
					<36 1 7 1>,
					<37 1 8 1>,
					<38 1 9 1>,
					<39 1 10 1>,
					<40 1 11 1>,
					<41 1 12 1>,
					<42 1 13 1>,
					<43 1 14 1>,
					<44 1 15 1>,
					<45 1 16 0>,
					<46 1 17 0>,
					<47 1 18 0>,
					<48 0 13 0>,
					<49 0 14 0>,
					<50 0 15 0>,
					<51 0 16 0>,
					<52 0 17 0>,
					<53 1 19 0>,
					<54 1 20 0>,
					<55 0 18 0>,
					<56 0 19 0>,
					<57 0 20 0>,
					<58 0 21 0>,
					<59 1 21 0>,
					<60 1 22 0>,
					<61 1 23 0>,
					<62 1 24 0>,
					<63 0 22 0>,
					<64 0 23 0>,
					<65 0 24 0>,
					<66 0 25 0>,
					<67 0 26 0>,
					<68 0 27 0>,
					<69 0 28 0>,
					<70 0 29 0>,
					<71 0 30 0>,
					<72 0 31 0>,
					<73 0 32 0>,
					<74 0 33 0>,
					<75 0 34 0>,
					<76 0 35 0>,
					<77 0 36 0>,
					<78 0 37 0>,
					<79 1 25 0>,
					<80 1 26 0>,
					<81 1 27 0>,
					<82 1 28 0>,
					<83 0 38 0>,
					<84 1 29 0>,
					<85 1 30 0>,
					<86 1 31 0>,
					<87 1 32 0>,
					<88 1 33 0>,
					<89 1 34 0>,
					<90 1 35 0>,
					<91 1 36 0>,
					<92 1 37 0>,
					<93 1 38 0>,
					<94 1 39 0>,
					<95 1 40 0>,
					<96 0 39 0>,
					<97 0 40 0>,
					<98 2 16 0>,
					<99 1 41 0>,
					<100 1 42 0>,
					<101 1 43 0>,
					<102 1 44 0>,
					<103 1 45 0>,
					<104 1 46 0>,
					<105 0 41 0>,
					<106 2 17 0>,
					<107 2 18 0>,
					<108 2 19 0>,
					<109 2 20 0>,
					<110 2 21 0>,
					<111 2 22 0>,
					<112 2 23 0>,
					<113 2 24 0>,
					<114 2 25 0>,
					<115 2 26 0>,
					<116 2 27 0>,
					<117 2 28 0>,
					<118 2 29 0>,
					<119 2 30 0>,
					<120 2 31 0>,
					<121 2 32 0>,
					<122 2 33 0>,
					<123 2 34 0>,
					<124 2 35 0>,
					<125 2 36 0>,
					<126 2 37 0>,
					<127 2 38 0>,
					<128 2 39 0>,
					<217 3 0 0>,
					<218 3 1 0>,
					<219 3 2 0>,
					<220 3 3 0>,
					<221 3 4 0>,
					<222 3 5 0>,
					<223 3 6 0>,
					<224 3 7 0>,
					<225 3 8 0>,
					<226 3 9 0>,
					<227 3 10 0>,
					<228 3 11 0>,
					<229 3 12 0>,
					<230 3 13 0>,
					<231 3 14 0>,
					<232 3 15 0>,
					<233 3 16 0>,
					<234 3 17 0>,
					<235 3 18 0>,
					<236 3 19 0>;
		};

		u3phy: usb0-phy@11e40000 {
			compatible = "mediatek,generic-tphy-v2";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				#phy-cells = <1>;
				mediatek,eye-vrt = <5>;
				mediatek,eye-term = <5>;
				mediatek,rev4 = <1>;
				mediatek,rx_sqth = <5>;
				nvmem-cells = <&u2_phy_data>;
				nvmem-cell-names = "intr_cal";
				nvmem-cell-masks = <0x1f>;
			};

			u3port0: usb3-phy0@11e40700 {
				reg = <0 0x11e40700 0 0x900>,
				      <0 0x11203e00 0 0x0100>;
				#phy-cells = <1>;
				nvmem-cells = <&u3_phy_data>, <&u3_phy_data>,
					<&u3_phy_data>;
				nvmem-cell-names = "iext_intr_ctrl", "rx_impsel",
					"tx_impsel";
				nvmem-cell-masks = <0x3f0000 0x1f00 0x1f>;
			};
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11203e00>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11cb0000>;
			status = "disabled";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		usb_boost: usb_boost_manager {
			compatible = "mediatek,usb_boost";
			interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-bw";
			required-opps = <&dvfsrc_freq_opp0>;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0 0x11230000 0 0x10000>,
			      <0 0x11f50000 0 0x1000>;
			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH 0>;
			status = "disabled";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,common-mmc-v2";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11c00000 0 0x1000>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
				 <&pericfg_ao_clk CLK_PERAOP_MSDC1_HCLK>,
				 <&pericfg_ao_clk CLK_PERAOP_MSDC1>;
			clock-names = "source", "hclk", "source_cg";
			status = "disabled";
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6879-dramc",
				     "mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4_version = <1>;
			mr4_rg = <0x0090 0x0000ffff 0>;
			fmeter_version = <1>;
			crystal_freq = <52>;
			pll_id = <0x050c 0x00000100 8>;
			shu_lv = <0x050c 0x00030000 16>;
			shu_of = <0x900>;
			sdmpcw = <0x0904 0xffff0000 16>,
				 <0x0924 0xffff0000 16>;
			prediv = <0x0908 0x000c0000 18>,
				 <0x0928 0x000c0000 18>;
			posdiv = <0x0908 0x00000007 0>,
				 <0x0928 0x00000007 0>;
			ckdiv4 = <0x0ef4 0x00000004 2>,
				 <0x0ef4 0x00000004 2>;
			pll_md = <0x0944 0x00000100 8>,
				 <0x0944 0x00000100 8>;
			cldiv2 = <0x0f34 0x00000002 1>,
				 <0x0f34 0x00000002 1>;
			fbksel = <0x090c 0x00000040 6>,
				 <0x090c 0x00000040 6>;
			dqsopen = <0x0ef0 0x00100000 20>,
				 <0x0ef0 0x00100000 20>;
			dqopen = <0x0ef0 0x00200000 21>,
				 <0x0ef0 0x00200000 21>;
			ckdiv4_ca = <0x0e74 0x00000004 2>,
				 <0x0e74 0x00000004 2>;
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupt-parent = <&gic>;
			interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dsu-pmu-0 {
			compatible = "arm,dsu-pmu";
			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>;
			cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
				<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6877-emicen",
						"mediatek,common-emicen";
			reg = <0 0x10219000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,mt6877-emichn",
						"mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1026c000 0 0x1000>,
					<0 0x1026d000 0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,mt6983-emiisu",
					"mediatek,common-emiisu";
			ctrl_intf = <1>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,mt6983-emimpu";
			reg = <0 0x10226000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			mediatek,miukp-reg = <&miu_kp>;
			mediatek,miumpu-reg = <&miu_mpu>;
			interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH 0>;
			sr_cnt = <48>;
			aid_cnt = <256>;
			aid_num_per_set = <32>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear_hp = <0x1fc 0x40000000 1>;
			clear_md = <0x1fc 0x80000000 1>;
		};

		miu_kp: miu_kp@10350000 {
			compatible = "mediatek,common-miukp";
			reg = <0 0x10350000 0 0x1000>;
			dump = <0x200 0x204 0x208 0x20c 0x220 0x224 0x228 0x22c>;
			clear = <0x20 0x1 1>,
				<0x20 0x0 1>;
		};

		miu_mpu: miu_mpu@10352000 {
			compatible = "mediatek,common-miumpu";
			reg = <0 0x10352000 0 0x1000>;
			dump = <0x1c0 0x1c4 0x1c8 0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e4 0x1e8
				0x3c0 0x3c4 0x3c8 0x3cc 0x3d0 0x3d4 0x3d8 0x3dc 0x3e4 0x3e8>;
			clear = <0x1c0 0x1 1>,
				<0x1c0 0x0 1>,
				<0x3c0 0x1 1>,
				<0x3c0 0x0 1>;
		};

		gps: gps@18c00000 {
			compatible = "mediatek,mt6879-gps";
			reg = <0 0x18000000 0 0x100000>,
			      <0 0x18c00000 0 0x100000>,
			      <0 0x1c000000 0 0x4>,
			      <0 0x1c805028 0 0x4>,
			      <0 0x1c805030 0 0x4>,
			      <0 0x1c8050cc 0 0x28>;
			reg-names = "conn_infra_base", "conn_gps_base",
				"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel",
				"tia2_gps_debug";
			interrupts = <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 521 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 523 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 524 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-connac-ver = <2>;
			emi-addr = <0>;
			emi-size = <0x100000>;
			emi-alignment = <0x100000>;
			emi-max-addr = <0x80000000>;
			b13b14-status-addr = <0x1c000008>;
		};

		watchdog: watchdog@1c007000 {
			compatible = "mediatek,mt6879-wdt",
				"mediatek,mt6589-wdt",
				"syscon", "simple-mfd";
			reg = <0 0x1c007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		masp: masp@1c009000 {
			compatible = "mediatek,masp";
			reg = <0 0x1c009000 0 0x1000>;
			interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		systimer: systimer@1c011000 {
			compatible = "mediatek,mt6879-timer",
				"mediatek,mt6765-timer";
			reg = <0 0x1c011000 0 0x1000>;
			interrupts = <GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		sspm: sspm@1C340000 {
			compatible = "mediatek,sspm";
			reg = <0 0x1c300000 0 0x30000>,
				<0 0x1c340000 0 0x10000>,
				<0 0x1c380000 0 0x80>;

			reg-names = "sspm_base",
					"cfgreg",
					"mbox_share";

			interrupts = <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc";
			interconnects = <&scmi_tinysys 0>;
			sspm_res_ram_start = <0x0>;
			sspm_res_ram_size = <0x110000>; /* 1M + 64K */
		};

		teeperf {
			compatible = "mediatek,teeperf";
			cpu-type = <2>; /* 1: CPU_V9_TYPE, 2: CPU_V8_TYPE */
			cpu-map = <2>; /* 1: CPU_4_3_1_MAP, 2: CPU_6_2_MAP */
		};

		/* Trustonic Mobicore SW IRQ number 149 = 32 + 117 */
		mobicore: mobicore {
			compatible = "trustonic,mobicore";
			interrupts = <GIC_SPI 117 IRQ_TYPE_EDGE_RISING 0>;
		};

		/* Microtrust SW IRQ number 119(151 - 32) ~ 120(152 - 32) */
		utos: utos {
			compatible = "microtrust,utos";
			interrupts = <GIC_SPI 119 IRQ_TYPE_EDGE_RISING 0>;
		};

		utos_tester {
			compatible = "microtrust,tester-v1";
		};

		ssram1@1C350000 {
			compatible = "mmio-sram_1";
			reg = <0x0 0x1C350000 0x0 0x80>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x1C350000 0x80>;

			scmi_tx_shmem: tiny_mbox@0 {
				compatible = "arm,scmi-tx-shmem";
				reg = <0x0 0x80>;
			};

			ktf_clkmgr_reserved: ktf_clkmgr_mem_region@50000000 {
			reg = <0 0x50000000 0 0x1000>;
			alignment = <0 0x1000>;
			no-map;
		  };
		};

		ssram2@1C360000 {
			compatible = "mmio-sram_2";
			reg = <0x0 0x1C360000 0x0 0x80>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x1C360000 0x80>;

			scmi_rx_shmem: tiny_mbox@1 {
				compatible = "arm,scmi-rx-shmem";
				reg = <0x0 0x80>;
			};
		};

		tinysys_mbox: tinysys_mbox@1C351000 {
			compatible = "mediatek,tinysys_mbox";
			reg = <0 0x1C351000 0 0x1000>,
				  <0 0x1C361000 0 0x1000>;
			/* for profiling */
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <1>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		security_ao@1c00b000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1c00b000 0 0x1000>;
		};

		mtk_leds: mtk_leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <255>;
				max-hw-brightness = <2047>;
			};
		};

		apdma: dma-controller@11300900 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0 0x11300900 0 0x80>,
				<0 0x11300980 0 0x80>,
				<0 0x11300a00 0 0x80>,
				<0 0x11300a80 0 0x80>;
			interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_APDMA>;
			clock-names = "apdma";
			dma-requests = <4>;
			#dma-cells = <1>;
		};

		apuart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0
					&apdma 1>;
			dma-names = "tx", "rx";
		};

		apuart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2
					&apdma 3>;
			dma-names = "tx", "rx";
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK1>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK2>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK3>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FBCLK4>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_HCLK>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_BCLK>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <12>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <20>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <18>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <16>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <14>;
			/* 4. pwm clock all on off wa support */
			mediatek,pwm-clk-all-on-off;
			/* 5. pwm version */
			mediatek,pwm-version = <0x2>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		pwm_vlp@1c016000 {
			compatible = "mediatek,pwm_vlp";
			reg = <0 0x1c016000 0 0x1000>;
			interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&vlp_cksys_clk CLK_VLP_CK_PWM_VLP_SEL>;
			clock-names = "PWM1-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x14>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <24>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <24>;

			pwmsrcclk = <&vlp_cksys_clk>;
		};

		irtx_pwm:irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			pwm_ch = <1>;
			pwm_data_invert = <0>;
			pwm-supply = "mt6368_vio28";
		};

		scp: scp@1c700000 {
			compatible = "mediatek,scp";
			status = "okay";
			reg = <0 0x1c400000 0 0x100000>, /* tcm */
			      <0 0x1c724000 0 0x1000>, /* cfg */
			      <0 0x1c721000 0 0x1000>, /* clk*/
			      <0 0x1c730000 0 0x2000>, /* cfg core0 */
			      <0 0x1c740000 0 0x1000>, /* cfg core1 */
			      <0 0x1c752000 0 0x1000>, /* bus tracker */
			      <0 0x1c760000 0 0x40000>, /* llc */
			      <0 0x1c7a5000 0 0x4>, /* cfg_sec */
			      <0 0x1c7fb000 0 0x100>, /* mbox0 base */
			      <0 0x1c7fb100 0 0x4>, /* mbox0 set */
			      <0 0x1c7fb10c 0 0x4>, /* mbox0 clr */
			      <0 0x1c7a5020 0 0x4>, /* mbox0 init */
			      <0 0x1c7fc000 0 0x100>, /* mbox1 base */
			      <0 0x1c7fc100 0 0x4>, /* mbox1 set */
			      <0 0x1c7fc10c 0 0x4>, /* mbox1 clr */
			      <0 0x1c7a5024 0 0x4>, /* mbox1 init */
			      <0 0x1c7fd000 0 0x100>, /* mbox2 base */
			      <0 0x1c7fd100 0 0x4>, /* mbox2 set */
			      <0 0x1c7fd10c 0 0x4>, /* mbox2 clr */
			      <0 0x1c7a5028 0 0x4>, /* mbox2 init */
			      <0 0x1c7fe000 0 0x100>, /* mbox3 base */
			      <0 0x1c7fe100 0 0x4>, /* mbox3 set */
			      <0 0x1c7fe10c 0 0x4>, /* mbox3 clr */
			      <0 0x1c7a502c 0 0x4>, /* mbox3 init */
			      <0 0x1c7ff000 0 0x100>, /* mbox4 base */
			      <0 0x1c7ff100 0 0x4>, /* mbox4 set */
			      <0 0x1c7ff10c 0 0x4>, /* mbox4 clr */
			      <0 0x1c7a5030 0 0x4>; /* mbox4 init */

			reg-names = "scp_sram_base",
				    "scp_cfgreg",
				    "scp_clkreg",
				    "scp_cfgreg_core0",
				    "scp_cfgreg_core1",
				    "scp_bus_tracker",
				    "scp_l1creg",
				    "scp_cfgreg_sec",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_init",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_init",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_init",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_init",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_init";

			interrupts = <GIC_SPI 569 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 570 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 571 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 572 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 573 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 574 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 575 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc0",
					  "ipc1",
					  "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4";

			core_0 = "enable";
			scp_hwvoter = "enable";
			scp_sramSize = <0x00100000>;
			core_nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			mbox_count = <5>;
			/* id, mbox, send_size*/
			send_table =
			< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
			<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
			<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
			<16 0  1>,/* IPI_OUT_TEST_1 */
			//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
			<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
			<18 1  2>,/* IPI_OUT_SCPCTL_1 */
			< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
			< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
			< 6 2  1>,/* IPI_OUT_TEST_0 */
			//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
			<33 2 16>,/* IPI_OUT_SCP_CONNSYS */
			< 3 3  2>,/* IPI_OUT_APCCCI_0 */
			<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
			<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
			<29 4 16>,/* IPI_OUT_SENSOR_CTRL */
			<31 4  7>;/* IPI_OUT_SENSOR_NOTIFY */

			/* id, mbox, recv_size, recv_opt */
			recv_table =
			< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
			< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
			<36 0  1 0>,/* IPI_IN_AUDIO_ACDDET_1 */
			<15 0  1 1>,/* IPI_OUT_C_SLEEP_1 */
			//<25 0  6 0>,/* IPI_IN_SCP_MPOOL_1 */
			<20 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
			<21 1  6 0>,/* IPI_IN_LOGGER_CTRL */
			<22 1  1 0>,/* IPI_IN_SCP_READY_1 */
			< 5 2  1 1>,/* IPI_OUT_C_SLEEP_0 */
			< 8 2 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
			//<12 2  6 0>,/* IPI_IN_SCP_MPOOL_0 */
			<34 2 16 0>,/* IPI_IN_SCP_CONNSYS */
			< 7 3  2 0>,/* IPI_IN_APCCCI_0 */
			<28 3  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
			<27 3  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
			<35 3  4 1>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
			<30 4  2 0>,/* IPI_IN_SENSOR_CTRL */
			<32 4  7 0>;/* IPI_IN_SENSOR_NOTIFY */

			//legacy_table =<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
			//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
			//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
			//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
			//		<6>, /* out_size */
			//		<6>; /* in_size */

			/* feature, frequecy, coreid */
			scp_feature_tbl = < 0   5 1>,	/* vow */
					  < 1 350 0>,	/* sensor */
					  < 2  26 0>,	/* flp */
					  < 3   0 0>,	/* rtos */
					  < 4 200 1>,	/* speaker */
					  < 5   0 0>,	/* vcore */
					  < 6 135 1>,	/* barge in */
					  < 7  10 1>,	/* vow dump */
					  < 8  80 1>,	/* vow vendor M */
					  < 9  43 1>,	/* vow vendor A */
					  <10  22 1>,	/* vow vendor G */
					  <11  20 1>,	/* vow dual mic */
					  <12 100 1>,	/* vow dual mic barge in */
					  <13 200 0>;	/* ultrasound */

			secure_dump = "enable";	/* enable dump via secure world */
			secure_dump_size = <0x280000>;

			scp_mem_key = "mediatek,reserve-memory-scp_share";
			/* feature ID, size, alignment */
			scp_mem_tbl = < 0 0x0      0x0>, /* secure dump,*/
							 /* its size is in secure_dump_size */
				      < 1 0x4A700  0x0>, /* vow */
				      < 2 0x100000 0x0>, /* sensor main*/
				      < 3 0x180000 0x0>, /* logger */
				      < 4 0x19000  0x0>, /* audio */
				      < 5 0xA000   0x0>, /* vow bargein */
				      < 7 0x19000  0x0>, /* ultrasound*/
				      < 8 0x10000  0x0>, /* sensor supper*/
				      < 9 0x1000   0x0>, /* sensor list */
				      <10 0x2000   0x0>, /* sensor debug */
				      <11 0x100    0x0>, /* sensor custom writer */
				      <12 0x100    0x0>; /* sensor custom reader */

			memorydump = <0x100000>, /* l2tcm */
				     <0x03c000>, /* l1c */
				     <0x003c00>, /* regdump */
				     <0x000400>, /* trace buffer */
				     <0x100000>; /* dram */
		};

		scp_clk_ctrl: scp_clk_ctrl@1C721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			reg = <0 0x1C721000 0 0x1000>; /* clk*/
		};

		scp_gpio: scp_gpio@10005000 {
			compatible = "mediatek,scp_gpio", "syscon";
			reg = <0 0x10005000 0 0x1000>;
		};

		scp_dvfs {
			compatible = "mediatek,scp_dvfs";
			clocks = <&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D3>,
				<&topckgen_clk CLK_TOP_MAINPLL_D3>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_MAINPLL_D7>,
				<&topckgen_clk CLK_TOP_OSC_D10>;

			clock-names = "clk_mux",
				"clk_pll_0",
				"clk_pll_1", /* 624M */
				"clk_pll_2",
				"clk_pll_3",
				"clk_pll_4",
				"clk_pll_5",
				"clk_pll_6",
				"clk_pll_7",
				"clk_pll_8";

			scp-cores = <1>;
			vlp-support;
			vlpck-support;
			vlpck-bypass-phase1;

			dvfs-opp =
			/* vlp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
			< 750000	750000	0xff		0xfff		100  0	0x0>,
			< 750000	750000	0xff		0xfff		133  0	0x0>,
			< 750000	750000	0xff		0xfff		200  0	0x0>,
			< 750000	750000	0xff		0xfff		400  0	0x0>,
			< 750000	750000	0xff		0xfff		624  1	0x3>;

			gpio-base = <&scp_gpio>;
			gpio-vreq-mode = <1>;
			gpio-vreq = <0x450 0x7 28>;

			do-ulposc-cali;
			fmeter_clksys = <&vlp_cksys_clk>;
			ulposc_clksys = <&vlp_cksys_clk>;
			scp_clk_ctrl = <&scp_clk_ctrl>;
			scp-clk-hw-ver = "v1";
			ulposc-cali-ver = "v2";
			ulposc-cali-num = <1>;
			ulposc-cali-target = <400>;
			ulposc-cali-config =
				/* con0		con1	con2 */
				<0x005ea940	0x2900	0x41>;
			clk-dbg-ver = "v2";
			ccf-fmeter-support;
		};

		fm: fm@18000000 {
			compatible = "mediatek,fm";
			family-id = <0x6983>;
			host-id = <0x6879>;
			conn-id = <0x0205>;
			interrupts = <GIC_SPI 666 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		gpu_protected_memory_allocator: protected-memory-allocator {
			compatible = "arm,protected-memory-allocator";
			reg = <0 0x13c40000 0 0x22000>;
			reg-names = "gpueb_base";
			gpr_offset = <0x1FD1C>;
			gpr_id = <6>;
			gmpu_table_size = <0x00400000>;
			protected_reserve_size = <0x1000000>;
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x480000>;
			interrupts =
				<GIC_SPI 503 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 505 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 506 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"GPU",
				"MMU",
				"JOB",
				"EVENT";
			operating-points-v2 = <&gpu_mali_opp>;
			protected-memory-allocator = <&gpu_protected_memory_allocator>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <1000000000>;
				opp-microvolt = <800000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <986000000>;
				opp-microvolt = <793750>;
			};
			opp02 {
				opp-hz = /bits/ 64 <972000000>;
				opp-microvolt = <787500>;
			};
			opp03 {
				opp-hz = /bits/ 64 <958000000>;
				opp-microvolt = <781250>;
			};
			opp04 {
				opp-hz = /bits/ 64 <945000000>;
				opp-microvolt = <775000>;
			};
			opp05 {
				opp-hz = /bits/ 64 <931000000>;
				opp-microvolt = <768750>;
			};
			opp06 {
				opp-hz = /bits/ 64 <917000000>;
				opp-microvolt = <762500>;
			};
			opp07 {
				opp-hz = /bits/ 64 <903000000>;
				opp-microvolt = <756250>;
			};
			opp08 {
				opp-hz = /bits/ 64 <890000000>;
				opp-microvolt = <750000>;
			};
			opp09 {
				opp-hz = /bits/ 64 <876000000>;
				opp-microvolt = <743750>;
			};
			opp10 {
				opp-hz = /bits/ 64 <862000000>;
				opp-microvolt = <737500>;
			};
			opp11 {
				opp-hz = /bits/ 64 <848000000>;
				opp-microvolt = <731250>;
			};
			opp12 {
				opp-hz = /bits/ 64 <835000000>;
				opp-microvolt = <725000>;
			};
			opp13 {
				opp-hz = /bits/ 64 <821000000>;
				opp-microvolt = <718750>;
			};
			opp14 {
				opp-hz = /bits/ 64 <807000000>;
				opp-microvolt = <712500>;
			};
			opp15 {
				opp-hz = /bits/ 64 <793000000>;
				opp-microvolt = <706250>;
			};
			opp16 {
				opp-hz = /bits/ 64 <780000000>;
				opp-microvolt = <700000>;
			};
			opp17 {
				opp-hz = /bits/ 64 <766000000>;
				opp-microvolt = <693750>;
			};
			opp18 {
				opp-hz = /bits/ 64 <752000000>;
				opp-microvolt = <687500>;
			};
			opp19 {
				opp-hz = /bits/ 64 <738000000>;
				opp-microvolt = <681250>;
			};
			opp20 {
				opp-hz = /bits/ 64 <725000000>;
				opp-microvolt = <675000>;
			};
			opp21 {
				opp-hz = /bits/ 64 <711000000>;
				opp-microvolt = <668750>;
			};
			opp22 {
				opp-hz = /bits/ 64 <697000000>;
				opp-microvolt = <662500>;
			};
			opp23 {
				opp-hz = /bits/ 64 <683000000>;
				opp-microvolt = <656250>;
			};
			opp24 {
				opp-hz = /bits/ 64 <670000000>;
				opp-microvolt = <650000>;
			};
			opp25 {
				opp-hz = /bits/ 64 <652000000>;
				opp-microvolt = <643750>;
			};
			opp26 {
				opp-hz = /bits/ 64 <634000000>;
				opp-microvolt = <637500>;
			};
			opp27 {
				opp-hz = /bits/ 64 <616000000>;
				opp-microvolt = <631250>;
			};
			opp28 {
				opp-hz = /bits/ 64 <598000000>;
				opp-microvolt = <625000>;
			};
			opp29 {
				opp-hz = /bits/ 64 <580000000>;
				opp-microvolt = <618750>;
			};
			opp30 {
				opp-hz = /bits/ 64 <563000000>;
				opp-microvolt = <612500>;
			};
			opp31 {
				opp-hz = /bits/ 64 <545000000>;
				opp-microvolt = <606250>;
			};
			opp32 {
				opp-hz = /bits/ 64 <527000000>;
				opp-microvolt = <600000>;
			};
			opp33 {
				opp-hz = /bits/ 64 <509000000>;
				opp-microvolt = <593750>;
			};
			opp34 {
				opp-hz = /bits/ 64 <491000000>;
				opp-microvolt = <587500>;
			};
			opp35 {
				opp-hz = /bits/ 64 <474000000>;
				opp-microvolt = <581250>;
			};
			opp36 {
				opp-hz = /bits/ 64 <456000000>;
				opp-microvolt = <575000>;
			};
			opp37 {
				opp-hz = /bits/ 64 <438000000>;
				opp-microvolt = <568750>;
			};
			opp38 {
				opp-hz = /bits/ 64 <420000000>;
				opp-microvolt = <562500>;
			};
			opp39 {
				opp-hz = /bits/ 64 <402000000>;
				opp-microvolt = <556250>;
			};
			opp40 {
				opp-hz = /bits/ 64 <385000000>;
				opp-microvolt = <550000>;
			};
		};

		gpu_fdvfs@00112400 {
			compatible = "mediatek,gpu_fdvfs";
			reg = <0 0x112400 0 0x400>;
			fdvfs-policy-support = <0>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			gpueb-logger-support = <0>;
			mbox_count = <1>;
			mbox_size = <160>; /* slots */
			slot_size = <4>;   /* bytes */
			ts_mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send_table =
				<0 0 4>,
				<1 0 8>,
				<2 0 3>,
				<3 0 3>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>;
			send_name_table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS";

			/* id, mbox, recv_size, recv_opt */
			recv_table =
				<0 0 4 0>,
				<1 0 8 1>,
				<2 0 1 0>,
				<3 0 1 0>,
				<4 0 1 1>,
				<5 0 4 1>,
				<6 0 1 1>,
				<7 0 6 1>;
			recv_name_table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS";

			reg = <0 0x13c40000 0 0x22000>,
				<0 0x13c5fd80 0 0x280>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv";

			interrupts = <GIC_SPI 507 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb_mem_table =
				<0 0x1000>,   /* 4KB */
				<1 0x180000>; /* 1.5MB */

			gpueb_mem_name_table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */
		};

		gpufreq: gpufreq {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fa0000 0 0x10000>, /* MFG_PLL */
				<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG (G3D_CONFIG) */
				<0 0x13f90000 0 0x10000>, /* MFG_RPC */
				<0 0x1c001000 0 0x1000>,  /* SLEEP */
				<0 0x10000000 0 0x1000>,  /* TOPCKGEN */
				<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG_REG */
				<0 0x1021e000 0 0x1000>,  /* STH_EMICFG_REG */
				<0 0x10270000 0 0x1000>,  /* NTH_EMICFG_AO_MEM_REG */
				<0 0x1030e000 0 0x1000>,  /* STH_EMICFG_AO_MEM_REG */
				<0 0x10001000 0 0x1000>,  /* INFRACFG_AO */
				<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
				<0 0x10042000 0 0x1000>,  /* NTH_EMI_AO_DEBUG_CTRL */
				<0 0x11f10000 0 0x1000>,  /* EFUSE */
				<0 0x13fb9c00 0 0x100>,   /* MFG_CPE_CONTROL */
				<0 0x13fb6000 0 0x1000>,  /* MFG_CPE_SENSOR */
				<0 0x10270000 0 0x1000>;  /* INFRACFG_AO_MEM_BASE */
			reg-names =
				"mfg_pll",
				"mfg_top_config",
				"mfg_rpc",
				"sleep",
				"topckgen",
				"nth_emicfg_reg",
				"sth_emicfg_reg",
				"nth_emicfg_ao_mem_reg",
				"sth_emicfg_ao_mem_reg",
				"infracfg_ao",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"nth_emi_ao_debug_ctrl",
				"efuse",
				"mfg_cpe_control",
				"mfg_cpe_sensor",
				"infra_ao_mem";
			power-domains =
				<&scpsys MT6879_POWER_DOMAIN_MFG1>,
				<&scpsys MT6879_POWER_DOMAIN_MFG2>,
				<&scpsys MT6879_POWER_DOMAIN_MFG3>,
				<&scpsys MT6879_POWER_DOMAIN_MFG4>,
				<&scpsys MT6879_POWER_DOMAIN_MFG5>;
			power-domain-names =
				"pd_mfg1",
				"pd_mfg2",
				"pd_mfg3",
				"pd_mfg4",
				"pd_mfg5";
			// _vcore-supply = <&mt6363_vbuck2>;
			_vgpu-supply = <&mt6368_vbuck2>;
			_vsram-supply = <&mt6363_vbuck4>;
			gpufreq_wrapper-supply = <&gpufreq_wrapper>;
			fhctl-supply = <&fhctl>;
		};

		gpufreq_wrapper: gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			gpufreq-version = <2>;
			dual-buck = <0>;
			gpueb-support = <1>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		mfg_pll_ctrl_clk: syscon@13fa0000 {
			compatible = "mediatek,mt6879-mfg_pll_ctrl", "syscon";
			reg = <0 0x13fa0000 0 0x1000>;
			#clock-cells = <1>;
		};

		mfg_top_config_clk: syscon@13fbf000 {
			compatible = "mediatek,mt6879-mfg", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		dispsys_config_clk: syscon@14000000 {
			compatible = "mediatek,mt6879-dispsys", "syscon";
			reg = <0 0x14000000 0 0x1000>;
			hw-voter-regmap = <&hwv>;
			#clock-cells = <1>;
		};

		opp_table_disp: opp-table-disp {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <208000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <594000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mminfra: opp-table-mminfra {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_venc: opp-table-venc {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <250000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_vdec: opp-table-vdec {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <218000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mdp: opp-table-mdp {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <229000000>;
				opp-microvolt = <550000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <344000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <436000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <594000000>;
				opp-microvolt = <725000>;
			};
		};

		mminfra-debug@0x1e827000 {
			compatible = "mediatek,mminfra-debug";
			reg = <0 0x1e827000 0 0x80>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
			mminfra-bkrs = <1>;
			init-clk-on;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "clk0", "clk1", "clk2", "clk3";
		};

		ktf-mmdvfs-test {
			compatible = "mediatek,ktf-mmdvfs-test";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB12_PORT4)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "disp_ovl0_0",
						"disp_ovl0_2L_0",
						"me_rdma";
		};

		mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			disp-dev = <&dispsys_config>;
			force-step0 = <1>;
			release-step0 = <1>;
		};

		mmdvfs {
			compatible = "mediatek,mmdvfs";
			operating-points-v2 = <&opp_table_disp>;
			mediatek,support_mux = "disp", "mminfra",
				"venc", "vdec", "mdp";
			mediatek,mux_disp = "TOP_UNIVPLL_D6_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_MAINPLL_D5",
				"TOP_TVDPLL";
			mediatek,mux_mminfra = "TOP_MAINPLL_D5_D2",
				"TOP_MAINPLL_D4_D2", "TOP_MAINPLL_D5",
				"TOP_UNIVPLL_D4";
			mediatek,mux_venc = "TOP_UNIVPLL_D5_D2",
				"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
				"TOP_UNIVPLL_D4";
			mediatek,mux_vdec = "TOP_MAINPLL_D5_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_MAINPLL_D4";
			mediatek,mux_mdp = "TOP_MMPLL_D6_D2",
				"TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5",
				"TOP_TVDPLL";

			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			_vcore-supply = <&mt6363_vbuck2>;

			clocks = <&topckgen_clk CLK_TOP_DISP0_SEL>,	/* 0 */
				<&topckgen_clk CLK_TOP_MMINFRA_SEL>,	/* 1 */
				<&topckgen_clk CLK_TOP_VENC_SEL>,	/* 2 */
				<&topckgen_clk CLK_TOP_VDEC_SEL>,	/* 3 */
				<&topckgen_clk CLK_TOP_MDP0_SEL>,	/* 4 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,	/* 7 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,	/* 8 */
				<&topckgen_clk CLK_TOP_MAINPLL_D5>,	/* 9 */
				<&topckgen_clk CLK_TOP_TVDPLL>,	/* 10 */
				<&topckgen_clk CLK_TOP_MMPLL_D6_D2>,	/* 11 */
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,	/* 15 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D4>,	/* 16 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D5_D2>,	/* 17 */
				<&topckgen_clk CLK_TOP_MAINPLL_D6>,	/* 18 */
				<&topckgen_clk CLK_TOP_MMPLL_D6>,	/* 19 */
				<&topckgen_clk CLK_TOP_MAINPLL_D5_D2>,	/* 20 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,	/* 20 */
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_MMPLL_D4_D2>;
			clock-names = "disp",	/* 0 */
				"mminfra",	/* 2 */
				"venc",	/* 3 */
				"vdec",	/* 4 */
				"mdp",	/* 5 */
				"TOP_UNIVPLL_D6_D2",	/* 7 */
				"TOP_UNIVPLL_D4_D2",	/* 8 */
				"TOP_MAINPLL_D5",	/* 9 */
				"TOP_TVDPLL",	/* 10 */
				"TOP_MMPLL_D6_D2",	/* 11 */
				"TOP_MAINPLL_D4_D2",	/* 15 */
				"TOP_UNIVPLL_D4",	/* 16 */
				"TOP_UNIVPLL_D5_D2",	/* 17 */
				"TOP_MAINPLL_D6",	/* 18 */
				"TOP_MMPLL_D6",	/* 19 */
				"TOP_MAINPLL_D5_D2",	/* 20 */
				"TOP_UNIVPLL_D6",	/* 20 */
				"TOP_MAINPLL_D4",
				"TOP_MMPLL_D4_D2";
		};

		imgsys_main_clk: syscon@15000000 {
			compatible = "mediatek,mt6879-imgsys_main", "syscon";
			reg = <0 0x15000000 0 0x1000>;
			#clock-cells = <1>;
		};

		dip_top_dip1_clk: syscon@15110000 {
			compatible = "mediatek,mt6879-dip_top_dip1", "syscon";
			reg = <0 0x15110000 0 0x1000>;
			#clock-cells = <1>;
		};

		dip_nr_dip1_clk: syscon@15130000 {
			compatible = "mediatek,mt6879-dip_nr_dip1", "syscon";
			reg = <0 0x15130000 0 0x1000>;
			#clock-cells = <1>;
		};

		wpe1_dip1_clk: syscon@15220000 {
			compatible = "mediatek,mt6879-wpe1_dip1", "syscon";
			reg = <0 0x15220000 0 0x1000>;
			#clock-cells = <1>;
		};

		ipesys_clk: syscon@15330000 {
			compatible = "mediatek,mt6879-ipesys", "syscon";
			reg = <0 0x15330000 0 0x1000>;
			#clock-cells = <1>;
		};

	dvs: dvs@15300000 {
			compatible = "mediatek,dvs";
			reg = <0 0x15300000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			mediatek,larb = <&smi_larb12>;
			iommus =  <&disp_iommu M4U_LARB12_PORT6>,
			<&disp_iommu M4U_LARB12_PORT7>,
			<&disp_iommu M4U_LARB12_PORT8>,
			<&disp_iommu M4U_LARB12_PORT9>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_IPE>;
			dvs_done_async_shot	= <CMDQ_EVENT_IMG_IMGSYS_IPE_DVS_DONE>;
			clocks =
			<&imgsys_main_clk CLK_IMG_VCORE_GALS>,
			<&imgsys_main_clk CLK_IMG_GALS>,
			<&imgsys_main_clk CLK_IMG_IPE_DUMMY>,
			<&ipesys_clk CLK_IPE_DPE>,
			<&ipesys_clk CLK_IPESYS_TOP>,
			<&ipesys_clk CLK_IPE_SMI_LARB12>;
			clock-names =
					"VCORE_GALS",
					"MAIN_GALS",
					"IMG_IPE",
					"IPE_DPE",
					"IPE_TOP",
					"IPE_SMI_LARB12";
		};

	dvp: dvp@15300800 {
			compatible = "mediatek,dvp";
			reg = <0 0x15300800 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			mediatek,larb = <&smi_larb12>;
			iommus =  <&disp_iommu M4U_LARB12_PORT6>,
			<&disp_iommu M4U_LARB12_PORT7>,
			<&disp_iommu M4U_LARB12_PORT8>,
			<&disp_iommu M4U_LARB12_PORT9>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_IPE>;
			dvp_done_async_shot = <CMDQ_EVENT_IMG_IMGSYS_IPE_DVP_DONE>;
			clocks =
			<&imgsys_main_clk CLK_IMG_VCORE_GALS>,
			<&imgsys_main_clk CLK_IMG_GALS>,
			<&imgsys_main_clk CLK_IMG_IPE_DUMMY>,
			<&ipesys_clk CLK_IPE_DPE>,
			<&ipesys_clk CLK_IPESYS_TOP>,
			<&ipesys_clk CLK_IPE_SMI_LARB12>;
			clock-names =
					"VCORE_GALS",
					"MAIN_GALS",
					"IMG_IPE",
					"IPE_DPE",
					"IPE_TOP",
					"IPE_SMI_LARB12";
		};

		aie: aie@15310000 {
			compatible = "mediatek,mt8195-aie", "mediatek,aie-hw3.0";
			reg = <0 0x15310000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_2>,
				 <&gce_m_sec 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
			fdvt_frame_done = <CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE>;
			sw_sync_token_tzmp_aie_wait = <CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT>;
			sw_sync_token_tzmp_aie_set = <CMDQ_SYNC_TOKEN_TZMP_AIE_SET>;
			mediatek,larb = <&smi_larb12>;
			mediatek,imgsys_fw = <&imgsys_fw>;
			iommus = <&disp_iommu M4U_LARB12_PORT0>,
				<&disp_iommu M4U_LARB12_PORT1>,
				<&disp_iommu M4U_LARB12_PORT2>,
				<&disp_iommu M4U_LARB12_PORT3>;
			clocks = <&imgsys_main_clk CLK_IMG_VCORE_GALS>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_IPE_DUMMY>,
				<&ipesys_clk CLK_IPE_FDVT>,
				<&ipesys_clk CLK_IPESYS_TOP>,
				<&ipesys_clk CLK_IPE_SMI_LARB12>;
			clock-names = "VCORE_GALS",
				"MAIN_GALS",
				"IMG_IPE",
				"IPE_FDVT",
				"IPE_TOP",
				"IPE_SMI_LARB12";
		};

		wpe2_dip1_clk: syscon@15520000 {
			compatible = "mediatek,mt6879-wpe2_dip1", "syscon";
			reg = <0 0x15520000 0 0x1000>;
			#clock-cells = <1>;
		};

		wpe3_dip1_clk: syscon@15620000 {
			compatible = "mediatek,mt6879-wpe3_dip1", "syscon";
			reg = <0 0x15620000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdec_gcon_base_clk: syscon@1602f000 {
			compatible = "mediatek,mt6879-vdec_gcon_base", "syscon";
			reg = <0 0x1602f000 0 0x1000>;
			hw-voter-regmap = <&hwv>;
			#clock-cells = <1>;
		};

		venc_gcon_clk: syscon@17000000 {
			compatible = "mediatek,mt6879-vencsys", "syscon";
			reg = <0 0x17000000 0 0x1000>;
			hw-voter-regmap = <&hwv>;
			#clock-cells = <1>;
		};

		apu_pll_ctrl_clk: syscon@190f3000 {
			compatible = "mediatek,mt6879-apu_pll_ctrl", "syscon";
			reg = <0 0x190f3000 0 0x1000>;
			#clock-cells = <1>;
		};

		scpsys: power-controller@1C001000 {
			compatible = "mediatek,mt6879-scpsys", "syscon";
			reg = <0 0x1C001000 0 0x1000>;
			#power-domain-cells = <1>;
			clocks = <&topckgen_clk CLK_TOP_ADSP_SEL>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
				<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
				<&topckgen_clk CLK_TOP_DISP0_SEL>,
				<&topckgen_clk CLK_TOP_MDP0_SEL>,
				<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
				<&topckgen_clk CLK_TOP_MMUP_SEL>,
				<&topckgen_clk CLK_TOP_IMG1_SEL>,
				<&topckgen_clk CLK_TOP_IPE_SEL>,
				<&topckgen_clk CLK_TOP_VDEC_SEL>,
				<&topckgen_clk CLK_TOP_VENC_SEL>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&dispsys_config_clk CLK_MM_SMI_LARB>,
				<&mdpsys_config_clk CLK_MDP_SMI0>,
				<&mminfra_config_clk CLK_MMINFRA_SMI>,
				<&imgsys_main_clk CLK_IMG_LARB9>,
				<&imgsys_main_clk CLK_IMG_VCORE_GALS>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_ADL_LARB18_CGPDN_DUMMY>,
				<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CON>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				<&camsys_yuva_clk CLK_CAM_YA_LARBX>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CON>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				<&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
				<&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_DIP0>,
				<&imgsys_main_clk CLK_IMG_WPE0>,
				<&imgsys_main_clk CLK_IMG_WPE1>,
				<&imgsys_main_clk CLK_IMG_WPE2>;
			clock-names = "adsp", "audio", "cam", "ccu", "ccu_ahb",
				"disp", "mdp", "mm_infra", "mmup",
				"isp", "ipe", "vde", "ven",
				"cam-0", "cam-1", "cam_lp-0", "cam_lp-1",
				"cam_lp-2", "disp-0", "mdp_lp-0",
				"mm_infra_lp-0", "isp-0", "isp-1", "isp-2",
				"isp-3", "vde-0", "cam_suba-0", "cam_suba-1",
				"cam_suba-2", "cam_subb-0", "cam_subb-1",
				"cam_subb-2", "cam_mraw-0", "cam_mraw-1",
				"ipe-0", "dip1-0", "dip1-1", "dip1-2", "dip1-3";
			infracfg = <&infracfg_ao_clk>;
			vlpcfg = <&vlpcfg_bus_clk>;
			hw-voter-regmap = <&hwv>;
			isp_main-supply = <&mt6319_6_vbuck3>;
			cam_main-supply = <&mt6319_6_vbuck3>;
		};

		vlpcfg_bus_clk: syscon@1C00C000 {
			compatible = "mediatek,mt6879-vlpcfg_bus", "syscon";
			reg = <0 0x1C00C000 0 0x1000>;
		};

		srclken_rc: srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			reg = <0 0x1c00d000 0 0x100>,
				<0 0x1c00d100 0 0x700>;
			mediatek,subsys-ctl = "suspend", "md1", "md2",
					"md3", "rf", "mmwave",
					"gps", "bt", "wifi",
					"conn_mcu", "co-ant", "nfc",
					"rsv", "ufs";
			suspend-ctl = "XO_BBCK1";
			md1-ctl = "XO_RFCK2A";
			gps-ctl = "XO_RFCK1B";
			bt-ctl = "XO_RFCK1B";
			wifi-ctl = "XO_BBCK2";
			mcu-ctl = "XO_BBCK2";
			nfc-ctl = "XO_BBCK4";
			ufs-ctl = "XO_BBCK3";

			mediatek,srclken-rc-broadcast;
			mediatek,enable;
		};

		clock_buffer_ctrl: clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,xo-buf-hwbblpm-mask = <1 0 0 0 0>,
						<0 0 0>,
						<0 0 0>,
						<0 0>;
			mediatek,xo-buf-hwbblpm-bypass = <0 0 0 0 0>,
						<0 0 0>,
						<0 0 0>,
						<0 0>;
			mediatek,xo-bbck4 = <0>;

			mediatek,enable;

			pmif = <&spmi 0>;
			srclken_rc = <&srclken_rc>;
			consys = <&consys>;
		};

		vlp_cksys_clk: syscon@1C013000 {
			compatible = "mediatek,mt6879-vlp_cksys", "syscon";
			reg = <0 0x1C013000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam_main_r1a_clk: syscon@1a000000 {
			compatible = "mediatek,mt6879-cam_main_r1a", "syscon";
			reg = <0 0x1a000000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawa_clk: syscon@1a04f000 {
			compatible = "mediatek,mt6879-camsys_rawa", "syscon";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_yuva_clk: syscon@1a06f000 {
			compatible = "mediatek,mt6879-camsys_yuva", "syscon";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawb_clk: syscon@1a08f000 {
			compatible = "mediatek,mt6879-camsys_rawb", "syscon";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_yuvb_clk: syscon@1a0af000 {
			compatible = "mediatek,mt6879-camsys_yuvb", "syscon";
			reg = <0 0x1a0af000 0 0x1000>;
			#clock-cells = <1>;
		};

		pda: pda@1a100000 {
			compatible = "mediatek,camera-pda";
			reg = <0 0x1a100000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
				<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>;
			clock-names = "camsys_mraw_pda0",
					"camsys_mraw_pda1",
					"mraw_larbx",
					"cam_main_cam2mm0_gals_cg_con",
					"cam_main_cam2mm1_gals_cg_con",
					"cam_main_cam_cg_con";
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
			mediatek,larbs = <&smi_larb25>;
			iommus = <&disp_iommu M4U_LARB25_PORT11>,
				<&disp_iommu M4U_LARB25_PORT12>,
				<&disp_iommu M4U_LARB25_PORT13>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT11)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT12)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT13)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "l25_pdai_a0",
					"l25_pdai_a1",
					"l25_pdao_a";
		};

		camsys_mraw_clk: syscon@1a170000 {
			compatible = "mediatek,mt6879-camsys_mraw", "syscon";
			reg = <0 0x1a170000 0 0x1000>;
			#clock-cells = <1>;
		};

		ccu_main_clk: syscon@1b200000 {
			compatible = "mediatek,mt6879-ccu", "syscon";
			reg = <0 0x1b200000 0 0x1000>;
			#clock-cells = <1>;
		};

		afe_clk: syscon@1e100000 {
			compatible = "mediatek,mt6879-afe", "syscon";
			reg = <0 0x1e100000 0 0x1000>;
			#clock-cells = <1>;
		};

		mminfra_config_clk: syscon@1e800000 {
			compatible = "mediatek,mt6879-mminfra_config", "syscon";
			reg = <0 0x1e800000 0 0x1000>;
			hw-voter-regmap = <&hwv>;
			#clock-cells = <1>;
		};

		gce_d_clk: syscon@1e980000 {
			compatible = "mediatek,mt6879-gce_d", "syscon";
			reg = <0 0x1e980000 0 0x1000>;
			#clock-cells = <1>;
		};

		gce_m_clk: syscon@1e990000 {
			compatible = "mediatek,mt6879-gce_m", "syscon";
			reg = <0 0x1e990000 0 0x1000>;
			#clock-cells = <1>;
		};

		wifi: wifi@18000000 {
			compatible = "mediatek,wifi";
			reg = <0 0x18000000 0 0x700000>;
			interrupts = <GIC_SPI 512 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 527 IRQ_TYPE_LEVEL_HIGH 0>;
			flavor_bin = "a";
			emi-addr = <0>;
			emi-size = <0x1400000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xC0000000>;
		};

		mdpsys_config_clk: syscon@1f000000 {
			compatible = "mediatek,mt6879-mdpsys", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			hw-voter-regmap = <&hwv>;
			#clock-cells = <1>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <&disp_iommu M4U_LARB34_APU_SECURE>;
		};

		mtk_iommu_debug {
				compatible = "mediatek,mt6879-iommu-debug";
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_LARB0_PORT0>;
		};

		mml-ait {
			compatible = "mediatek,mml-ait";
			mediatek,mml = <&mmlsys_config>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <&mmlsys_config>;
		};

		mmlsys_config: mmlsys_config@1f000000 {
			compatible = "mediatek,mt6879-mml";
			reg = <0 0x1f000000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS>,
				<&mdpsys_config_clk CLK_MDP_DLI_ASYNC0>,
				<&mdpsys_config_clk CLK_MDP_DLO_ASYNC0>,
				<&mdpsys_config_clk CLK_MDP_RDMA0>;
			clock-names = "apb_bus", "dli0",
				"dlo0", "rdma0";
			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6879";
			mboxes = <&gce 16 0 CMDQ_THR_PRIO_1>,
				<&gce 17 0 CMDQ_THR_PRIO_1>,
				<&gce 18 0 CMDQ_THR_PRIO_1>,
				<&gce 19 0 CMDQ_THR_PRIO_1>;
			/* as mmlsys */
			comp-ids = <MML_MMLSYS>,
				<MML_DLI0>,
				<MML_DLO0>,
				<MML_DLI0_SEL>,
				<MML_DLO0_SOUT>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>,
				<MML_CT_DL_OUT>,
				<MML_CT_PATH>,
				<MML_CT_PATH>;
			comp-names = "mmlsys",
				"dli0",
				"dlo0",
				"dli0_sel",
				"dlo0_sout";
			mmlsys-clock-names = "apb_bus";
			dli0-clock-names = "dli0";
			dlo0-clock-names = "dlo0";
			dli0_sel-clock-names = "rdma0";
			mux-pins = /bits/ 16 <
				0 MML_RDMA0     MML_DLI0_SEL  MML_MUX_SLIN DLI0_SEL_IN
				1 MML_DLI0      MML_DLI0_SEL  MML_MUX_SLIN DLI0_SEL_IN
				0 MML_DLI0_SEL  MML_HDR0      MML_MUX_MOUT RDMA0_MOUT_EN
				1 MML_DLI0_SEL  MML_DLO0_SOUT MML_MUX_MOUT RDMA0_MOUT_EN
				0 MML_DLI0_SEL  MML_HDR0      MML_MUX_SLIN PQ0_SEL_IN
				0 MML_DLI0_SEL  MML_DLO0_SOUT MML_MUX_SLIN WROT0_SEL_IN
				1 MML_COLOR0    MML_DLO0_SOUT MML_MUX_SLIN WROT0_SEL_IN
				0 MML_COLOR0    MML_DLO0_SOUT MML_MUX_SOUT PQ0_SOUT_SEL
				0 MML_DLO0_SOUT MML_WROT0     MML_MUX_SOUT DLO0_SOUT_SEL
				1 MML_DLO0_SOUT MML_DLO0      MML_MUX_SOUT DLO0_SOUT_SEL
				0 MML_RDMA0     MML_WROT0     MML_MUX_MOUT BYP0_MOUT_EN
				2 MML_RDMA0     MML_DLI0_SEL  MML_MUX_MOUT BYP0_MOUT_EN
				0 MML_RDMA0     MML_WROT0     MML_MUX_SLIN BYP0_SEL_IN
				1 MML_DLO0_SOUT MML_WROT0     MML_MUX_SLIN BYP0_SEL_IN>;
			dli0-dl-relay = /bits/ 16 <DL_IN_RELAY0_SIZE>;
			dlo0-dl-relay = /bits/ 16 <DL_OUT_RELAY0_SIZE>;
			dbg-reg-names = "CG_CON0", "CG_SET0", "CG_CLR0",
				"SW0_RST_B", "MOUT_RST", "SMI_LARB_GREQ",
				"DLI0_SEL_IN",
				"RDMA0_MOUT_EN",
				"PQ0_SEL_IN",
				"WROT0_SEL_IN",
				"PQ0_SOUT_SEL",
				"DLO0_SOUT_SEL",
				"BYP0_MOUT_EN",
				"BYP0_SEL_IN",
				"AID_SEL", "MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DL_IN_RELAY0_SIZE",
				"DL_OUT_RELAY0_SIZE",
				"DLI_ASYNC0_STATUS0", "DLI_ASYNC0_STATUS1",
				"DLI_ASYNC1_STATUS0", "DLI_ASYNC1_STATUS1",
				"DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1",
				"DLO_ASYNC1_STATUS0", "DLO_ASYNC1_STATUS1",
				"DL_VALID0", "DL_VALID1", "DL_READY0", "DL_READY1";
			dbg-reg-offsets = <CG_CON0>, <CG_SET0>, <CG_CLR0>,
				<SW0_RST_B>, <MOUT_RST>, <SMI_LARB_GREQ>,
				<DLI0_SEL_IN>,
				<RDMA0_MOUT_EN>,
				<PQ0_SEL_IN>,
				<WROT0_SEL_IN>,
				<PQ0_SOUT_SEL>,
				<DLO0_SOUT_SEL>,
				<BYP0_MOUT_EN>,
				<BYP0_SEL_IN>,
				<AID_SEL>, <MOUT_MASK0>, <MOUT_MASK1>, <MOUT_MASK2>,
				<DL_IN_RELAY0_SIZE>,
				<DL_OUT_RELAY0_SIZE>,
				<DLI_ASYNC0_STATUS0>, <DLI_ASYNC0_STATUS1>,
				<DLI_ASYNC1_STATUS0>, <DLI_ASYNC1_STATUS1>,
				<DLO_ASYNC0_STATUS0>, <DLO_ASYNC0_STATUS1>,
				<DLO_ASYNC1_STATUS0>, <DLO_ASYNC1_STATUS1>,
				<DL_VALID0>, <DL_VALID1>, <DL_READY0>, <DL_READY1>;
			operating-points-v2 = <&opp_table_mdp>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			aid-sel = <
				MML_RDMA0 0
				MML_WROT0 2>;
		};

		mdp_mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0", "mediatek,mt6879-mml_mutex";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
			clock-names = "mutex0";
			comp-ids = <MML_MUTEX>;
			mutex-comps = "rdma0", "hdr0", "aal0",
				"rsz0", "tdshp0", "color0",
				"wrot0",
				"dli_async0", "dlo_async0";
			rdma0 = <MML_RDMA0 0 0>;
			hdr0 = <MML_HDR0 0 2>;
			aal0 = <MML_AAL0 0 4>;
			rsz0 = <MML_RSZ0 0 6>;
			tdshp0 = <MML_TDSHP0 0 8>;
			color0 = <MML_COLOR0 0 10>;
			wrot0 = <MML_WROT0 0 12>;
			dli_async0 = <MML_DLI0 0 16>;
			dlo_async0 = <MML_DLO0 0 18>;
			mutex-ids = <MML_RDMA0 0 MML_DLI0 1>;
		};

		mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0", "mediatek,mt6879-mml_rdma";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA0>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_LARB2_PORT0)>;
			comp-ids = <MML_RDMA0>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MDPSYS0_MDP_RDMA0_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MDPSYS0_MDP_RDMA0_FRAME_DONE>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB2_PORT0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
		};

		mdp_hdr0@1f005000 {
			compatible = "mediatek,mdp_hdr0", "mediatek,mt6879-mml_hdr";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HDR0>;
			clock-names = "hdr0";
			comp-ids = <MML_HDR0>;
		};

		mdp_aal0@1f007000 {
			compatible = "mediatek,mdp_aal0", "mediatek,mt6879-mml_aal";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_AAL0>;
			clock-names = "aal0";
			comp-ids = <MML_AAL0>;
			gpr_poll = /bits/ 8 <GCE_GPR_R08>;
			sram_curve_base = /bits/ 32 <4608>;
			sram_his_base = /bits/ 32 <1536>;
		};

		mdp_rsz0@1f009000 {
			compatible = "mediatek,mdp_rsz0", "mediatek,mt6879-mml_rsz";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ0>;
			clock-names = "rsz0";
			comp-ids = <MML_RSZ0>;
		};

		mdp_tdshp0@1f00b000 {
			compatible = "mediatek,mdp_tdshp0", "mediatek,mt6879-mml_tdshp",
				"mediatek,mml-tuning-mml_tdshp";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0>;
			clock-names = "tdshp0";
			comp-ids = <MML_TDSHP0>;
		};

		mdp_color0@1f00d000 {
			compatible = "mediatek,mdp_color0", "mediatek,mt6879-mml_color",
				"mediatek,mml-tuning-mml_color";
			reg = <0 0x1f00d000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_COLOR0>;
			clock-names = "color0";
			comp-ids = <MML_COLOR0>;
		};

		mdp_wrot0@1f00f000 {
			compatible = "mediatek,mdp_wrot0", "mediatek,mt6879-mml_wrot";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT0>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_LARB2_PORT2)>;
			comp-ids = <MML_WROT0>;
			event_sw_rst_done = /bits/ 16
				<CMDQ_EVENT_MDPSYS0_MDP_WROT0_SW_RST_DONE_ENG_EVENT>;
			event_frame_done = /bits/ 16
				<CMDQ_EVENT_MDPSYS0_MDP_WROT0_FRAME_DONE>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_LARB2_PORT2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT2)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
		};

		disp_iommu_bank1: iommu@1e803000 {
				compatible = "mediatek,common-disp-iommu-bank1";
			  mediatek,bank-id = <1>;
				reg = <0 0x1e803000 0 0x1000>;
				interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@1e804000 {
				compatible = "mediatek,common-disp-iommu-bank2";
				mediatek,bank-id = <2>;
				reg = <0 0x1e804000 0 0x1000>;
				interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@1e805000 {
				compatible = "mediatek,common-disp-iommu-bank3";
				mediatek,bank-id = <3>;
				reg = <0 0x1e805000 0 0x1000>;
				interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1e806000 {
				compatible = "mediatek,common-disp-iommu-bank4";
				mediatek,bank-id = <4>;
				reg = <0 0x1e806000 0 0x1000>;
				interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
				compatible = "mediatek,mt6879-disp-iommu";
				reg = <0 0x1e802000 0 0x1000>;
				table_id = <0>;
				mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2>,
					<&smi_larb4 &smi_larb7 &smi_larb9>,
					<&smi_larb10 &smi_larb11 &smi_larb12>,
					<&smi_larb13 &smi_larb14 &smi_larb15>,
					<&smi_larb16 &smi_larb17 &smi_larb19>,
					<&smi_larb22 &smi_larb23 &smi_larb25>,
					<&smi_larb26 &smi_larb27 &smi_larb29>;
				mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
							&disp_iommu_bank3 &disp_iommu_bank4>;
				interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
				power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
				clocks = <&mminfra_config_clk CLK_MMINFRA_SMI>;
				clock-names = "bclk";
				#iommu-cells = <1>;
		};

		hwv: syscon@10320000 {
			compatible = "mediatek,mt6879-hwv", "syscon";
			reg = <0 0x10320000 0 0x2000>;
		};

		mtk_dmabufheap_debug0: dmaheap_test0 {
				compatible = "mediatek, mtk_dmabufheap, iommu0";
				iommus = <&disp_iommu M4U_LARB0_PORT3>;
		};

		mtk_dmabufheap_debug1: dmaheap_test1 {
				compatible = "mediatek, mtk_dmabufheap, iommu1";
				iommus = <&disp_iommu M4U_LARB1_PORT7>;
		};

		apu_iommu0_bank1: iommu@19011000 {
				compatible = "mediatek,common-apu-iommu0-bank1";
				mediatek,bank-id = <1>;
				reg = <0 0x19011000 0 0x1000>;
				interrupts = <GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank2: iommu@19012000 {
				compatible = "mediatek,common-apu-iommu0-bank2";
				mediatek,bank-id = <2>;
				reg = <0 0x19012000 0 0x1000>;
				interrupts = <GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank3: iommu@19013000 {
				compatible = "mediatek,common-apu-iommu0-bank3";
				mediatek,bank-id = <3>;
				reg = <0 0x19013000 0 0x1000>;
				interrupts = <GIC_SPI 540 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank4: iommu@19014000 {
				compatible = "mediatek,common-apu-iommu0-bank4";
				mediatek,bank-id = <4>;
				reg = <0 0x19014000 0 0x1000>;
				interrupts = <GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0: iommu@19010000 {
				compatible = "mediatek,mt6879-apu-iommu0";
				reg = <0 0x19010000 0 0x1000>;
				mediatek,apu_power = <&apusys_rv>;
				table_id = <1>;
				mediatek,iommu_banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
							&apu_iommu0_bank3 &apu_iommu0_bank4>;
				interrupts = <GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH 0>;
				power-domains = <&scpsys MT6879_POWER_DOMAIN_APU>;
				#iommu-cells = <1>;
		};
		apusys_reviser@1903c000 {
			compatible = "mediatek, rv-reviser";
			reg = <0 0x1903c000 0 0x1000>,          /* apu_sctrl_reviser  */
				<0 0x02000000 0 0xc00000>,    /* VLM          */
				<0 0x1d900000 0 0x000000>,    /* TCM          */
				<0 0x19001000 0 0x1000>;              /* apusys int */
			default-dram = <0x0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			boundary = <0x0>;
			iommus = <&apu_iommu0 M4U_LARB34_APU_CODE>;
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <2800000>;
			max-volt = <3500000>;
			vib-supply = <&mt6368_vibr>;
		};

		goodix_fp: fingerprint {
			compatible = "mediatek,goodix-fp";
		};
	};

	mmqos_wrapper {
			compatible = "mediatek,mt6879-mmqos-wrapper";
	};

	mmqos: interconnect {
			compatible = "mediatek,mt6879-mmqos";
			#mtk-interconnect-cells = <1>;
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2
							  &smi_larb4 &smi_larb7 &smi_larb9
							  &smi_larb10 &smi_larb11 &smi_larb12
							  &smi_larb13 &smi_larb14 &smi_larb15
							  &smi_larb16 &smi_larb17 &smi_larb19
							  &smi_larb22 &smi_larb23 &smi_larb25
							  &smi_larb26 &smi_larb27 &smi_larb29>;
			mediatek,commons = <&smi_disp_common>;
			clocks = <&topckgen_clk CLK_TOP_MMINFRA_SEL>;
			clock-names = "mm";
			interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_MMSYS
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-hrt-bw";
	};

	smi_infra_disp_subcommon0: smi_infra_disp_subcomm0@1e807000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e807000 0 0x1000>;
			mediatek,common-id = <1>;
			init-power-on;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_infra_disp_subcommon1: smi_infra_disp_subcomm1@1e808000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e808000 0 0x1000>;
			mediatek,common-id = <2>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_disp_common: smi_disp_comm@1e801000 {
			compatible = "mediatek,mt6879-smi-common",
					"mediatek,smi-common", "syscon";
			reg = <0 0x1e801000 0 0x1000>;
			mediatek,smi = <&smi_infra_disp_subcommon0 &smi_infra_disp_subcommon1>;
			mediatek,common-id = <0>;
			smi-common;
			operating-points-v2 = <&opp_table_mminfra>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_mdp_subcommon0: smi_mdp_sub_comm0@1e809000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e809000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <3>;
			mediatek,dump-with-comm = <0>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_mdp_subcommon1: smi_mdp_sub_comm1@1e80a000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1e80a000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <4>;
			mediatek,dump-with-comm = <0>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
					<&mminfra_config_clk CLK_MMINFRA_SMI>,
					<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_cam_mm_subcommon0: smi_cam_sub_comm0@1a005000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1a005000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <7>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_cam_mm_subcommon2: smi_cam_sub_comm2@1a006000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1a006000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <8>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_img_subcommon0: smi_img_sub_comm0@15002000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x15002000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <5>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&imgsys_main_clk CLK_IMG_LARB9>,
					<&imgsys_main_clk CLK_IMG_DIP0_DUMMY>,
					<&imgsys_main_clk CLK_IMG_WPE0_DUMMY>,
					<&imgsys_main_clk CLK_IMG_WPE2_DUMMY>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_img_subcommon1: smi_img_sub_comm1@15003000 {
			compatible = "mediatek,mt6879-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x15003000 0 0x1000>;
			mediatek,smi = <&smi_mdp_subcommon1>;
			mediatek,common-id = <6>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&imgsys_main_clk CLK_IMG_DIP0_DUMMY>,
					<&imgsys_main_clk CLK_IMG_IPE_DUMMY>,
					<&imgsys_main_clk CLK_IMG_WPE1_DUMMY>,
					<&imgsys_main_clk CLK_IMG_DIP0_DUMMY>;
			clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_pd_isp_main: smi_pd_isp_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_img_subcommon0 &smi_img_subcommon1>;
			mediatek,comm-port-range = <0xe 0x7>;
			main-power;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_MAIN>;
	};

	smi_pd_cam_main: smi_pd_cam_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon0 &smi_cam_mm_subcommon2>;
			mediatek,comm-port-range = <0xe 0xe>;
			main-power;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
	};

	smi_pd_dip1: smi_pd_dip1 {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_img_subcommon0 &smi_img_subcommon1>;
			mediatek,comm-port-range = <0xe 0x6>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_DIP1>;
			power-reset = <0x1513000C 0>,
					<0x1511000C 0>,
					<0x1511000C 6>,
					<0x1522000C 0>,
					<0x1552000C 0>,
					<0x1562000C 0>;
	};

	smi_pd_ipe: smi_pd_ipe {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_img_subcommon1>;
			mediatek,comm-port-range = <0x1>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_IPE>;
			power-reset = <0x1533000C 8>;
	};

	smi_pd_cam_mraw: smi_pd_cam_mraw {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon0 &smi_cam_mm_subcommon2>;
			mediatek,comm-port-range = <0x2 0x2>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
			power-reset = <0x1a1700a0 16>;
	};

	smi_pd_cam_suba: smi_pd_cam_suba {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,comm-port-range = <0xc>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_SUBA>;
			power-reset = <0x1a04f0a0 4>,
					<0x1a06f0a0 4>;
	};

	smi_pd_cam_subb: smi_pd_cam_subb {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,comm-port-range = <0xc>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_SUBB>;
			power-reset = <0x1a08f0a0 4>,
					<0x1a0af0a0 4>;
	};

	smi_larb0: smi_larb0@14021000 {
			compatible = "mediatek,smi_larb0",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x14021000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <0>;
			init-power-on;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_LARB>,
					<&dispsys_config_clk CLK_MM_SMI_LARB>;
			clock-names = "apb", "smi";
	};

	smi_larb1: smi_larb1@14022000 {
			compatible = "mediatek,smi_larb1",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x14022000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <1>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_LARB>,
					<&dispsys_config_clk CLK_MM_SMI_LARB>;
			clock-names = "apb", "smi";
	};

	smi_test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <&smi_larb2>;
	};

	smi_larb2: smi_larb2@1f002000 {
			compatible = "mediatek,smi_larb2",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1f002000 0 0x1000>;
			mediatek,smi = <&smi_mdp_subcommon0>;
			mediatek,larb-id = <2>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_DISP>;
			clocks = <&mdpsys_config_clk CLK_MDP_SMI0>,
					<&mdpsys_config_clk CLK_MDP_SMI0>;
			clock-names = "apb", "smi";
	};

	smi_larb7: smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x17010000 0 0x10000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <7>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_VEN0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
					<&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
			clock-names = "apb", "smi";
	};

	smi_larb4: smi_larb4@1602e000 {
			compatible = "mediatek,vdec",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1602e000 0 0x1000>;
			mediatek,smi = <&smi_mdp_subcommon1>;
			mediatek,larb-id = <4>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_VDE0>;
			clocks = <&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>,
					<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>;
			clock-names = "apb", "smi";
	};

	smi_larb9: smi_larb9@15001000 {
			compatible = "mediatek,smi_larb9",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15001000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon0>;
			mediatek,larb-id = <9>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&imgsys_main_clk CLK_IMG_LARB9>,
					<&imgsys_main_clk CLK_IMG_LARB9>;
			clock-names = "apb", "smi";
	};

	smi_larb10: smi_larb10@15120000 {
			compatible = "mediatek,smi_larb10",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15120000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon0>;
			mediatek,larb-id = <10>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
					<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10>;
			clock-names = "apb", "smi";
	};

	smi_larb11: smi_larb11@15230000 {
			compatible = "mediatek,smi_larb11",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15230000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon0>;
			mediatek,larb-id = <11>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
					<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11>;
			clock-names = "apb", "smi";
	};

	smi_larb12: smi_larb12@15340000 {
			compatible = "mediatek,smi_larb12",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15340000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon1>;
			mediatek,larb-id = <12>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_IPE>;
			clocks = <&ipesys_clk CLK_IPESYS_TOP>,
					<&ipesys_clk CLK_IPE_SMI_LARB12>;
			clock-names = "apb", "smi";
	};

	smi_larb15: smi_larb15@15140000 {
			compatible = "mediatek,smi_larb15",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15140000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon1>;
			mediatek,larb-id = <15>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&dip_nr_dip1_clk CLK_DIP_NR_DIP1_DIP_NR>,
					<&dip_nr_dip1_clk CLK_DIP_NR_DIP1_LARB15>;
			clock-names = "apb", "smi";
	};

	smi_larb22: smi_larb22@15530000 {
			compatible = "mediatek,smi_larb22",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15530000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon1>;
			mediatek,larb-id = <22>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
					<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11>;
			clock-names = "apb", "smi";
	};

	smi_larb23: smi_larb23@15630000 {
			compatible = "mediatek,smi_larb23",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x15630000 0 0x1000>;
			mediatek,smi = <&smi_img_subcommon0>;
			mediatek,larb-id = <23>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_ISP_DIP1>;
			clocks = <&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
					<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11>;
			clock-names = "apb", "smi";
	};

	smi_larb13: smi_larb13@1a001000 {
			compatible = "mediatek,smi_larb13",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a001000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,larb-id = <13>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>;
			clock-names = "apb", "smi";
	};

	smi_larb14: smi_larb14@1a002000 {
			compatible = "mediatek,smi_larb14",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a002000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <14>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>;
			clock-names = "apb", "smi";
	};

	smi_larb16: smi_larb16@1a008000 {
			compatible = "mediatek,smi_larb16",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a008000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <16>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CON_DUMMY>,
					<&camsys_rawa_clk CLK_CAM_RA_LARBX_DUMMY>;
			clock-names = "apb", "smi";
	};

	smi_larb17: smi_larb17@1a009000 {
			compatible = "mediatek,smi_larb17",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a009000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <17>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CON_DUMMY>,
					<&camsys_yuva_clk CLK_CAM_YA_LARBX_DUMMY>;
			clock-names = "apb", "smi";
	};

	smi_larb19: smi_larb19@1b201000 {
			compatible = "mediatek,smi_larb19",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1b201000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <19>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
					<&ccu_main_clk CLK_CCU_LARB19>;
			clock-names = "apb", "smi";
	};

	smi_larb25: smi_larb25@1a003000 {
			compatible = "mediatek,smi_larb25",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a003000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,larb-id = <25>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>;
			clock-names = "apb", "smi";
	};

	smi_larb26: smi_larb26@1a004000 {
			compatible = "mediatek,smi_larb26",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a004000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon2>;
			mediatek,larb-id = <26>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>;
			clock-names = "apb", "smi";
	};

	smi_larb27: smi_larb27@1a00a000 {
			compatible = "mediatek,smi_larb27",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a00a000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,larb-id = <27>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CON_DUMMY>,
					<&camsys_rawb_clk CLK_CAM_RB_LARBX_DUMMY>;
			clock-names = "apb", "smi";
	};

	smi_larb29: smi_larb29@1a00b000 {
			compatible = "mediatek,smi_larb29",
				"mediatek,mt6879-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1a00b000 0 0x1000>;
			mediatek,smi = <&smi_cam_mm_subcommon0>;
			mediatek,larb-id = <29>;
			power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CON_DUMMY>,
					<&camsys_yuvb_clk CLK_CAM_YB_LARBX_DUMMY>;
			clock-names = "apb", "smi";
	};

	efuse: efuse@11f10000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11f10000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;

			u3_phy_data: u3_phy_data {
				reg = <0x1AC 0x4>;
			};

			u2_phy_data: u2_phy_data {
				reg = <0x1B0 0x4>;
			};

			lvts_e_data1: data1 {
				reg = <0x1d0 0x10>;
			};

			lvts_e_data2: data2 {
				reg = <0x2f8 0x50>;
			};

			csi_efuse0: csi_data0 {
				reg = <0x1b4 0x4>;
			};

			csi_efuse1: csi_data1 {
				reg = <0x1b8 0x4>;
			};

			csi_efuse2: csi_data2 {
				reg = <0x1bc 0x4>;
			};

			csi_efuse3: csi_data3 {
				reg = <0x1c0 0x4>;
			};

			lkginfo: lkg {
				reg = <0x218 0x18>;
			};
	};

	lvts: lvts@10315000 {
		compatible = "mediatek,mt6879-lvts";
		#thermal-sensor-cells = <1>;
		reg = <0 0x10315000 0 0x1000>,
			  <0 0x10316000 0 0x1000>;
		interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH 0>;

		clocks = <&infracfg_ao_clk CLK_IFRAO_THERM>;
		clock-names = "lvts_clk";
		resets = <&infracfg_rst 0>,
			 <&infracfg_rst 1>;

		nvmem-cells = <&lvts_e_data1 &lvts_e_data2>;
		nvmem-cell-names = "e_data1","e_data2";
	};




	tboard_thermistor1: thermal-ntc1 {
		compatible = "mediatek,mt6879-board-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c8050d4 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table = <
			(-40000) 4397119
			(-39000) 4092874
			(-38000) 3811717
			(-37000) 3551749
			(-36000) 3311236
			(-35000) 3088599
			(-34000) 2882396
			(-33000) 2691310
			(-32000) 2514137
			(-31000) 2349778
			(-30000) 2197225
			(-29000) 2055558
			(-28000) 1923932
			(-27000) 1801573
			(-26000) 1687773
			(-25000) 1581881
			(-24000) 1483100
			(-23000) 1391113
			(-22000) 1305413
			(-21000) 1225531
			(-20000) 1151037
			(-19000) 1081535
			(-18000) 1016661
			(-17000) 956080
			(-16000) 899481
			(-15000) 846579
			(-14000) 797111
			(-13000) 750834
			(-12000) 707524
			(-11000) 666972
			(-10000) 628988
			(-9000) 593342
			(-8000) 559931
			(-7000) 528602
			(-6000) 499212
			(-5000) 471632
			(-4000) 445772
			(-3000) 421480
			(-2000) 398652
			(-1000) 377193
			0 357012
			1000 338006
			2000 320122
			3000 303287
			4000 287434
			5000 272500
			6000 258426
			7000 245160
			8000 232649
			9000 220847
			10000 209710
			11000 199196
			12000 189268
			13000 179890
			14000 171027
			15000 162651
			16000 154726
			17000 147232
			18000 140142
			19000 133432
			20000 127080
			21000 121066
			22000 115368
			23000 109970
			24000 104852
			25000 100000
			26000 95398
			27000 91032
			28000 86889
			29000 82956
			30000 79222
			31000 75675
			32000 72306
			33000 69104
			34000 66061
			35000 63167
			36000 60415
			37000 57797
			38000 55306
			39000 52934
			40000 50677
			41000 48528
			42000 46482
			43000 44533
			44000 42675
			45000 40904
			46000 39213
			47000 37601
			48000 36063
			49000 34595
			50000 33195
			51000 31859
			52000 30584
			53000 29366
			54000 28203
			55000 27091
			56000 26028
			57000 25013
			58000 24042
			59000 23113
			60000 22224
			61000 21374
			62000 20560
			63000 19782
			64000 19036
			65000 18322
			66000 17640
			67000 16986
			68000 16360
			69000 15759
			70000 15184
			71000 14631
			72000 14100
			73000 13591
			74000 13103
			75000 12635
			76000 12187
			77000 11756
			78000 11343
			79000 10946
			80000 10565
			81000 10199
			82000 9847
			83000 9509
			84000 9184
			85000 8872
			86000 8572
			87000 8283
			88000 8005
			89000 7738
			90000 7481
			91000 7234
			92000 6997
			93000 6769
			94000 6548
			95000 6337
			96000 6132
			97000 5934
			98000 5744
			99000 5561
			100000 5384
			101000 5214
			102000 5051
			103000 4893
			104000 4741
			105000 4594
			106000 4453
			107000 4316
			108000 4184
			109000 4057
			110000 3934
			111000 3816
			112000 3701
			113000 3591
			114000 3484
			115000 3380
			116000 3281
			117000 3185
			118000 3093
			119000 3003
			120000 2916
			121000 2832
			122000 2751
			123000 2672
			124000 2596
			125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2 {
		compatible = "mediatek,mt6879-board-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c8050d8 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table = <
			(-40000) 4397119
			(-39000) 4092874
			(-38000) 3811717
			(-37000) 3551749
			(-36000) 3311236
			(-35000) 3088599
			(-34000) 2882396
			(-33000) 2691310
			(-32000) 2514137
			(-31000) 2349778
			(-30000) 2197225
			(-29000) 2055558
			(-28000) 1923932
			(-27000) 1801573
			(-26000) 1687773
			(-25000) 1581881
			(-24000) 1483100
			(-23000) 1391113
			(-22000) 1305413
			(-21000) 1225531
			(-20000) 1151037
			(-19000) 1081535
			(-18000) 1016661
			(-17000) 956080
			(-16000) 899481
			(-15000) 846579
			(-14000) 797111
			(-13000) 750834
			(-12000) 707524
			(-11000) 666972
			(-10000) 628988
			(-9000) 593342
			(-8000) 559931
			(-7000) 528602
			(-6000) 499212
			(-5000) 471632
			(-4000) 445772
			(-3000) 421480
			(-2000) 398652
			(-1000) 377193
			0 357012
			1000 338006
			2000 320122
			3000 303287
			4000 287434
			5000 272500
			6000 258426
			7000 245160
			8000 232649
			9000 220847
			10000 209710
			11000 199196
			12000 189268
			13000 179890
			14000 171027
			15000 162651
			16000 154726
			17000 147232
			18000 140142
			19000 133432
			20000 127080
			21000 121066
			22000 115368
			23000 109970
			24000 104852
			25000 100000
			26000 95398
			27000 91032
			28000 86889
			29000 82956
			30000 79222
			31000 75675
			32000 72306
			33000 69104
			34000 66061
			35000 63167
			36000 60415
			37000 57797
			38000 55306
			39000 52934
			40000 50677
			41000 48528
			42000 46482
			43000 44533
			44000 42675
			45000 40904
			46000 39213
			47000 37601
			48000 36063
			49000 34595
			50000 33195
			51000 31859
			52000 30584
			53000 29366
			54000 28203
			55000 27091
			56000 26028
			57000 25013
			58000 24042
			59000 23113
			60000 22224
			61000 21374
			62000 20560
			63000 19782
			64000 19036
			65000 18322
			66000 17640
			67000 16986
			68000 16360
			69000 15759
			70000 15184
			71000 14631
			72000 14100
			73000 13591
			74000 13103
			75000 12635
			76000 12187
			77000 11756
			78000 11343
			79000 10946
			80000 10565
			81000 10199
			82000 9847
			83000 9509
			84000 9184
			85000 8872
			86000 8572
			87000 8283
			88000 8005
			89000 7738
			90000 7481
			91000 7234
			92000 6997
			93000 6769
			94000 6548
			95000 6337
			96000 6132
			97000 5934
			98000 5744
			99000 5561
			100000 5384
			101000 5214
			102000 5051
			103000 4893
			104000 4741
			105000 4594
			106000 4453
			107000 4316
			108000 4184
			109000 4057
			110000 3934
			111000 3816
			112000 3701
			113000 3591
			114000 3484
			115000 3380
			116000 3281
			117000 3185
			118000 3093
			119000 3003
			120000 2916
			121000 2832
			122000 2751
			123000 2672
			124000 2596
			125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3 {
		compatible = "mediatek,mt6879-board-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c8050dc 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table = <
			(-40000) 4397119
			(-39000) 4092874
			(-38000) 3811717
			(-37000) 3551749
			(-36000) 3311236
			(-35000) 3088599
			(-34000) 2882396
			(-33000) 2691310
			(-32000) 2514137
			(-31000) 2349778
			(-30000) 2197225
			(-29000) 2055558
			(-28000) 1923932
			(-27000) 1801573
			(-26000) 1687773
			(-25000) 1581881
			(-24000) 1483100
			(-23000) 1391113
			(-22000) 1305413
			(-21000) 1225531
			(-20000) 1151037
			(-19000) 1081535
			(-18000) 1016661
			(-17000) 956080
			(-16000) 899481
			(-15000) 846579
			(-14000) 797111
			(-13000) 750834
			(-12000) 707524
			(-11000) 666972
			(-10000) 628988
			(-9000) 593342
			(-8000) 559931
			(-7000) 528602
			(-6000) 499212
			(-5000) 471632
			(-4000) 445772
			(-3000) 421480
			(-2000) 398652
			(-1000) 377193
			0 357012
			1000 338006
			2000 320122
			3000 303287
			4000 287434
			5000 272500
			6000 258426
			7000 245160
			8000 232649
			9000 220847
			10000 209710
			11000 199196
			12000 189268
			13000 179890
			14000 171027
			15000 162651
			16000 154726
			17000 147232
			18000 140142
			19000 133432
			20000 127080
			21000 121066
			22000 115368
			23000 109970
			24000 104852
			25000 100000
			26000 95398
			27000 91032
			28000 86889
			29000 82956
			30000 79222
			31000 75675
			32000 72306
			33000 69104
			34000 66061
			35000 63167
			36000 60415
			37000 57797
			38000 55306
			39000 52934
			40000 50677
			41000 48528
			42000 46482
			43000 44533
			44000 42675
			45000 40904
			46000 39213
			47000 37601
			48000 36063
			49000 34595
			50000 33195
			51000 31859
			52000 30584
			53000 29366
			54000 28203
			55000 27091
			56000 26028
			57000 25013
			58000 24042
			59000 23113
			60000 22224
			61000 21374
			62000 20560
			63000 19782
			64000 19036
			65000 18322
			66000 17640
			67000 16986
			68000 16360
			69000 15759
			70000 15184
			71000 14631
			72000 14100
			73000 13591
			74000 13103
			75000 12635
			76000 12187
			77000 11756
			78000 11343
			79000 10946
			80000 10565
			81000 10199
			82000 9847
			83000 9509
			84000 9184
			85000 8872
			86000 8572
			87000 8283
			88000 8005
			89000 7738
			90000 7481
			91000 7234
			92000 6997
			93000 6769
			94000 6548
			95000 6337
			96000 6132
			97000 5934
			98000 5744
			99000 5561
			100000 5384
			101000 5214
			102000 5051
			103000 4893
			104000 4741
			105000 4594
			106000 4453
			107000 4316
			108000 4184
			109000 4057
			110000 3934
			111000 3816
			112000 3701
			113000 3591
			114000 3484
			115000 3380
			116000 3281
			117000 3185
			118000 3093
			119000 3003
			120000 2916
			121000 2832
			122000 2751
			123000 2672
			124000 2596
			125000 2522>;
	};

	mt6363_temp: mt6363_temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};

	mt6368_temp: mt6368_temp {
		compatible = "mediatek,mt6368-pmic-temp";
		io-channels =
			<&mt6368_adc AUXADC_CHIP_TEMP>,
			<&mt6368_adc AUXADC_VCORE_TEMP>,
			<&mt6368_adc AUXADC_VPROC_TEMP>,
			<&mt6368_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6368_ts1",
			"pmic6368_ts2",
			"pmic6368_ts3",
			"pmic6368_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6368_thermal_efuse>;
		nvmem-cell-names = "mt6368_e_data";
	};

	md_cooler: md-cooler {
		compatible = "mediatek,mt6298-md-cooler";

		pa1: pa1 {
			mutt_pa1: mutt-pa1 {
				#cooling-cells = <2>;
			};
			tx_pwr_pa1: tx-pwr-pa1 {
				#cooling-cells = <2>;
			};
		};
		pa2: pa2 {
			mutt_pa2: mutt-pa2 {
				#cooling-cells = <2>;
			};
			tx_pwr_pa2: tx-pwr-pa2 {
				#cooling-cells = <2>;
			};
			scg_off_pa2: scg-off-pa2 {
				#cooling-cells = <2>;
			};
		};
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm_intf@00114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>,
		      <0 0x190e1000 0 0x1000>;
		reg-names = "therm_sram",
			    "apu_mbox";
	};

	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: soc_max_crit@0 {
					temperature = <113500>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu_big1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
		};
		cpu_big2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
		};
		cpu_little1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
		};
		cpu_little2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
		};
		cpu_little3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
		};
		cpu_little4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
		};
		gpu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
		};
		apu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
		};
		apu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
		};
		soc1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
		};
		soc2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
		};
		soc3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
		};
		soc4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
		};
		md1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
		};
		md2{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
		};
		md3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
		};
		md4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 18>;
		};
		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;
		};
		pmic6363_vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;
		};
		pmic6363_vs1_vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;
		};
		pmic6363_bk3_bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;
		};
		pmic6363_vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;
		};
		pmic6368_buck1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 0>;
		};
		pmic6368_vpa {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 1>;
		};
		pmic6368_vcn33_1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 2>;
		};
		pmic6368_vrf18_aif {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6368_temp 3>;
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;
		};
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <3300>;
		lv1_thd_volt = <3150>;
		lv2_thd_volt = <3000>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6879-mdpm";
	};

	cpu_power_throttling: cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <900000 900000>;
		oc_cpu_limit = <900000 900000>;
	};

	md_power_throttling: md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <6>;
		oc_md_reduce_tx = <6>;
	};

	bp_thl: bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		soc_limit = <15>;
		soc_limit_ext = <20>;
		soc_limit_ext_release = <25>;
	};

	vcp: vcp@1ec00000 {
		compatible = "mediatek,vcp";
		vcp-support = <1>;
		status = "okay";
		reg = <0 0x1ea00000 0 0x40000>, /* tcm */
		      <0 0x1ec24000 0 0x1000>, /* cfg */
		      <0 0x1ec30000 0 0x1000>, /* cfg core0 */
		      <0 0x1ec40000 0 0x1000>, /* cfg core1 */
		      <0 0x1ec52000 0 0x1000>, /* bus tracker dbg */
		      <0 0x1ec60000 0 0x40000>, /* llc dbg */
		      <0 0x1eca5000 0 0x4>, /* cfg_sec dbg */
		      <0 0x1e820000 0 0x4>, /* mmu dbg */
		      <0 0x1ecfb000 0 0x100>, /* mbox0 base */
		      <0 0x1ecfb100 0 0x4>, /* mbox0 set */
		      <0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
		      <0 0x1eca5020 0 0x4>, /* mbox0 init */
		      <0 0x1ecfc000 0 0x100>, /* mbox1 base */
		      <0 0x1ecfc100 0 0x4>, /* mbox1 set */
		      <0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
		      <0 0x1eca5024 0 0x4>, /* mbox1 init */
		      <0 0x1ecfd000 0 0x100>, /* mbox2 base */
		      <0 0x1ecfd100 0 0x4>, /* mbox2 set */
		      <0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
		      <0 0x1eca5028 0 0x4>, /* mbox2 init */
		      <0 0x1ecfe000 0 0x100>, /* mbox3 base */
		      <0 0x1ecfe100 0 0x4>, /* mbox3 set */
		      <0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
		      <0 0x1eca502c 0 0x4>, /* mbox3 init */
		      <0 0x1ecff000 0 0x100>, /* mbox4 base */
		      <0 0x1ecff100 0 0x4>, /* mbox4 set */
		      <0 0x1ecff10c 0 0x4>, /* mbox4 clr */
		      <0 0x1eca5030 0 0x4>; /* mbox4 init */

		reg-names = "vcp_sram_base",
			    "vcp_cfgreg",
			    "vcp_cfgreg_core0",
			    "vcp_cfgreg_core1",
			    "vcp_bus_tracker",
			    "vcp_l1creg",
			    "vcp_cfgreg_sec",
			    "vcp_cfgreg_mmu",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 617 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 618 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 619 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 621 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 622 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "wdt",
				  "reserved",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_256MB1>;
		mediatek,smi = <&smi_mdp_subcommon0>;

		core_0 = "enable";
		vcp_sramSize = <0x00040000>;
		vcp_dramSize = <0x00800000>;
		core_nums = <1>;	/* core number */
		twohart = <1>;		/* two hart arch */
		femter_ck = <8>;	/* clk table fmeter f_fmmup_ck */
		mbox_count = <5>;
		/* id, mbox, send_size*/
		send_table =
		< 0 0 18>,/* IPI_OUT_VDEC_1 */
		< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
		< 3 1  1>,/* IPI_OUT_TEST_0 */
		< 9 2 18>,/* IPI_OUT_VENC_0 */
		<11 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
		<13 3  2>,/* IPI_OUT_C_SLEEP_1 */
		<14 3  1>,/* IPI_OUT_TEST_1 */
		<15 3  6>,/* IPI_OUT_LOGGER_CTRL */
		<16 3  2>,/* IPI_OUT_VCPCTL_1 */
		<21 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

		/* id, mbox, recv_size, recv_opt */
		recv_table =
		< 1 0 18 0>,/* IPI_IN_VDEC_1 */
		< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
		< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
		< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
		<10 2 18 0>,/* IPI_IN_VENC_0 */
		<12 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
		<13 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
		<17 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
		<18 3  6 0>,/* IPI_IN_LOGGER_CTRL */
		<19 3  1 0>,/* IPI_IN_VCP_READY_1 */
		<20 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
		<22 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

		vcp_mem_key = "mediatek,reserve-memory-vcp_share";
		vcp_mem_tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
			      <1 0x8000>, /* VENC_MEM_ID 32KB */
			      <2 0x180000>, /* LOGGER 1MB 512KB*/
			      <3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
			      <4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
			      <5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
			      <6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
			      <7 0x100000>; /* GCE_MEM_ID 256*4KB */

		power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_PROC_DORMANT>;
		clocks = <&topckgen_clk CLK_TOP_MMUP_SEL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>;
		clock-names = "mmup-sel", "mmup-clk", "mmup-26m";
	};

	vcp_iommu_vdec {
		vcp-support = <2>;
		compatible =  "mediatek,vcp-io-vdec";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_512MB1>;
	};

	vcp_iommu_venc {
		vcp-support = <3>;
		compatible =  "mediatek,vcp-io-venc";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_512MB2>;
	};

	vcp_iommu_work {
		vcp-support = <4>;
		compatible = "mediatek,vcp-io-work";
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		iommus = <&disp_iommu M4U_LARB33_VIDEO_UP_256MB2>;
	};

	vcu: vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0>;
		mediatek,vcuname = "vcu";
		mediatek,vcu-off = <1>;
		reg = <0 0x16000000 0 0x40000>,	    /* VDEC_BASE */
			 <0 0x17020000 0 0x10000>,  /* VENC_BASE */
			 <0 0x17820000 0 0x10000>,  /* VENC_C1_BASE */
			 <0 0x14006000 0 0x1000>,  /* DISP_WDMA0_BASE */
			 <0 0x14106000 0 0x1000>;  /* DISP_WDMA1_BASE */
		iommus = <&disp_iommu M4U_LARB4_PORT0>,
			<&disp_iommu M4U_LARB4_PORT1>,
			<&disp_iommu M4U_LARB4_PORT2>,
			<&disp_iommu M4U_LARB4_PORT3>,
			<&disp_iommu M4U_LARB4_PORT4>,
			<&disp_iommu M4U_LARB4_PORT5>,
			<&disp_iommu M4U_LARB4_PORT5>,
			<&disp_iommu M4U_LARB4_PORT6>,
			<&disp_iommu M4U_LARB4_PORT7>,
			<&disp_iommu M4U_LARB4_PORT8>,
			<&disp_iommu M4U_LARB4_PORT9>,
			<&disp_iommu M4U_LARB4_PORT10>,
			<&disp_iommu M4U_LARB4_PORT11>,
			<&disp_iommu M4U_LARB4_PORT12>,
			<&disp_iommu M4U_LARB4_PORT13>,
			<&disp_iommu M4U_LARB4_PORT14>,
			<&disp_iommu M4U_LARB4_PORT15>;
		dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
	};

	vcu_iommu_venc {
		compatible =  "mediatek,vcu-io-venc";
		mediatek,vcuid = <0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB7_PORT0>,
			<&disp_iommu M4U_LARB7_PORT1>,
			<&disp_iommu M4U_LARB7_PORT2>,
			<&disp_iommu M4U_LARB7_PORT3>,
			<&disp_iommu M4U_LARB7_PORT4>,
			<&disp_iommu M4U_LARB7_PORT5>,
			<&disp_iommu M4U_LARB7_PORT6>,
			<&disp_iommu M4U_LARB7_PORT7>,
			<&disp_iommu M4U_LARB7_PORT8>,
			<&disp_iommu M4U_LARB7_PORT9>,
			<&disp_iommu M4U_LARB7_PORT10>,
			<&disp_iommu M4U_LARB7_PORT11>,
			<&disp_iommu M4U_LARB7_PORT12>,
			<&disp_iommu M4U_LARB7_PORT13>,
			<&disp_iommu M4U_LARB7_PORT14>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6879-vcodec-dec";
		mediatek,platform = "platform:mt6879";
		mediatek,ipm = <1>;
		reg = <0 0x16000000 0 0x1000>,		/* VDEC_BASE */
			<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
			<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
			<0 0x16021000 0 0x1000>,	/* VDEC_MC */
			<0 0x16023000 0 0x1000>,	/* VDEC_MV */
			<0 0x16025000 0 0x4000>;	/* VDEC_MISC */
		reg-names =
			"VDEC_BASE",
			"VDEC_SYS",
			"VDEC_VLD",
			"VDEC_MC",
			"VDEC_MV",
			"VDEC_MISC";
		iommus = <&disp_iommu M4U_LARB4_PORT0>,
			<&disp_iommu M4U_LARB4_PORT1>,
			<&disp_iommu M4U_LARB4_PORT2>,
			<&disp_iommu M4U_LARB4_PORT3>,
			<&disp_iommu M4U_LARB4_PORT4>,
			<&disp_iommu M4U_LARB4_PORT5>,
			<&disp_iommu M4U_LARB4_PORT5>,
			<&disp_iommu M4U_LARB4_PORT6>,
			<&disp_iommu M4U_LARB4_PORT7>,
			<&disp_iommu M4U_LARB4_PORT8>,
			<&disp_iommu M4U_LARB4_PORT9>,
			<&disp_iommu M4U_LARB4_PORT10>,
			<&disp_iommu M4U_LARB4_PORT11>,
			<&disp_iommu M4U_LARB4_PORT12>,
			<&disp_iommu M4U_LARB4_PORT13>,
			<&disp_iommu M4U_LARB4_PORT14>,
			<&disp_iommu M4U_LARB4_PORT15>;
		m4u-ports =
			<M4U_LARB4_PORT0>,
			<M4U_LARB4_PORT1>,
			<M4U_LARB4_PORT2>,
			<M4U_LARB4_PORT3>,
			<M4U_LARB4_PORT4>,
			<M4U_LARB4_PORT5>,
			<M4U_LARB4_PORT6>,
			<M4U_LARB4_PORT7>,
			<M4U_LARB4_PORT8>,
			<M4U_LARB4_PORT9>,
			<M4U_LARB4_PORT10>,
			<M4U_LARB4_PORT11>,
			<M4U_LARB33_VIDEO_UP_512MB1>,
			<M4U_LARB33_VIDEO_UP_512MB2>,
			<M4U_LARB33_VIDEO_UP_256MB1>,
			<M4U_LARB33_VIDEO_UP_256MB2>;
		m4u-port-names =
			"M4U_PORT_VDEC_MC",
			"M4U_PORT_VDEC_UFO",
			"M4U_PORT_VDEC_PP",
			"M4U_PORT_VDEC_PRED_RD",
			"M4U_PORT_VDEC_PRED_WR",
			"M4U_PORT_VDEC_PPWRAP",
			"M4U_PORT_VDEC_TILE",
			"M4U_PORT_VDEC_VLD",
			"M4U_PORT_VDEC_VLD2",
			"M4U_PORT_VDEC_AVC_MV",
			"M4U_PORT_VDEC_RG_CTRL_DMA",
			"M4U_PORT_VDEC_UFO_ENC",
			"M4U_PORT_VIDEO_UP_1",
			"M4U_PORT_VIDEO_UP_2",
			"M4U_PORT_VIDEO_UP_3",
			"M4U_PORT_VIDEO_UP_4";
		mediatek,larbs = <&smi_larb4>;
		interrupts = <GIC_SPI 561 IRQ_TYPE_LEVEL_HIGH 0>;
		//dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_VDE0>;
		mediatek,vcu = <&vcu>;
		clocks =
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
		clock-names =
			"CORE_MT_CG_VDEC0";
		mediatek,clock-parents = <4 3>;
		operating-points-v2 = <&opp_table_vdec>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects = <&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT6)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT7)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT8)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT9)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT10)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT11)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(4) &mmqos SLAVE_COMMON(0)>;
		interconnect-names = "path_vdec_mc", "path_vdec_ufo",
					"path_vdec_pp", "path_vdec_pred_rd",
					"path_vdec_pred_wr", "path_vdec_ppwrap",
					"path_vdec_tile", "path_vdec_vld",
					"path_vdec_vld2", "path_vdec_avc_mv",
					"path_vdec_rg_ctrl_dma","path_vdec_ufo_c",
					"path_larb4";
		interconnect-num = <13>;
		throughput-op-rate-thresh = <120>;
		throughput-min = <218000000>;
		throughput-normal-max = <416000000>;
		profile-duration = <60 2000>;
		profile-target = <15 25 30 50 60 90 120 150 180 240 480>;
		max-op-rate-table =
			<877088845 921600 60 3686400 60 8847360 30>, /* MPEG4 */
			<826757197 921600 60 3686400 60 8847360 30>, /* MPEG1 */
			<843534413 921600 60 3686400 60 8847360 30>, /* MPEG2 */
			<859189832 921600 60 3686400 17 8847360 5>, /* H.263 */
			<875967048 921600 60 3686400 60 8847360 30>, /* H.264 */
			<826496577 921600 60 3686400 60 8847360 30>, /* H.264 */
			<1129727304 921600 60 3686400 60 8847360 30>, /* HEVC */
			<892744264 921600 60 3686400 60 8847360 30>, /* H.265 */
			<1179206984 262144 550 2097152 550 8847360 60>, /* HEIF */
			<808996950 921600 60 3686400 60 8847360 30>, /* VP8 */
			<809062486 921600 60 3686400 60 8847360 30>, /* VP9 */
			<808539713 921600 60 3686400 60 8847360 30>; /* AV1 */
		throughput-table =
			<877088845 0 478 478>, /* MPEG4 */
			<826757197 0 417 417>, /* MPEG1 */
			<843534413 0 417 417>, /* MPEG2 */
			<859189832 0 478 478>, /* H.263 */
			<875967048 0 298 298>, /* H.264 */
			<826496577 0 298 298>, /* H.264 */
			<1129727304 0 298 298>, /* HEVC */
			<892744264 0 298 298>, /* H.265 */
			<1179206984 0 298 298>, /* HEIF */
			<808996950 0 417 417>, /* VP8 */
			<809062486 0 298 298>, /* VP9 */
			<808539713 0 298 298>; /* AV1 */
		bandwidth-table =
			<3 840>,
			<3 70>,
			<2 550>,
			<5 10>,
			<5 10>,
			<5 0>,
			<5 0>,
			<0 26>,
			<0 26>,
			<5 26>,
			<5 20>,
			<3 66>,
			<6 4>;
	};

	vdec_fmt: vdec_fmt@16080000 {
		compatible = "mediatek-vdec-fmt";
		mediatek,fmtname = "vdec-fmt";
		reg = <0 0x16080000 0 0x1000>, /* mini_mdp0_rdma */
			<0 0x16081000 0 0x1000>, /* mini_mdp0_wdma */
			<0 0x1602f000 0 0x10000>; /* VDEC_SOC_GCON */
		clocks = <&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>,
			<&vdec_gcon_base_clk CLK_VDE2_MINI_MDP_CKEN_CFG_RG>;
		clock-names = "MT_CG_VDEC", "MT_CG_MINI_MDP";
		mediatek,fmt_gce_th_num = <1>; /* FMT GCE HW THREAD NUM */
		mediatek,fmt_rdma_swwa = <1>; /* FMT RDMA need SW workaround */
		mboxes = <&gce_m 6 2000 CMDQ_THR_PRIO_1>,
				<&gce_m 7 2000 CMDQ_THR_PRIO_1>;
		/* rdma0_sw_rst_done_eng_event */
		rdma0_sw_rst_done_eng =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_RDMA_SW_RST_DONE_ENG_EVENT>;
		/* rdma0_tile_done */
		rdma0_tile_done =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_RDMA_TILE_DONE>;
		/* wdma0_sw_rst_done_eng_event */
		wdma0_sw_rst_done_eng =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_WDMA_SW_RST_DONE_ENG_EVENT>;
		/* wdma0_tile_done */
		wdma0_tile_done =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP0_WDMA_TILE_DONE>;
		/* rdma1_sw_rst_done_eng_event */
		rdma1_sw_rst_done_eng =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_RDMA_SW_RST_DONE_ENG_EVENT>;
		/* rdma1_tile_done */
		rdma1_tile_done =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_RDMA_TILE_DONE>;
		/* wdma1_sw_rst_done_eng_event */
		wdma1_sw_rst_done_eng =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_WDMA_SW_RST_DONE_ENG_EVENT>;
		/* wdma1_tile_done */
		wdma1_tile_done =
		/bits/ 16 <CMDQ_EVENT_VDEC_FMT_MDP1_WDMA_TILE_DONE>;
		gce-gpr = <GCE_GPR_R10>;
		iommus = <&disp_iommu M4U_LARB4_PORT12>,
				<&disp_iommu M4U_LARB4_PORT13>,
				<&disp_iommu M4U_LARB4_PORT14>,
				<&disp_iommu M4U_LARB4_PORT15>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_VDE0>;
		mediatek,larbs = <&smi_larb4>;
		operating-points-v2 = <&opp_table_vdec>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects =
		<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT12) &mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT13) &mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT14) &mmqos SLAVE_COMMON(0)>,
		<&mmqos MASTER_LARB_PORT(M4U_LARB4_PORT15) &mmqos SLAVE_COMMON(0)>;
		interconnect-names = "path_mini_mdp_r0",
					"path_mini_mdp_w0",
					"path_mini_mdp_r1",
					"path_mini_mdp_w1";
		m4u-ports =
			<M4U_LARB4_PORT12>,
			<M4U_LARB4_PORT13>,
			<M4U_LARB4_PORT14>,
			<M4U_LARB4_PORT15>;
	};
	venc@17000000 {
		compatible = "mediatek,mt6879-vcodec-enc";
		mediatek,platform = "platform:mt6879";
		mediatek,ipm = <1>;
		reg = <0 0x17020000 0 0x2000>,
			  <0 0x17820000 0 0x20000>;
		reg-names =
			"VENC_SYS",
			"VENC_C1_SYS";
		iommus = <&disp_iommu M4U_LARB7_PORT0>,
			<&disp_iommu M4U_LARB7_PORT1>,
			<&disp_iommu M4U_LARB7_PORT2>,
			<&disp_iommu M4U_LARB7_PORT3>,
			<&disp_iommu M4U_LARB7_PORT4>,
			<&disp_iommu M4U_LARB7_PORT5>,
			<&disp_iommu M4U_LARB7_PORT6>,
			<&disp_iommu M4U_LARB7_PORT7>,
			<&disp_iommu M4U_LARB7_PORT8>,
			<&disp_iommu M4U_LARB7_PORT9>,
			<&disp_iommu M4U_LARB7_PORT10>,
			<&disp_iommu M4U_LARB7_PORT11>,
			<&disp_iommu M4U_LARB7_PORT12>,
			<&disp_iommu M4U_LARB7_PORT13>,
			<&disp_iommu M4U_LARB7_PORT14>;
		mediatek,larbs = <&smi_larb7>;
		interrupts = <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH 0>;
		//dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_VEN0>;
		mediatek,vcu = <&vcu>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
		clock-names =
			"MT_CG_VENC0";
		operating-points-v2 = <&opp_table_venc>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects = <&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT3)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT10)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT11)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT12)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT13)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT14)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(7) &mmqos SLAVE_COMMON(0)>;
		interconnect-names = "path_venc_rcpu", "path_venc_rec",
				"path_venc_bsdma", "path_venc_sub_w_luma",
				"path_venc_sv_comv", "path_venc_rd_comv",
				"path_venc_sub_r_luma", "path_venc_cur_luma",
				"path_venc_cur_chroma", "venc_ref_luma",
				"path_venc_ref_chroma", "path_larb7";
		interconnect-num = <12>;
		throughput-op-rate-thresh = <120>;
		throughput-min = <250000000>;
		throughput-normal-max = <458000000>;
		throughput-config-offset = <2>;
		throughput-table =
			<875967048 4 860 1415>, /* H.264 */
			<875967048 5 766 1151>,
			<875967048 12 413 512>,
			<1129727304 0 3333 3568>, /* HEVC */
			<1129727304 1 3050 3465>,
			<1129727304 2 2484 3703>,
			<1129727304 4 1780 2889>,
			<1129727304 7 1597 2843>,
			<1129727304 9 1314 1595>,
			<892744264 0 3333 3568>, /* H.265 */
			<892744264 1 3050 3465>,
			<892744264 2 2484 3703>,
			<892744264 4 1780 2889>,
			<892744264 7 1597 2843>,
			<892744264 9 1314 1595>,
			<1179206984 0 3333 3568>, /* HEIF */
			<1179206984 1 3050 3465>,
			<1179206984 2 2484 3703>,
			<1179206984 4 1780 2889>,
			<1179206984 7 1597 2843>,
			<1179206984 9 1314 1595>;
		config-table =
			<875967048 243000 4 4>, /* H.264 */
			<875967048 486000 5 5>,
			<875967048 972000 12 12>,
			<1129727304 243000 2 0>, /* HEVC*/
			<1129727304 486000 4 1>,
			<1129727304 972000 9 7>,
			<892744264 243000 2 0>, /* H.265 */
			<892744264 486000 4 1>,
			<892744264 972000 9 7>,
			<1179206984 243000 2 0>, /* HEIF */
			<1179206984 486000 4 1>,
			<1179206984 972000 9 7>,
			<1179206984 4294967295 9 7>;

		bandwidth-table =
			<4 10>,
			<3 298>, /* worst case 4K30: 256*458/413 * 1.5 * 0.7 */
			<0 20>,
			<5 47>,
			<5 4>,
			<5 16>,
			<3 47>,
			<1 284>,
			<2 142>,
			<1 0>, /* ufo for all resolution, should be zero */
			<2 1192>, /* worst case 4K30: 256*458/413 * 1.5 * 4 * 0.7 */
			<6 7>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,mtk-jpgenc";
		reg = <0 0x17030000 0 0x10000>;
		interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>;
		clock-names = "jpgenc";
		power-domains = <&scpsys MT6879_POWER_DOMAIN_VEN0>;
		mediatek,larb = <&smi_larb7>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB7_PORT6>,
				 <&disp_iommu M4U_LARB7_PORT7>,
				 <&disp_iommu M4U_LARB7_PORT8>,
				 <&disp_iommu M4U_LARB7_PORT9>;
		interconnects = <&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB7_PORT9)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "path_jpegenc_y_rdma",
				"path_jpegenc_c_rmda",
				"path_jpegenc_q_table",
				"path_jpegenc_bsdma";
		operating-points-v2 = <&opp_table_venc>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
	};

	disp_pwm: disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0",
				"mediatek,mt6879-disp-pwm";
		reg = <0 0x1100e000 0 0x1000>;
		interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH 0>;
		#pwm-cells = <2>;
		clocks = <&pericfg_ao_clk CLK_PERAOP_DISP_PWM0>,
			<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_OSC_D4>;
		clock-names = "main", "mm", "pwm_src";
	};

	dispsys_config: dispsys_config@14000000 {
		compatible = "mediatek,mt6879-disp";
		mediatek,mml = <&mmlsys_config>;
		reg = <0 0x14000000 0 0x1000>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB1_PORT1>;
		fake-engine = <&smi_larb0 M4U_LARB0_PORT5>,
			<&smi_larb1 M4U_LARB1_PORT7>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_DISPSYS_CONFIG>,
			   <&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
			   <&dispsys_config_clk CLK_MM_SIG_EMI>;
		clock-num = <3>;
		operating-points-v2 = <&opp_table_disp>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		interconnects = <&mmqos SLAVE_LARB(30) &mmqos SLAVE_COMMON(0)>;
		interconnect-names = "disp_hrt_qos";

		/* define threads, see mt6879-gce.h */
		mediatek,mailbox-gce = <&gce>;
		mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
			<&gce 1 0 CMDQ_THR_PRIO_4>,
			<&gce 2 0 CMDQ_THR_PRIO_4>,
			<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			<&gce 4 0 CMDQ_THR_PRIO_4>,
			<&gce 6 0 CMDQ_THR_PRIO_3>;

		gce-client-names = "CLIENT_CFG0",
			"CLIENT_CFG1",
			"CLIENT_CFG2",
			"CLIENT_TRIG_LOOP0",
			"CLIENT_SUB_CFG0",
			"CLIENT_DSI_CFG0";

		gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
			<&gce 0x14010000 SUBSYS_1401XXXX>,
			<&gce 0x14020000 SUBSYS_1402XXXX>;

		gce-event-names = "disp_mutex0_eof",
			"disp_token_stream_dirty0",
			"disp_wait_dsi0_te",
			"disp_token_stream_eof0",
			"disp_dsi0_eof",
			"disp_token_esd_eof0",
			"disp_rdma0_eof0",
			"disp_wdma0_eof0",
			"disp_token_stream_block0",
			"disp_token_cabc_eof0",
			"disp_wdma0_eof2",
			"disp_wdma1_eof2",
			"disp_dsi0_sof0",
			"disp_token_disp_va_start0",
			"disp_token_disp_va_end0",
			"disp_token_disp_va_start2",
			"disp_token_disp_va_end2";

		gce-events =
			<&gce CMDQ_EVENT_MMSYS_STREAM_DONE_ENG_EVENT_0>,
			<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
			<&gce CMDQ_EVENT_MMSYS_DSI0_TE_ENG_EVENT>,
			<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
			<&gce CMDQ_EVENT_MMSYS_DSI0_FRAME_DONE>,
			<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
			<&gce CMDQ_EVENT_MMSYS_DISP_RDMA0_FRAME_DONE>,
			<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
			<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
			<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
			<&gce CMDQ_EVENT_MMSYS_DISP_WDMA0_FRAME_DONE>,
			<&gce CMDQ_EVENT_MMSYS_DISP_WDMA1_FRAME_DONE>,
			<&gce CMDQ_EVENT_MMSYS_DISP_DSI0_SOF>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
			<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>;

		helper-name = "MTK_DRM_OPT_STAGE",
			"MTK_DRM_OPT_USE_CMDQ",
			"MTK_DRM_OPT_USE_M4U",
			"MTK_DRM_OPT_MMQOS_SUPPORT",
			"MTK_DRM_OPT_MMDVFS_SUPPORT",
			"MTK_DRM_OPT_SODI_SUPPORT",
			"MTK_DRM_OPT_IDLE_MGR",
			"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
			"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
			"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
			"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
			"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
			"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
			"MTK_DRM_OPT_MET_LOG",
			"MTK_DRM_OPT_USE_PQ",
			"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
			"MTK_DRM_OPT_ESD_CHECK_SWITCH",
			"MTK_DRM_OPT_PRESENT_FENCE",
			"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
			"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
			"MTK_DRM_OPT_HRT",
			"MTK_DRM_OPT_HRT_MODE",
			"MTK_DRM_OPT_DELAYED_TRIGGER",
			"MTK_DRM_OPT_OVL_EXT_LAYER",
			"MTK_DRM_OPT_AOD",
			"MTK_DRM_OPT_RPO",
			"MTK_DRM_OPT_DUAL_PIPE",
			"MTK_DRM_OPT_DC_BY_HRT",
			"MTK_DRM_OPT_OVL_WCG",
			"MTK_DRM_OPT_OVL_SBCH",
			"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
			"MTK_DRM_OPT_MET",
			"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
			"MTK_DRM_OPT_VP_PQ",
			"MTK_DRM_OPT_GAME_PQ",
			"MTK_DRM_OPT_MMPATH",
			"MTK_DRM_OPT_HBM",
			"MTK_DRM_OPT_VDS_PATH_SWITCH",
			"MTK_DRM_OPT_LAYER_REC",
			"MTK_DRM_OPT_CLEAR_LAYER",
			"MTK_DRM_OPT_LFR",
			"MTK_DRM_OPT_SF_PF",
			"MTK_DRM_OPT_DYN_MIPI_CHANGE",
			"MTK_DRM_OPT_PRIM_DUAL_PIPE",
			"MTK_DRM_OPT_MSYNC2_0",
			"MTK_DRM_OPT_VIRTUAL_DISP",
			"MTK_DRM_OPT_MML_PRIMARY";

		helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
			<1>, /*MTK_DRM_OPT_USE_CMDQ*/
			<1>, /*MTK_DRM_OPT_USE_M4U*/
			<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
			<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
			<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
			<1>, /*MTK_DRM_OPT_IDLE_MGR*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
			<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
			<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
			<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
			<0>, /*MTK_DRM_OPT_MET_LOG*/
			<1>, /*MTK_DRM_OPT_USE_PQ*/
			<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
			<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
			<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
			<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
			<1>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
			<1>, /*MTK_DRM_OPT_HRT*/
			<1>, /*MTK_DRM_OPT_HRT_MODE*/
			<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
			<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
			<0>, /*MTK_DRM_OPT_AOD*/
			<1>, /*MTK_DRM_OPT_RPO*/
			<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
			<0>, /*MTK_DRM_OPT_OVL_WCG*/
			<0>, /*MTK_DRM_OPT_OVL_SBCH*/
			<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
			<0>, /*MTK_DRM_OPT_MET*/
			<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
			<0>, /*MTK_DRM_OPT_VP_PQ*/
			<0>, /*MTK_DRM_OPT_GAME_PQ*/
			<0>, /*MTK_DRM_OPT_MMPATH*/
			<0>, /*MTK_DRM_OPT_HBM*/
			<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
			<0>, /*MTK_DRM_OPT_LAYER_REC*/
			<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
			<1>, /*MTK_DRM_OPT_LFR*/
			<0>, /*MTK_DRM_OPT_SF_PF*/
			<1>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
			<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_MSYNC2_0*/
			<1>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
			<1>; /*MTK_DRM_OPT_MML_PRIMARY*/
	};

	disp_mutex0: disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0",
					"mediatek,mt6879-disp-mutex";
		mediatek,mml = <&mmlsys_config>;
		reg = <0 0x14001000 0 0x1000>;
		interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
	};

	disp_ovl0: disp_ovl0@14002000 {
		compatible = "mediatek,disp_ovl0",
					"mediatek,mt6879-disp-ovl";
		reg = <0 0x14002000 0 0x1000>;
		interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB0_PORT2>,
			<&disp_iommu M4U_LARB0_PORT1>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT2)
					&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "DDP_COMPONENT_OVL0_qos",
					"DDP_COMPONENT_OVL0_fbdc_qos",
					"DDP_COMPONENT_OVL0_hrt_qos";
	};

	disp_ovl0_2l: disp_ovl0_2l@14003000 {
		compatible = "mediatek,disp_ovl0_2l",
					"mediatek,mt6879-disp-ovl";
		reg = <0 0x14003000 0 0x1000>;
		interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0_2L>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB1_PORT1>,
			<&disp_iommu M4U_LARB1_PORT0>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT1)
					&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
					"DDP_COMPONENT_OVL0_2L_fbdc_qos",
					"DDP_COMPONENT_OVL0_2L_hrt_qos";
	};

	disp_ovl1_2l: disp_ovl1_2l@14004000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0 0x14004000 0 0x1000>;
		interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0_2L_NWCG>;
	};

	disp_rsz0: disp_rsz0@14005000 {
		compatible = "mediatek,disp_rsz0",
			"mediatek,mt6879-disp-rsz";
		reg = <0 0x14005000 0 0x1000>;
		interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
	};

	disp_rdma0: disp_rdma0@14006000 {
		compatible = "mediatek,disp_rdma0",
			"mediatek,mt6879-disp-rdma";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_RDMA0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB0_PORT3>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT3)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB0_PORT3)
					&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "DDP_COMPONENT_RDMA0_qos",
					"DDP_COMPONENT_RDMA0_hrt_qos";
	};

	disp_tdshp0: disp_tdshp@14007000 {
		compatible = "mediatek,disp_tdshp0",
			"mediatek,mt6879-disp-tdshp";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP0>;
	};

	disp_c3d0: disp_c3d@14008000 {
		compatible = "mediatek,disp_c3d0",
			"mediatek,mt6879-disp-c3d";
		reg = <0 0x14008000 0 0x1000>;
		interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_C3D0>;
	};

	disp_color0: disp_color0@14009000 {
		compatible = "mediatek,disp_color0",
			"mediatek,mt6879-disp-color";
		reg = <0 0x14009000 0 0x1000>;
		interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
	};

	disp_ccorr0: disp_ccorr0@1400a000 {
		compatible = "mediatek,disp_ccorr0",
			"mediatek,mt6879-disp-ccorr";
		reg = <0 0x1400a000 0 0x1000>;
		interrupts = <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
		ccorr_bit = <13>;
		ccorr_num_per_pipe = <2>;
		ccorr_linear_per_pipe = <0x10>;
	};

	disp_ccorr1: disp_ccorr1@1400b000 {
		compatible = "mediatek,disp_ccorr1",
			"mediatek,mt6879-disp-ccorr";
		reg = <0 0x1400b000 0 0x1000>;
		interrupts = <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR1>;
	};

	disp_aal0: disp_aal0@1400d000 {
		compatible = "mediatek,disp_aal0",
			"mediatek,mt6879-disp-aal";
		reg = <0 0x1400d000 0 0x1000>;
		interrupts = <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
		mtk_aal_support = <1>;
		mtk_dre30_support = <0>;
	};

	disp_gamma0: disp_gamma0@1400e000 {
		compatible = "mediatek,disp_gamma0",
			"mediatek,mt6879-disp-gamma";
		reg = <0 0x1400e000 0 0x1000>;
		interrupts = <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
		gamma_data_mode = <2>;
		color_protect_red = <0>;
		color_protect_green = <0>;
		color_protect_blue = <0>;
		color_protect_white = <0>;
		color_protect_black = <0>;
		color_protect_lsb = <0>;
	};

	disp_postmask0: disp_postmask0@1400f000 {
		compatible = "mediatek,disp_postmask0",
			"mediatek,mt6879-disp-postmask";
		reg = <0 0x1400f000 0 0x1000>;
		interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB0_PORT0>;
	};

	disp_dither0: disp_dither0@14010000 {
		compatible = "mediatek,disp_dither0",
			"mediatek,mt6879-disp-dither";
		reg = <0 0x14010000 0 0x1000>;
		interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
		pure_clr_det = <0>;
		pure_clr_num = <7>;
		pure_clr_rgb = <255 0 0
			0 255 0
			0 0 255
			255 255 0
			255 0 255
			0 255 255
			255 255 255>;
	};

	disp_chist0: disp_chist@14011000 {
		compatible = "mediatek,disp_chist0",
			"mediatek,mt6879-disp-chist";
		reg = <0 0x14011000 0 0x1000>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_CHIST0>;
	};

	disp_cm0: disp_cm0@14013000 {
		compatible = "mediatek,disp_cm0",
			"mediatek,mt6879-disp-cm";
		reg = <0 0x14013000 0 0x1000>;
		interrupts = <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_CM0>;
	};

	disp_spr0: disp_spr0@14014000 {
		compatible = "mediatek,disp_spr0",
			"mediatek,mt6879-disp-spr";
		reg = <0 0x14014000 0 0x1000>;
		interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_SPR0>;
	};

	disp_dsc_wrap0: disp_dsc_wrap0@14015000 {
		compatible = "mediatek,disp_dsc_wrap",
					"mediatek,mt6879-disp-dsc";
		reg = <0 0x14015000 0 0x1000>;
		interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>;
	};

	disp_merge0: disp_merge0@14016000 {
		compatible = "mediatek,disp_merge0";
		reg = <0 0x14016000 0 0x1000>;
		interrupts = <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_MERGE0>;
	};

	mipi_tx_config0: mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0",
					"mediatek,mt6879-mipi-tx";
		reg = <0 0x11e50000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx0_pll";
	};

	dsi0: dsi@14017000 {
		compatible = "mediatek,dsi0",
					"mediatek,mt6879-dsi";
		reg = <0 0x14017000 0 0x1000>;
		interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH 0>;
		phys = <&mipi_tx_config0>;
		phy-names = "dphy";
		clocks = <&dispsys_config_clk CLK_MM_DISP_DSI0>,
			<&dispsys_config_clk CLK_MM_DSI_CLK>,
			<&mipi_tx_config0>;
		clock-names = "engine", "digital", "hs";
	};

	dsi_te: dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
	};

	disp_wdma0: disp_wdma0@14018000 {
		compatible = "mediatek,disp_wdma0",
					"mediatek,mt6879-disp-wdma";
		reg = <0 0x14018000 0 0x1000>;
		interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA0>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB1_PORT5>;
	};

	disp_ufbc_wdma: disp_ufbc_wdma@14019000 {
		compatible = "mediatek,disp_ufbc_wdma";
		reg = <0 0x14019000 0 0x10000>;
		interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_UFBC_WDMA0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB0_PORT4>;
	};

	disp_ovl0_2l_nwcg: disp_ovl0_2l_nwcg@1401a000 {
		compatible = "mediatek,disp_ovl0_2l_nwcg",
				"mediatek,mt6879-disp-ovl";
		interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0_2L_NWCG>;
		reg = <0 0x1401a000 0 0x1000>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB1_PORT3>,
			 <&disp_iommu M4U_LARB1_PORT2>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT3)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT3)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB1_PORT3)
					&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "DDP_COMPONENT_OVL0_2L_NWCG_qos",
					"DDP_COMPONENT_OVL0_2L_NWCG_fbdc_qos",
					"DDP_COMPONENT_OVL0_2L_NWCG_hrt_qos";
	};

	disp_rdma1: disp_rdma1@1401c000 {
		compatible = "mediatek,disp_rdma1",
					"mediatek,mt6879-disp-rdma";
		reg = <0 0x1401c000 0 0x1000>;
		interrupts = <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_RDMA1>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB1_PORT4>;
	};

	disp_wdma1: disp_wdma1@1401f000 {
		compatible = "mediatek,disp_wdma1",
					"mediatek,mt6879-disp-wdma";
		reg = <0 0x1401f000 0 0x1000>;
		interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA1>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB1_PORT6>;
	};

	disp_sec {
		compatible = "mediatek,disp_sec";
		sw_sync_token_tzmp_disp_wait = <CMDQ_SYNC_TOKEN_TZMP_DISP_WAIT>;
		sw_sync_token_tzmp_disp_set = <CMDQ_SYNC_TOKEN_TZMP_DISP_SET>;
		mboxes = <&gce_sec 8 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_4>;
	};

	pd_adapter: pd_adapter {
		compatible = "mediatek,pd_adapter";
		boot_mode = <&chosen>;
		adapter_name = "pd_adapter";
		force_cv;
		phys = <&u2port0 PHY_TYPE_USB2>;
		phy-names = "usb2-phy";
	};

	flashlight_core: flashlight_core {
		compatible = "mediatek,flashlight_core";
	};

	mtk_composite_v4l2_1: mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	mtk_composite_v4l2_2: mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	mtk_ctd: mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		bc12 = <&mt6375_chg>;
		bc12_sel = <0>;
	};

	subpmic_pmu_eint:subpmic_pmu_eint {
	};

	smart_pa: smart_pa {
	};

	afe: mt6879-afe-pcm@1e100000 {
		compatible = "mediatek,mt6879-sound";
		reg = <0 0x1e100000 0 0x2000>;
		interrupts = <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH 0>;
		topckgen = <&topckgen_clk>;
		apmixedsys = <&apmixedsys_clk>;
		infracfg = <&infracfg_ao_clk>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_AUDIO>;
		clocks = <&afe_clk CLK_AFE_AFE>,
			<&afe_clk CLK_AFE_DAC>,
			<&afe_clk CLK_AFE_DAC_PREDIS>,
			<&afe_clk CLK_AFE_ADC>,
			<&afe_clk CLK_AFE_ADDA6_ADC>,
			<&afe_clk CLK_AFE_22M>,
			<&afe_clk CLK_AFE_24M>,
			<&afe_clk CLK_AFE_APLL_TUNER>,
			<&afe_clk CLK_AFE_APLL2_TUNER>,
			<&afe_clk CLK_AFE_TDM>,
			<&afe_clk CLK_AFE_ADDA6_ADC>,
			<&afe_clk CLK_AFE_NLE>,
			<&afe_clk CLK_AFE_DAC_HIRES>,
			<&afe_clk CLK_AFE_ADC_HIRES>,
			<&afe_clk CLK_AFE_ADC_HIRES_TML>,
			<&afe_clk CLK_AFE_ADDA6_ADC_HIRES>,
			<&afe_clk CLK_AFE_3RD_DAC>,
			<&afe_clk CLK_AFE_3RD_DAC_PREDIS>,
			<&afe_clk CLK_AFE_3RD_DAC_TML>,
			<&afe_clk CLK_AFE_3RD_DAC_HIRES>,
			<&apmixedsys_clk CLK_APMIXED_APLL1>,
			<&apmixedsys_clk CLK_APMIXED_APLL2>,
			<&topckgen_clk CLK_TOP_AUDIO_SEL>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
			<&topckgen_clk CLK_TOP_AUD_1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1>,
			<&topckgen_clk CLK_TOP_AUD_2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen_clk CLK_TOP_APLL1_D4>,
			<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen_clk CLK_TOP_APLL2_D4>,
			<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S6_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S7_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S8_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S9_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV5>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV6>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV7>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV8>,
			<&topckgen_clk CLK_TOP_APLL12_CK_DIV9>,
			<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
			<&topckgen_clk CLK_TOP_TCK_26M_MX9>;

		clock-names = "aud_afe_clk",
			"aud_dac_clk",
			"aud_dac_predis_clk",
			"aud_adc_clk",
			"aud_adda6_adc_clk",
			"aud_apll22m_clk",
			"aud_apll24m_clk",
			"aud_apll1_tuner_clk",
			"aud_apll2_tuner_clk",
			"aud_tdm_clk",
			"aud_tml_clk",
			"aud_nle",
			"aud_dac_hires_clk",
			"aud_adc_hires_clk",
			"aud_adc_hires_tml",
			"aud_adda6_adc_hires_clk",
			"aud_3rd_dac_clk",
			"aud_3rd_dac_predis_clk",
			"aud_3rd_dac_tml",
			"aud_3rd_dac_hires_clk",
			"aud_clk_apmixed_apll1",
			"aud_clk_apmixed_apll2",
			"top_mux_audio",
			"top_mux_audio_int",
			"top_mainpll_d4_d4",
			"top_mux_aud_1",
			"top_apll1_ck",
			"top_mux_aud_2",
			"top_apll2_ck",
			"top_mux_aud_eng1",
			"top_apll1_d4",
			"top_mux_aud_eng2",
			"top_apll2_d4",
			"top_i2s0_m_sel",
			"top_i2s1_m_sel",
			"top_i2s2_m_sel",
			"top_i2s3_m_sel",
			"top_i2s4_m_sel",
			"top_i2s5_m_sel",
			"top_i2s6_m_sel",
			"top_i2s7_m_sel",
			"top_i2s8_m_sel",
			"top_i2s9_m_sel",
			"top_apll12_div0",
			"top_apll12_div1",
			"top_apll12_div2",
			"top_apll12_div3",
			"top_apll12_div4",
			"top_apll12_divb",
			"top_apll12_div5",
			"top_apll12_div6",
			"top_apll12_div7",
			"top_apll12_div8",
			"top_apll12_div9",
			"top_mux_audio_h",
			"top_clk26m_clk";
	};

	audio_sram@1e102000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x1e102000 0 0x18000>;
		prefer_mode = <0>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	btcvsd_snd: mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg=<0 0x18830000 0 0x2000>, /*PKV_PHYSICAL_BASE*/
			<0 0x18840000 0 0x20000>; /*SRAM_BANK2*/
		interrupts = <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH 0>;
		mediatek,infracfg = <&infracfg_ao_clk>;
		/*INFRA MISC, conn_bt_cvsd_mask*/
		/*cvsd_mcu_read, write, packet_indicator*/
		mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <1>;
	};

	snd_scp_ultra: snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x7>;
		scp_ultra_ul_memif_id = <0xf>;
	};

	sound: sound {
		compatible = "mediatek,mt6879-mt6368-sound";
		/* mediatek,snd_audio_dsp = <&snd_audio_dsp>; */
		mediatek,headset-codec = <&accdet>;
		mediatek,platform = <&afe>;
	};

		clkmgr: syscon@50000000 {
			compatible = "mediatek,ktf-clkmgr-clk", "syscon";
			reg = <0 0x50000000 0 0x1000>;
			#clock-cells = <1>;
		};

		ktf-clkmgr-test {
			compatible = "mediatek,ktf-clkmgr-test";
			clocks = <&clkmgr 0>,
				 <&clkmgr 1>,
				 <&clkmgr 2>,
				 <&clkmgr 3>,
				 <&clkmgr 4>,
				 <&clkmgr 5>,
				 <&clkmgr 6>,
				 <&clkmgr 7>,
				 <&clkmgr 15>;
			clock-names = "pll_d2", "pll_d4", "mux0", "mux1",
				      "gate_sc", "gate_sc_inv", "gate_nsc",
				      "gate_nsc_inv", "pll";

			power-domains = <&scpsys MT6879_POWER_DOMAIN_CONN>;
		};


	dvfsrc: dvfsrc@1c00f000 {
		compatible = "mediatek,mt6879-dvfsrc";
		reg = <0 0x1c00f000 0 0x1000>,
			<0 0x1c001000 0 0x1000>;
		reg-names = "dvfsrc", "spm";
		#interconnect-cells = <1>;

		dvfsrc_vcore: dvfsrc-vcore {
			regulator-name = "dvfsrc-vcore";
			regulator-min-microvolt = <550000>;
			regulator-max-microvolt = <750000>;
			regulator-always-on;
		};
		dvfsrc_freq_opp7: opp7 {
			opp-peak-KBps = <0>;
		};
		dvfsrc_freq_opp6: opp6 {
			opp-peak-KBps = <2500000>;
		};
		dvfsrc_freq_opp5: opp5 {
			opp-peak-KBps = <3800000>;
		};
		dvfsrc_freq_opp4: opp4 {
			opp-peak-KBps = <5100000>;
		};
		dvfsrc_freq_opp3: opp3 {
			opp-peak-KBps = <5900000>;
		};
		dvfsrc_freq_opp2: opp2 {
			opp-peak-KBps = <7400000>;
		};
		dvfsrc_freq_opp1: opp1 {
			opp-peak-KBps = <10200000>;
		};
		dvfsrc_freq_opp0: opp0 {
			opp-peak-KBps = <13600000>;
		};

		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			vcore-supply = <&mt6363_vbuck2>;
			rc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_DBGIF
						&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>,
					<&dvfsrc_freq_opp2>,
					<&dvfsrc_freq_opp3>,
					<&dvfsrc_freq_opp4>,
					<&dvfsrc_freq_opp5>,
					<&dvfsrc_freq_opp6>;
		};

		dvfsrc-met {
			rc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_DBGIF
						&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-hrt-bw";
			compatible = "mediatek,dvfsrc-met";
		};
	};

	mtk_lpm: mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";

		logger-enable-states = "mcusysoff", "system_mem",
					"system_pll", "system_bus";

		irq-remain = <&edge_keypad>,
				<&level_btif_tx &level_btif_rx &level_bt>,
				<&level_usb_host>,
				<&level_apusys_rv>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1>;
		constraints = <&rc_bus26m &rc_syspll &rc_dram>,
				<&rc_cpu_buck_ldo>;
		spm-cond = <&spm_cond_cg &spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <16>; /* pll blocking index */

		power-gs = <0>;

		mcusys-cnt-chk = <1>;

		cpupm_sysram: cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
		};

		lpm_sysram: lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge_keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			level_bt: level_bt {
				target = <&bt>;
				value = <0 0 0 0>;
			};
			level_btif_tx: level_btif_tx {
				target = <&btif>;
				value = <0 1 0 0>;
			};
			level_btif_rx: level_btif_rx {
				target = <&btif>;
				value = <0 2 0 0>;
			};
			level_usb_host: level_usb_host {
				target = <&usb_host>;
				value = <0 0 0 0>;
			};
			level_apusys_rv: level_apusys_rv {
				target = <&apusys_rv>;
				value = <0 1 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram_s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram_s1 {
				id = <0x00000004>;
				value = <0>;
			};
		};
		constraint-list {
			rc_bus26m: rc_bus26m {
				rc-name = "bus26m";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
			rc_syspll: rc_syspll {
				rc-name = "syspll";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_dram: rc_dram {
				rc-name = "dram";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_cpu_buck_ldo: rc_cpu_buck_ldo{
				rc-name = "cpu-buck-ldo";
				id = <0x00000003>;
				value = <1>;
				cond-info = <0>;
			};
		};

		spm-cond-list {
			spm_cond_cg: spm_cond_cg {
				cg-name = "MTCMOS_0",
					"INFRA_0",
					"INFRA_1",
					"PERI_0",
					"PERI_1",
					"PERI_2";
			};
			spm_cond_pll: spm_cond_pll {
				pll-name = "UNIVPLL",
					"MFGPLL",
					"MSDCPLL",
					"TVPLL",
					"MMPLL",
					"USBPLL",
					"ADSPPLL",
					"APLL1",
					"APLL2",
					"APUPLL",
					"NPUPLL";
			};
		};

		power-gs-list {
			/* FIXME */
		};
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk_dsp_offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk_dsp_deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x1 0x4 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_capture1 = <0x0 0xffffffff 0xd 0x13 0x20000>;
		mtk_dsp_a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_bledl = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x5 0x4 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x1 0x8 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x1 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_ver = <0x1>;
		swdsp_smartpa_process_enable = <0x5>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
	};

	/* feature: $enable */
	speech_usip_mem: speech_usip_mem {
		compatible = "mediatek,speech_usip_mem";
		adsp_phone_call_enh_enable = <0x0>;
	};

	mt_soc_offload_common {
		compatible = "mediatek,mt_soc_offload_common";
	};

	apu_top_3: apu_top_3 {
		compatible = "mt6879,apu_top_3";
		vapu-supply = <&mt6368_vbuck3>;
		vsram_core-supply = <&mt6363_vbuck4>;
		vcore-supply = <&mt6363_vbuck2>;
		clocks = <&topckgen_clk CLK_TOP_DSP_SEL>,	// CONN
			<&topckgen_clk CLK_TOP_DSP1_SEL>,
			<&topckgen_clk CLK_TOP_DSP2_SEL>,
			<&topckgen_clk CLK_TOP_DSP3_SEL>,
			<&topckgen_clk CLK_TOP_DSP4_SEL>,
			<&topckgen_clk CLK_TOP_DSP5_SEL>,
			<&topckgen_clk CLK_TOP_DSP6_SEL>,
			<&topckgen_clk CLK_TOP_DSP7_SEL>,
			<&topckgen_clk CLK_TOP_IPU_IF_SEL>;	// VCORE
		clock-names = "clk_top_dsp_sel",
			"clk_top_dsp1_sel",
			"clk_top_dsp2_sel",
			"clk_top_dsp3_sel",
			"clk_top_dsp4_sel",
			"clk_top_dsp5_sel",
			"clk_top_dsp6_sel",
			"clk_top_dsp7_sel",
			"clk_top_ipu_if_sel";

		reg = <0 0x1c000000 0 0x1000>,          // sys_vlp
			<0 0x1c001000 0 0x1000>,        // sys_spm
			<0 0x19020000 0 0x1000>,        // apu_rcx
			<0 0x190e0000 0 0x1000>,        // apu_vcore
			<0 0x190e1000 0 0x1000>,        // apu_md32_mbox 0
			<0 0x190f0000 0 0x1000>,        // apu_rpc
			<0 0x190f1000 0 0x1000>,        // apu_pcu
			<0 0x190f2000 0 0x1000>,        // apu_ao_ctl
			<0 0x190f3000 0 0x1000>,        // apu_pll
			<0 0x190f4000 0 0x1000>,        // apu_acc
			<0 0x190f6000 0 0x1000>,        // apu_are0
			<0 0x190f7000 0 0x1000>,        // apu_are1
			<0 0x190f8000 0 0x1000>,        // apu_are2
			<0 0x19100000 0 0x40000>,       // apu_acx0
			<0 0x19140000 0 0x1000>;        // apu_acx0_rpc_lite
		reg-names =
			"sys_vlp",
			"sys_spm",
			"apu_rcx",
			"apu_vcore",
			"apu_md32_mbox",        // apu_mbox0
			"apu_rpc",
			"apu_pcu",
			"apu_ao_ctl",
			"apu_pll",
			"apu_acc",
			"apu_are0",
			"apu_are1",
			"apu_are2",
			"apu_acx0",
			"apu_acx0_rpc_lite";
		// consumer = <&apu_iommu0>; // set devlink to iommu
	   };

	apusys_rv: apusys_rv {
		compatible = "mediatek,mt6879-apusys_rv";
		status = "okay";

		reg = <0 0x190e1000 0 0x1000>,
		      <0 0x19001000 0 0x1000>,
		      <0 0x19002000 0 0x10>,
		      <0 0x1903c000 0 0x8000>,
		      <0 0x19050000 0 0x10000>,
		      <0 0x190f2000 0 0x1000>,
		      <0 0x1d000000 0 0x20000>,
		      <0 0x0d298000 0 0x10000>;

		reg-names = "apu_mbox",
			    "md32_sysctrl",
			    "apu_wdt",
			    "apu_sctrl_reviser",
			    "md32_cache_dump",
			    "apu_ao_ctl",
			    "md32_tcm",
			    "md32_debug_apb";

		mediatek,apusys_power = <&apu_top_3>;
		apu_iommu0 = <&apu_iommu0>;

		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_LARB34_APU_CODE>;

		interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "apu_wdt",
				"mbox0_irq";

		up_code_buf_sz = <0x100000>;
		up_coredump_buf_sz = <0x200000>;
		regdump_buf_sz = <0x10000>;
		mdla_coredump_buf_sz = <0x20000>;
		mvpu_coredump_buf_sz = <0x20000>;
		mvpu_sec_coredump_buf_sz = <0x20000>;

		apu_ctrl {
			compatible = "mediatek,apu-ctrl-rpmsg";
			mtk,rpmsg-name = "apu-ctrl-rpmsg";
		};

		apu_top_rpmsg {
			compatible = "mediatek,aputop-rpmsg";
			mtk,rpmsg-name = "apu_top_3_rpmsg";
		};

		apu_mdw_rpmsg {
			compatible = "mediatek,apu-mdw-rpmsg";
			mtk,rpmsg-name = "apu-mdw-rpmsg";
		};

		apu_reviser {
			compatible = "mediatek,apu-reviser-rpmsg";
			mtk,rpmsg-name = "apu-reviser-rpmsg";
		};

		apu_edma {
			compatible = "mediatek,apu-edma-rpmsg";
			mtk,rpmsg-name = "apu-edma-rpmsg";
		};

		apu_mnoc {
			compatible = "mediatek,apu-mnoc-rpmsg";
			mtk,rpmsg-name = "apu-mnoc-rpmsg";
		};

		mdla_tx_rpmsg {
			compatible = "mediatek,mdla-tx-rpmsg";
			mtk,rpmsg-name = "mdla-tx-rpmsg";
		};

		mdla_rx_rpmsg {
			compatible = "mediatek,mdla-rx-rpmsg";
			mtk,rpmsg-name = "mdla-rx-rpmsg";
		};

		mvpu_tx_rpmsg {
			compatible = "mediatek,mvpu-tx-rpmsg";
			mtk,rpmsg-name = "mvpu-tx-rpmsg";
		};

		mvpu_rx_rpmsg {
			compatible = "mediatek,mvpu-rx-rpmsg";
			mtk,rpmsg-name = "mvpu-rx-rpmsg";
		};


	};

	apusys_hw_logger:apusys_hw_logger {
		compatible = "mediatek,apusys_hw_logger";
		status = "okay";

		reg = <0 0x19024000 0 0x1000>,
			<0 0x190e1000 0 0x1000>;
		reg-names = "apu_logtop",
				"apu_mbox";

		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_LARB34_APU_CODE>;
	};

	mtk_apu_mem_code: mtk_apu_mem_code {
		compatible = "mediatek, apu_mem_code";

		status = "okay";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_LARB34_APU_CODE>;
	};

	mtk_apu_mem_data: mtk_apu_mem_data {
		compatible = "mediatek, apu_mem_data";

		status = "okay";
		type = <2>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&apu_iommu0 M4U_LARB34_APU_DATA>;
	};

	mdla {
		compatible = "mediatek, mdla-rv";
		core_num = <1>;
		version = <0x68790200>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_LARB34_APU_CODE>;
	};

	mvpu {
		compatible = "mediatek, mt6879-mvpu";
		core_num = <1>;
		version = <0x0>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		iommus = <&apu_iommu0 M4U_LARB34_APU_CODE>;
	};

	camera_fsync_ccu {
		compatible = "mediatek,camera_fsync_ccu";
		mediatek,ccu_rproc = <&ccu_rproc>;
	};

	camera_camsys_ccu {
		compatible = "mediatek,camera_camsys_ccu";
		mediatek,ccu_rproc = <&ccu_rproc>;
	};

	camera_imgsys_ccu {
		compatible = "mediatek,camera_imgsys_ccu";
		mediatek,ccu_rproc = <&ccu_rproc>;
	};

	fusb304: fusb304 {
		compatible = "mediatek,fusb304";
		status = "okay";
	};

	extcon_usb: extcon_usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&mt6375_otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		charger = <&mt6375_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		port {
			usb_role: endpoint@0 {
				remote-endpoint = <&mtu3_drd_switch>;
			};
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	typec_mux_switch: typec_mux_switch {
		compatible = "mediatek,typec_mux_switch";
		status = "okay";
	};

	mrdump_ext_rst: mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
	};

	met {
		met_emi: met_emi {
			compatible = "mediatek,met_emi";
			emi_num = <1>;
			dram_num = <2>;
			dramc_ver = <2>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC */
			met_emi_support_list = <0x5>;
			cen_emi_reg_base = <0x10219000 0x1021D000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn_emi_reg_size = <0xA90>;
			dramc_nao_reg_base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc_nao_reg_size = <0x76C>;
			dramc_ao_reg_base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc_ao_reg_size = <0x2000>;
			ddrphy_ao_reg_base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy_ao_reg_size = <0x1650>;
			ddrphy_ao_misc_cg_ctrl0 = <0x66C>;
			ddrphy_ao_misc_cg_ctrl2 = <0x674>;
			dram_freq_default = <6400>;
			ddr_ratio_default = <8>;
			dram_type_default = <8>;
			apmixedsys_reg_base = <0x1000C000>;
			apmixedsys_reg_size = <0x410>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};

			met_res_ram_mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};
		};

		mcupm_rts_header:mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST", "test";

			node_1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1";
		};

		sspm_rts_header:sspm-rts-header {
			node_0 = "SSPM_PTPOD",
				"_id,voltage";

			node_1 = "SSPM_MET_UNIT_TEST",
					 "test";

			node_2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1";

			node_3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node_4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node_5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,",
				"c_up_0,c_up_1,c_down_0,c_down_1,c_up,",
				"c_down,v_up,v_down,v2f_0,v2f_1";

			node_6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,",
				"d_times_down";

			node_7 = "SSPM_CM_MGR_RATIO",
				"ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,",
				"ratio_5,ratio_6,ratio_7";

			node_8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node_9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,up6,",
				"down0,down1,down2,down3,down4,down5,down6";

			node_10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,up6,",
				"down0,down1,down2,down3,down4,down5,down6";

			node_11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,up6,",
				"down0,down1,down2,down3,down4,down5,down6,reset";

			node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node_27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node_30 = "SSPM_SWPM_CPU__DVFS",
				"vproc2,vproc1,cpuL_freq,cpuB_freq,",
				"cpu_L_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node_31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu_L,cpu_B,dsu";

			node_32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,dsu,mcusys";

			node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node_34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading,stack_loading";

			node_35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,stack_freq,vgpu,vcore,mtcmos";

			node_36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node_37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,top_lkg,stack_lkg";

			node_38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,",
				"EXEC_INSTR_SFU,TEX,VARY_SLOT,L20,L21,L22,L23";

			node_39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node_50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq";

			node_51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node_52 = "SSPM_SWPM_CORE__LKG_POWER",
				"infra_top,dramc,thermal";

			node_53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw,write_bw,",
				"srr_pct,ssr_pct,pdir_pct,",
				"phr_pct,acc_util,",
				"trans,mr4,ddr_freq";

			node_54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node_55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node_56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node_57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node_60 = "__SSPM_GPU_APU_SSC_CNT__",
				"APU_0_R,APU_0_W,GPU_0_R,GPU_0_W,",
				"APU_1_R,APU_1_W,GPU_1_R,",
				"GPU_1_W";
			node_61 = "SSPM_SLBC_SLOT",
				"enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node_62 = "SSPM_SLBC_REF",
				"venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";
			node_63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";
			node_64 = "SSPM_SLBC_PMU",
				"hit,miss";
			node_65 = "SSPM_SLBC_WAY",
				"venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";
			node_66 = "SSPM_SWPM_CPU__DSU_PMU",
				"dsu_cycles";
			node_67 = "SSPM_SWPM_CPU__CORE_TEMP",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_68 = "SSPM_SWPM_SOC__SMAP",
				"i2max,imax";
			node_69 = "SSPM_SWPM_CPU__PMU_TIMES",
				"idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
		};
	};
	seninf_top: seninf_top@1a010000 {
		compatible = "mediatek,seninf-core";
		reg = <0 0x1a010000 0 0x10000>,
			<0 0x11c80000 0 0x10000>;
		reg-names = "base", "ana-rx";
		mtk_csi_phy_ver = "mtk_csi_phy_2_0";
		seninf_num = <8>;
		mux_num = <13>;
		cam_mux_num = <16>;
		pref_mux_num = <9>;

		interrupts = <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH 0>;

		power-domains = <&scpsys MT6879_POWER_DOMAIN_MM_INFRA>,
				<&scpsys MT6879_POWER_DOMAIN_CSI_RX>;
		operating-points-v2 = <&opp_table_cam>;
		dvfsrc-vmm-supply = <&vmm_proxy_label>;
		clocks =
			<&cam_main_r1a_clk CLK_CAM_MAIN_SENINF_CON>,
			 <&topckgen_clk CLK_TOP_SENINF_SEL>,
			 <&topckgen_clk CLK_TOP_SENINF1_SEL>,
			 <&topckgen_clk CLK_TOP_SENINF2_SEL>,
			 <&topckgen_clk CLK_TOP_SENINF3_SEL>,
			 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "clk_cam_seninf",
			 "clk_top_seninf",
			 "clk_top_seninf1",
			 "clk_top_seninf2",
			 "clk_top_seninf3",
			 "clk_top_camtm";

	};
	camisp_l13 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <13>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB13_PORT0>,
			 <&disp_iommu M4U_LARB13_PORT1>,
			 <&disp_iommu M4U_LARB13_PORT2>,
			 <&disp_iommu M4U_LARB13_PORT3>,
			 <&disp_iommu M4U_LARB13_PORT4>,
			 <&disp_iommu M4U_LARB13_PORT5>,
			 <&disp_iommu M4U_LARB13_PORT6>,
			 <&disp_iommu M4U_LARB13_PORT7>,
			 <&disp_iommu M4U_LARB13_PORT8>,
			 <&disp_iommu M4U_LARB13_PORT9>,
			 <&disp_iommu M4U_LARB13_PORT10>,
			 <&disp_iommu M4U_LARB13_PORT11>,
			 <&disp_iommu M4U_LARB13_PORT12>,
			 <&disp_iommu M4U_LARB13_PORT13>,
			 <&disp_iommu M4U_LARB13_PORT14>,
			 <&disp_iommu M4U_LARB13_PORT15>,
			 <&disp_iommu M4U_LARB13_PORT16>,
			 <&disp_iommu M4U_LARB13_PORT17>,
			 <&disp_iommu M4U_LARB13_PORT18>,
			 <&disp_iommu M4U_LARB13_PORT19>,
			 <&disp_iommu M4U_LARB13_PORT20>,
			 <&disp_iommu M4U_LARB13_PORT21>,
			 <&disp_iommu M4U_LARB13_PORT22>,
			 <&disp_iommu M4U_LARB13_PORT23>;
	};

	camisp_l14 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <14>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB14_PORT0>,
			 <&disp_iommu M4U_LARB14_PORT1>,
			 <&disp_iommu M4U_LARB14_PORT2>,
			 <&disp_iommu M4U_LARB14_PORT3>,
			 <&disp_iommu M4U_LARB14_PORT4>,
			 <&disp_iommu M4U_LARB14_PORT5>,
			 <&disp_iommu M4U_LARB14_PORT6>,
			 <&disp_iommu M4U_LARB14_PORT7>,
			 <&disp_iommu M4U_LARB14_PORT8>,
			 <&disp_iommu M4U_LARB14_PORT9>,
			 <&disp_iommu M4U_LARB14_PORT10>,
			 <&disp_iommu M4U_LARB14_PORT11>,
			 <&disp_iommu M4U_LARB14_PORT12>,
			 <&disp_iommu M4U_LARB14_PORT13>,
			 <&disp_iommu M4U_LARB14_PORT14>,
			 <&disp_iommu M4U_LARB14_PORT15>,
			 <&disp_iommu M4U_LARB14_PORT16>,
			 <&disp_iommu M4U_LARB14_PORT17>,
			 <&disp_iommu M4U_LARB14_PORT18>,
			 <&disp_iommu M4U_LARB14_PORT19>,
			 <&disp_iommu M4U_LARB14_PORT20>,
			 <&disp_iommu M4U_LARB14_PORT21>,
			 <&disp_iommu M4U_LARB14_PORT22>;
	};

	camisp_l25 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <25>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB25_PORT0>,
			<&disp_iommu M4U_LARB25_PORT1>,
			<&disp_iommu M4U_LARB25_PORT2>,
			<&disp_iommu M4U_LARB25_PORT3>,
			<&disp_iommu M4U_LARB25_PORT4>,
			<&disp_iommu M4U_LARB25_PORT5>,
			<&disp_iommu M4U_LARB25_PORT6>,
			<&disp_iommu M4U_LARB25_PORT7>,
			<&disp_iommu M4U_LARB25_PORT8>,
			<&disp_iommu M4U_LARB25_PORT9>,
			<&disp_iommu M4U_LARB25_PORT10>,
			<&disp_iommu M4U_LARB25_PORT11>,
			<&disp_iommu M4U_LARB25_PORT12>,
			<&disp_iommu M4U_LARB25_PORT13>;
	};

	camisp_l26 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <26>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB26_PORT0>,
			<&disp_iommu M4U_LARB26_PORT1>,
			<&disp_iommu M4U_LARB26_PORT2>,
			<&disp_iommu M4U_LARB26_PORT3>,
			<&disp_iommu M4U_LARB26_PORT4>,
			<&disp_iommu M4U_LARB26_PORT5>,
			<&disp_iommu M4U_LARB26_PORT6>,
			<&disp_iommu M4U_LARB26_PORT7>,
			<&disp_iommu M4U_LARB26_PORT8>,
			<&disp_iommu M4U_LARB26_PORT9>,
			<&disp_iommu M4U_LARB26_PORT10>,
			<&disp_iommu M4U_LARB26_PORT11>,
			<&disp_iommu M4U_LARB26_PORT12>,
			<&disp_iommu M4U_LARB26_PORT13>;
	};

	camisp: camisp@1a000000 {
		compatible = "mediatek,camisp";
		reg = <0 0x1a000000 0 0x1000>;
		reg-names = "base";
		mediatek,ccd = <&remoteproc_ccd>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		operating-points-v2 = <&opp_table_cam>;
		dvfs-vmm-supply = <&vmm_proxy_label>;

		mux_name = "cam";
		clk_src = "TOP_MAINPLL_D4_D2",
				"TOP_UNIVPLL_D6", "TOP_MMPLL_D6", "TOP_MAINPLL_D4";
		clocks = <&topckgen_clk CLK_TOP_CAM_SEL>,	        /* 0 */
			 <&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,	        /* 1 */
			 <&topckgen_clk CLK_TOP_UNIVPLL_D6>,	        /* 2 */
			 <&topckgen_clk CLK_TOP_MMPLL_D6>,	        /* 3 */
			 <&topckgen_clk CLK_TOP_MAINPLL_D4>;	        /* 4 */
		clock-names = "cam",	                                /* 0 */
				"TOP_MAINPLL_D4_D2",	                /* 1 */
				"TOP_UNIVPLL_D6",	                /* 2 */
				"TOP_MMPLL_D6",	                        /* 3 */
				"TOP_MAINPLL_D4";	                /* 4 */
	};

	cam_raw_a@1a030000 {
		compatible = "mediatek,cam-raw";
		reg = <0 0x1a030000 0 0x8000>,
			  <0 0x1a038000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,cam-id = <0>;
		mediatek,larbs = <&smi_larb16>;
		interrupts = <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX_DUMMY>,
			<&camsys_rawa_clk CLK_CAM_RA_CAM>,
			<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG_SEL>,
			<&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "camsys_cam2mm0_cgpdn",
			"camsys_cam2mm1_cgpdn",
			"camsys_cam2sys_cgpdn",
			"camsys_cam_cgpdn",
			"camsys_camtg_cgpdn",
			"camsys_rawa_larbx_cgpdn",
			"camsys_rawa_cam_cgpdn",
			"camsys_rawa_camtg_cgpdn",
			"topckgen_top_cam_sel",
			"topckgen_top_camtg_sel",
			"topckgen_top_camtm_sel";
		iommus = <&disp_iommu M4U_LARB16_PORT0>,
			 <&disp_iommu M4U_LARB16_PORT1>,
			 <&disp_iommu M4U_LARB16_PORT2>,
			 <&disp_iommu M4U_LARB16_PORT3>,
			 <&disp_iommu M4U_LARB16_PORT4>,
			 <&disp_iommu M4U_LARB16_PORT5>,
			 <&disp_iommu M4U_LARB16_PORT6>,
			 <&disp_iommu M4U_LARB16_PORT7>,
			 <&disp_iommu M4U_LARB16_PORT8>,
			 <&disp_iommu M4U_LARB16_PORT9>,
			 <&disp_iommu M4U_LARB16_PORT10>,
			 <&disp_iommu M4U_LARB16_PORT11>,
			 <&disp_iommu M4U_LARB16_PORT12>,
			 <&disp_iommu M4U_LARB16_PORT13>,
			 <&disp_iommu M4U_LARB16_PORT14>,
			 <&disp_iommu M4U_LARB16_PORT15>,
			 <&disp_iommu M4U_LARB16_PORT16>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT14)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT15)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB16_PORT16)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l16_imgo_r1",
			"l16_cqi_r1",
			"l16_cqi_r2",
			"l16_bpci_r1",
			"l16_lsci_r1",
			"l16_rawi_r2",
			"l16_rawi_r3",
			"l16_ufdi_r2",
			"l16_ufdi_r3",
			"l16_rawi_r4",
			"l16_rawi_r5",
			"l16_aai_r1",
			"l16_fho_r1",
			"l16_aao_r1",
			"l16_tsfso_r1",
			"l16_flko_r1";
	};

	cam_yuv_a@1a050000 {
		compatible = "mediatek,cam-yuv";
		reg = <0 0x1a050000 0 0x8000>,
			  <0 0x1a058000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,cam-id = <0>;
		mediatek,larbs = <&smi_larb17>;
		interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX_DUMMY>,
			<&camsys_yuva_clk CLK_CAM_YA_CAM>,
			<&camsys_yuva_clk CLK_CAM_YA_CAMTG>;
		clock-names = "camsys_cam2mm0_cgpdn",
			"camsys_cam2mm1_cgpdn",
			"camsys_cam2sys_cgpdn",
			"camsys_yuva_larbx_cgpdn",
			"camsys_yuva_cam_cgpdn",
			"camsys_yuva_camtg_cgpdn";
		iommus = <&disp_iommu M4U_LARB17_PORT0>,
			<&disp_iommu M4U_LARB17_PORT1>,
			<&disp_iommu M4U_LARB17_PORT2>,
			<&disp_iommu M4U_LARB17_PORT3>,
			<&disp_iommu M4U_LARB17_PORT4>,
			<&disp_iommu M4U_LARB17_PORT5>,
			<&disp_iommu M4U_LARB17_PORT6>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB17_PORT6)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l17_yuvo_r1",
			"l17_yuvo_r3",
			"l17_yuvco_r1",
			"l17_yuvo_r2",
			"l17_rzh1n2to_r1",
			"l17_drzs4no_r1",
			"l17_tncso_r1";
	};

	cam_raw_b@1a070000 {
		compatible = "mediatek,cam-raw";
		reg = <0 0x1a070000 0 0x8000>,
			  <0 0x1a078000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,cam-id = <1>;
		mediatek,larbs = <&smi_larb27>;
		interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX_DUMMY>,
			<&camsys_rawb_clk CLK_CAM_RB_CAM>,
			<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG_SEL>,
			<&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "camsys_cam2mm0_cgpdn",
			"camsys_cam2mm1_cgpdn",
			"camsys_cam2sys_cgpdn",
			"camsys_cam_cgpdn",
			"camsys_camtg_cgpdn",
			"camsys_rawb_larbx_cgpdn",
			"camsys_rawb_cam_cgpdn",
			"camsys_rawb_camtg_cgpdn",
			"topckgen_top_cam_sel",
			"topckgen_top_camtg_sel",
			"topckgen_top_camtm_sel";
		iommus = <&disp_iommu M4U_LARB27_PORT0>,
			<&disp_iommu M4U_LARB27_PORT1>,
			<&disp_iommu M4U_LARB27_PORT2>,
			<&disp_iommu M4U_LARB27_PORT3>,
			<&disp_iommu M4U_LARB27_PORT4>,
			<&disp_iommu M4U_LARB27_PORT5>,
			<&disp_iommu M4U_LARB27_PORT6>,
			<&disp_iommu M4U_LARB27_PORT7>,
			<&disp_iommu M4U_LARB27_PORT8>,
			<&disp_iommu M4U_LARB27_PORT9>,
			<&disp_iommu M4U_LARB27_PORT10>,
			<&disp_iommu M4U_LARB27_PORT11>,
			<&disp_iommu M4U_LARB27_PORT12>,
			<&disp_iommu M4U_LARB27_PORT13>,
			<&disp_iommu M4U_LARB27_PORT14>,
			<&disp_iommu M4U_LARB27_PORT15>,
			<&disp_iommu M4U_LARB27_PORT16>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT9)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT10)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT11)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT12)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT13)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT14)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT15)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB27_PORT16)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
				"l27_imgo_r1",
				"l27_cqi_r1",
				"l27_cqi_r2",
				"l27_bpci_r1",
				"l27_lsci_r1",
				"l27_rawi_r2",
				"l27_rawi_r3",
				"l27_ufdi_r2",
				"l27_ufdi_r3",
				"l27_rawi_r4",
				"l27_rawi_r5",
				"l27_aai_r1",
				"l27_ufdi_r5",
				"l27_fho_r1",
				"l27_aao_r1",
				"l27_tsfso_r1",
				"l27_flko_r1";
	};

	cam_yuv_b@1a090000 {
		compatible = "mediatek,cam-yuv";
		reg = <0 0x1a090000 0 0x8000>,
			  <0 0x1a098000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,cam-id = <1>;
		mediatek,larbs = <&smi_larb29>;
		interrupts = <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH 0>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX_DUMMY>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAM>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAMTG>;
		clock-names = "camsys_cam2mm0_cgpdn",
			"camsys_cam2mm1_cgpdn",
			"camsys_cam2sys_cgpdn",
			"camsys_yuvb_larbx_cgpdn",
			"camsys_yuvb_cam_cgpdn",
			"camsys_yuvb_camtg_cgpdn";
		iommus = <&disp_iommu M4U_LARB29_PORT0>,
			<&disp_iommu M4U_LARB29_PORT1>,
			<&disp_iommu M4U_LARB29_PORT2>,
			<&disp_iommu M4U_LARB29_PORT3>,
			<&disp_iommu M4U_LARB29_PORT4>,
			<&disp_iommu M4U_LARB29_PORT5>,
			<&disp_iommu M4U_LARB29_PORT6>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT4)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT5)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB29_PORT6)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
				"l29_yuvo_r1",
				"l29_yuvo_r3",
				"l29_yuvco_r1",
				"l29_yuvo_r2",
				"l29_rzh1n2to_r1",
				"l29_drzs4no_r1",
				"l29_tncso_r1";
	};

	camsv1@1a110000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a110000 0 0x1000>,
			  <0 0x1a118000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <0>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0x110051>;
		mediatek,cammux-id = <2>;
		interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVA_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsva_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT2)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_a0";
	};

	camsv2@1a111000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a111000 0 0x1000>,
			  <0 0x1a119000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <1>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0x210051>;
		mediatek,cammux-id = <3>;
		interrupts = <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVA_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsva_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT4)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_a1";
	};

	camsv3@1a112000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a112000 0 0x1000>,
			  <0 0x1a11a000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <2>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0x120051>;
		mediatek,cammux-id = <14>;
		interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVB_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvb_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT0)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_b0";
	};

	camsv4@1a113000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a113000 0 0x1000>,
			  <0 0x1a11b000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <3>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0x220051>;
		mediatek,cammux-id = <15>;
		interrupts = <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVB_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvb_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT1)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_b1";
	};

	camsv5@1a114000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a114000 0 0x1000>,
			  <0 0x1a11c000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <4>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0>;
		mediatek,cammux-id = <0>;
		interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVC_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsvc_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT3)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_c0";
	};

	camsv6@1a115000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a115000 0 0x1000>,
			  <0 0x1a11d000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <5>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0>;
		mediatek,cammux-id = <0>;
		interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVC_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsvc_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT5)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_c1";
	};

	camsv7@1a116000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a116000 0 0x1000>,
			  <0 0x1a11e000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <6>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0>;
		mediatek,cammux-id = <0>;
		interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVD_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_B_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvd_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_b_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT8)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_d0";
	};

	camsv8@1a117000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a117000 0 0x1000>,
			  <0 0x1a11f000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <7>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0>;
		mediatek,cammux-id = <0>;
		interrupts = <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVD_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_B_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvd_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_b_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT9)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_d1";
	};

	camsv9@1a180000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a180000 0 0x1000>,
			  <0 0x1a188000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <8>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0>;
		mediatek,cammux-id = <0>;
		interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVE_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_A_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsve_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT12)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_e0";
	};

	camsv10@1a181000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a181000 0 0x1000>,
			  <0 0x1a189000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <9>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0>;
		mediatek,cammux-id = <0>;
		interrupts = <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVE_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CQ_B_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsve_con",
					"cam_main_camsv_top_con",
					"cam_main_camsv_cq_b_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT13)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_e1";
	};

	camsv11@1a182000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a182000 0 0x1000>,
			  <0 0x1a18a000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <10>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <4>;
		interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVF_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvf_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT10)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_f0";
	};

	camsv12@1a183000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a183000 0 0x1000>,
			  <0 0x1a18b000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <11>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <5>;
		interrupts = <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVF_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvf_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT11)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_f1";
	};

	camsv13@1a184000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a184000 0 0x1000>,
			  <0 0x1a18c000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <12>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <6>;
		interrupts = <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsvg_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT20)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_g0";
	};

	camsv14@1a185000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a185000 0 0x1000>,
			  <0 0x1a18d000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <13>;
		mediatek,larbs = <&smi_larb13>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <7>;
		interrupts = <GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb13_con",
					"cam_main_gcamsvg_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB13_PORT21)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l13_imgo_g1";
	};

	camsv15@1a186000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a186000 0 0x1000>,
			  <0 0x1a18e000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <14>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <8>;
		interrupts = <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVH_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvh_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT12)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_h0";
	};

	camsv16@1a187000 {
		compatible = "mediatek,camsv";
		reg = <0 0x1a187000 0 0x1000>,
			  <0 0x1a18f000 0 0x1000>;
		reg-names = "base", "inner_base";
		mediatek,camsv-id = <15>;
		mediatek,larbs = <&smi_larb14>;
		mediatek,camsv-hwcap = <0x1>;
		mediatek,cammux-id = <9>;
		interrupts = <GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_GCAMSVH_CON>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CON>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;

		clock-names = "cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam_con",
					"cam_main_camtg_con",
					"cam_main_larb14_con",
					"cam_main_gcamsvh_con",
					"cam_main_camsv_top_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtg_sel",
					"topckgen_top_camtm_sel";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB14_PORT13)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l14_imgo_h1";
	};

	mraw1@1a130000 {
		compatible = "mediatek,mraw";
		reg = <0 0x1a130000 0 0x8000>,
				<0 0x1a138000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,mraw-id = <0>;
		mediatek,larbs = <&smi_larb25>;
		mediatek,cammux-id = <10>;
		interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
				<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "cam_main_mraw_con",
					"camsys_mraw_larbx",
					"camsys_mraw_camtg",
					"camsys_main_mraw0",
					"topckgen_top_muxcamtm";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT2)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT3)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT4)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l25_cqi_m1_0",
			"l25_cqi_m2_0",
			"l25_imgo_m1_0",
			"l25_imgbo_m1_0";
	};

	mraw2@1a140000 {
		compatible = "mediatek,mraw";
		reg = <0 0x1a140000 0 0x8000>,
				<0 0x1a148000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,mraw-id = <1>;
		mediatek,larbs = <&smi_larb26>;
		mediatek,cammux-id = <11>;
		interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
				<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "cam_main_mraw_con",
					"camsys_mraw_larbx",
					"camsys_mraw_camtg",
					"camsys_main_mraw1",
					"topckgen_top_muxcamtm";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT1)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT3)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT4)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l26_cqi_m1_1",
			"l26_cqi_m2_1",
			"l26_imgo_m1_1",
			"l26_imgbo_m1_1";
	};

	mraw3@1a150000 {
		compatible = "mediatek,mraw";
		reg = <0 0x1a150000 0 0x8000>,
				<0 0x1a158000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,mraw-id = <2>;
		mediatek,larbs = <&smi_larb25>;
		mediatek,cammux-id = <12>;
		interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
				<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "cam_main_mraw_con",
					"camsys_mraw_larbx",
					"camsys_mraw_camtg",
					"camsys_main_mraw2",
					"topckgen_top_muxcamtm";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT6)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT7)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT8)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB25_PORT9)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"l25_cqi_m1_2",
			"l25_cqi_m2_2",
			"l25_imgo_m1_2",
			"l25_imgbo_m1_2";
	};

	mraw4@1a160000 {
		compatible = "mediatek,mraw";
		reg = <0 0x1a160000 0 0x8000>,
				<0 0x1a168000 0 0x8000>;
		reg-names = "base", "inner_base";
		mediatek,mraw-id = <3>;
		mediatek,larbs = <&smi_larb26>;
		mediatek,cammux-id = <13>;
		interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6879_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX_DUMMY>,
				<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
				<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
		clock-names = "cam_main_mraw_con",
					"camsys_mraw_larbx",
					"camsys_mraw_camtg",
					"camsys_main_mraw3",
					"topckgen_top_muxcamtm";
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT6)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT7)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT8)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB26_PORT9)
				&mmqos SLAVE_COMMON(1)>;
		interconnect-names =
			"l26_cqi_m1_3",
			"l26_cqi_m2_3",
			"l26_imgo_m1_3",
			"l26_imgbo_m1_3";
	};

	remoteproc_ccd: remoteproc_ccd@1a030000 {
		compatible = "mediatek,ccd";
		reg = <0 0x1a030000 0 0x10000>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB16_PORT0>,
			 <&disp_iommu M4U_LARB16_PORT1>,
			 <&disp_iommu M4U_LARB16_PORT2>,
			 <&disp_iommu M4U_LARB16_PORT3>,
			 <&disp_iommu M4U_LARB16_PORT4>,
			 <&disp_iommu M4U_LARB16_PORT5>,
			 <&disp_iommu M4U_LARB16_PORT6>,
			 <&disp_iommu M4U_LARB16_PORT7>,
			 <&disp_iommu M4U_LARB16_PORT8>,
			 <&disp_iommu M4U_LARB16_PORT9>,
			 <&disp_iommu M4U_LARB16_PORT10>,
			 <&disp_iommu M4U_LARB16_PORT11>,
			 <&disp_iommu M4U_LARB16_PORT12>,
			 <&disp_iommu M4U_LARB16_PORT13>,
			 <&disp_iommu M4U_LARB16_PORT14>,
			 <&disp_iommu M4U_LARB16_PORT15>,
			 <&disp_iommu M4U_LARB16_PORT16>;
		msg_dev {
			mtk,rpmsg-name = "mtk_ccd_msgdev";
		};
	};

	mdpsys_config: mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
		clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS>;
		clock-names = "MDP_APB_BUS";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&disp_iommu M4U_LARB2_PORT1>,
			<&disp_iommu M4U_LARB2_PORT3>;
		dma_mask_bit = <34>;
	};

	mdp: mdp@1f000000 {
		compatible = "mediatek,mdp";
		reg = <0 0x1f000000 0 0x1000>;
		thread_count = <24>;
		mboxes = <&gce 20 0 CMDQ_THR_PRIO_1>,
			<&gce 21 0 CMDQ_THR_PRIO_1>;
		mmsys_config = <&mdpsys_config>;
		mm_mutex   = <&mdp_mutex0>;
		mdp_rdma1  = <&mdp_rdma1>;
		mdp_rsz1   = <&mdp_rsz1>;
		mdp_wrot1  = <&mdp_wrot1>;
		mdp_tdshp1 = <&mdp_tdshp1>;
		mdp_aal1   = <&mdp_aal1>;
		mdp_color1 = <&mdp_color1>;
		mdp_hdr1   = <&mdp_hdr1>;
		mediatek,larb = <&smi_larb2>;
		mdp_rdma1_sof = <CMDQ_EVENT_MDPSYS0_MDP_RDMA1_SOF>;
		mdp_fg1_sof = <CMDQ_EVENT_MDPSYS0_MDP_FG1_SOF>;
		mdp_wrot1_sof = <CMDQ_EVENT_MDPSYS0_MDP_WROT1_SOF>;
		mdp_tdshp1_sof = <CMDQ_EVENT_MDPSYS0_MDP_TDSHP1_SOF>;
		mdp_wrot1_write_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_WROT1_FRAME_DONE>;
		mdp_tdshp1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_TDSHP1_FRAME_DONE>;
		mdp_rsz1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_RSZ1_FRAME_DONE>;
		mdp_rdma1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_RDMA1_FRAME_DONE>;
		mdp_hdr1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_HDR1_FRAME_DONE>;
		mdp_fg1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_FG1_FRAME_DONE>;
		mdp_color1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_COLOR1_FRAME_DONE>;
		mdp_aal1_frame_done = <CMDQ_EVENT_MDPSYS0_MDP_AAL1_FRAME_DONE>;
		stream_done_0 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_0>;
		stream_done_1 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_1>;
		stream_done_2 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_2>;
		stream_done_3 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_3>;
		stream_done_4 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_4>;
		stream_done_5 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_5>;
		stream_done_6 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_6>;
		stream_done_7 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_7>;
		stream_done_8 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_8>;
		stream_done_9 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_9>;
		stream_done_10 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_10>;
		stream_done_11 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_11>;
		stream_done_12 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_12>;
		stream_done_13 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_13>;
		stream_done_14 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_14>;
		stream_done_15 = <CMDQ_EVENT_MDPSYS0_STREAM_DONE_ENG_EVENT_15>;
		mdp_wrot1_rst_done = <CMDQ_EVENT_MDPSYS0_MDP_WROT1_SW_RST_DONE_ENG_EVENT>;
		mdp_rdma1_rst_done = <CMDQ_EVENT_MDPSYS0_MDP_RDMA1_SW_RST_DONE_ENG_EVENT>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_LARB2_PORT3)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"mdp_rdma1",
			"mdp_wrot1";
		mdp-opp = <&opp_table_mdp>;
		operating-points-v2 = <&opp_table_mdp>;
		mdp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		dre30_hist_sram_start = /bits/ 16 <1536>;
	};

	mdp_mutex0: mdp_mutex0@1f001000 {
		compatible = "mediatek,mdp_mutex0";
		reg = <0 0x1f001000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
		clock-names = "MDP_MUTEX0";
	};

	mdp_rdma1: mdp_rdma1@1f004000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f004000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RDMA1>;
		clock-names = "MDP_RDMA1";
	};

	mdp_hdr1: mdp_hdr1@1f006000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0 0x1f006000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_HDR1>;
		clock-names = "MDP_HDR1";
	};

	mdp_aal1: mdp_aal1@1f008000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0 0x1f008000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_AAL1>;
		clock-names = "MDP_AAL1";
	};

	mdp_rsz1: mdp_rsz1@1f00a000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f00a000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RSZ1>;
		clock-names = "MDP_RSZ1";
	};

	mdp_tdshp1: mdp_tdshp1@1f00c000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0 0x1f00c000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_TDSHP1>;
		clock-names = "MDP_TDSHP1";
	};

	mdp_color1: mdp_color1@1f00e000 {
		compatible = "mediatek,mdp_color1";
		reg = <0 0x1f00e000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_COLOR1>;
		clock-names = "MDP_COLOR1";
	};

	mdp_wrot1: mdp_wrot1@1f010000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f010000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_WROT1>;
		clock-names = "MDP_WROT1";
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6879-oc-debug";
		interrupt-parent = <&main_pmic>;
		interrupts = <54 IRQ_TYPE_NONE>, <55 IRQ_TYPE_NONE>;
		interrupt-names = "LVSYS_R", "LVSYS_F";
		status = "okay";
	};

	mtee_svp: mtee_svp {
		compatible = "medaitek,svp";
	};

	drm_wv: drm_wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>;
			chg_name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt_en; */
			te_en;
			vbus_ov = <14500>;
			vrec = <100>;
			otg_lbp = <2800>;
			ircmp_r = <16700>;
			ircmp_v = <32>;
			chg_tmr = <10>;
			chg_tmr_en;
			dcdt_sel = <600>;
			bc12_sel = <&mtk_ctd>;
			boot_mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb_killer_detect;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role_def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp_level = <0>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn_supply  = <1>;
			/* the number of notifier supply */
			tcpc,notifier_supply_num = <3>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			boot_mode = <&chosen>;
			tcpc,en_wd;
			tcpc,en_wd_sbu_polling;
			tcpc,en_wd_polling_only;
			tcpc,en_ctd;
			tcpc,en_fod;
			tcpc,en_typec_otp;
			//tcpc,en_floatgnd;
			wd,sbu_calib_init = <1200>;	/* mV */
			wd,sbu_pl_bound = <200>;	/* mV */
			wd,sbu_pl_lbound_c2c = <1100>;	/* mV */
			wd,sbu_pl_ubound_c2c = <2600>;	/* mV */
			wd,sbu_ph_auddev = <100>;	/* mV */
			wd,sbu_ph_lbound = <888>;	/* mV */
			wd,sbu_ph_lbound1_c2c = <2850>;	/* mV */
			wd,sbu_ph_ubound1_c2c = <3150>;	/* mV */
			wd,sbu_ph_ubound2_c2c = <3800>;	/* mV */
			wd,sbu_aud_ubound = <1600>;	/* mV */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = <0x637529cf 0x00000000 0x00000000
						     0x00000000 0x00000000 0x07010000 >;
				pd,mfrs = "RichtekTCPC";
				/*
				 * VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 * MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 * MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging_policy= <0x21>;

				/*
				 * Fixed 5V, 500 mA <0x00019032>
				 * Fixed 5V, 1A <0x00019064>
				 * Fixed 5V, 2A <0x000190c8>
				 * Fixed 5V, 3A <0x0001912c>
				 * Fixed 9V, 500 mA <0x0002d032>
				 * Fixed 9V, 1A <0x0002d064>
				 * Fixed 5V, 1.5A <0x00019096>
				 * Fixed 9V, 2A <0x0002d0c8>
				 * Fixed 9V, 3A <0x0002d12c>
				 * Variable 5-9V, 1A <0x8642d064>
				 * Variable 5-9V, 2A <0x8642d0c8>
				 * Variable 5-9V, 3A <0x8642d12c>
				 * PPS 3V~5.9V, 3A <0xC0761E3C>
				 */

				/* 5V, 500mA */
				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019032>;

				/* 5V, 2A */
				pd,sink-pdo-size = <2>;
				pd,sink-pdo-data = <0x000190c8 0x000190c8> ;
				/* 0x0002d0c8 : 9V, 2A<0x04019032 0x04019064> */

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <3>;
				 *	pd,id-vdo-data =
						<0xd00029cf 0x0 0x00010000>;
				 * With DP
				 *	pd,id-vdo-size = <4>;
				 *	pd,id-vdo-data =
				 *	<0xec0029cf 0x0 0x00010000 0x11000001>;
				 */
				pd,id-vdo-size = <4>;
				pd,id-vdo-data = <0xec0029cf 0x0 0x00010000 0x11000001>;
				bat,nr = <1>;
				pd,country_nr = <0>;

				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x5081>;
					bat,mfrs = "bat1";
					bat,design_cap = <3000>;
				};
			};
			dpm_caps {
				local_dr_power;
				local_dr_data;
				// local_ext_power;
				local_usb_comm;
				// local_usb_suspend;
				// local_high_cap;
				// local_give_back;
				local_no_suspend;
				local_vconn_supply;

				// attempt_discover_cable_dfp;
				attempt_enter_dp_mode;
				attempt_discover_cable;
				attempt_discover_id;

				/* 0: disable, 1: prefer_snk, 2: prefer_src */
				pr_check = <0>;
				// pr_reject_as_source;
				// pr_reject_as_sink;
				// pr_check_gp_source;
				// pr_check_gp_sink;

				/* 0: disable, 1: prefer_ufp, 2: prefer_dfp */
				dr_check = <0>;
				// dr_reject_as_dfp;
				// dr_reject_as_ufp;
			};
			displayport {
				/* connection type = "both", "ufp_d", "dfp_d" */
				1st_connection = "dfp_d";
				2nd_connection = "dfp_d";
				signal,dp_v13;
				//signal,dp_gen2;
				usbr20_not_used;
				typec,receptacle;
				ufp_d {
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					//pin_assignment,mode_c;
					//pin_assignment,mode_d;
					//pin_assignment,mode_e;
				};
				dfp_d {
					/* Only support mode C & D */
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					pin_assignment,mode_c;
					pin_assignment,mode_d;
					pin_assignment,mode_e;
					pin_assignment,mode_f;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6375_chg>;
			isink_load-supply = <&mt6363_isink_load>;
			imix_r {
				val = <90>;
			};
		};
		mtk_gauge: mtk_gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6375_chg>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			nvmem-cells = <&fg_init>, <&fg_soc>;
			nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk_battery_oc_throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd-h = <6800>;
			oc-thd-l = <8000>;
		};
	};
};

&i2c6 {
	ps5169: ps5169@28 {
		compatible = "parade,ps5169";
		reg = <0x28>;
		status = "okay";
	};

	gate_ic: gate_ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 163 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

&mtk_gauge {
	charger = <&mt6375_chg>;
};
#include "mediatek/bat_setting/mt6879_battery_prop.dtsi"

&spmi {
	pmic@4 {
		mt6363_dynamic_loading_throttling: mtk_dynamic_loading_throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2600>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
					   "pmic_imix_r",
					   "pmic_batadc";
		};
	};

	mt6319_6: mt6319@6 {
		compatible = "mediatek,mt6319";
		reg = <0x6 SPMI_USID>;

		extbuck_debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_6_regulator: mt6319_6_regulator {
			compatible = "mediatek,mt6315_6-regulator";
			buck-size = <3>;
			buck1-modeset-mask = <0x3>;

			mt6319_6_vbuck1: 6_vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6319_6_vbuck3: 6_vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
			};
			mt6319_6_vbuck4: 6_vbuck4 {
				regulator-compatible = "vbuck4";
				regulator-name = "6_vbuck4";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6685:	mt6685_mfd {
		compatible = "mediatek,mt6685";
		reg = <0x9 SPMI_USID>;
		mt6685_rtc: mt6685_rtc {
			compatible = "mediatek,mt6685-rtc";
			interrupts = <0x9 IRQ_TYPE_NONE>;
			interrupt-names = "rtc";
			base = <0x580>;

			#address-cells = <1>;
			#size-cells = <1>;

			fg_init: fg_init {
				reg = <0 0x1>;
			};
			fg_soc: fg_soc {
				reg = <1 0x1>;
			};
			ext_32k: ext_32k {
				reg = <2 0x1>;
				bits = <6 1>;
			};
		};
		mt6685_consys: mt6685_consys {
			compatible = "mediatek,mt6685-consys";
		};
		mt6685_audclk: mt6685_audclk {
			compatible = "mediatek,mt6685_audclk";
		};

		mt6685_clock_buffer: mt6685_clock_buffer {
			compatible = "mediatek,clock_buffer";
			mediatek,xo-mode-num = <3>;
			mediatek,xo-buf-support = <1 1 1 1 0> /* BBCK */,
						<1 1 0> /* RFCK1 */,
						<1 1 0> /* RFCK2 */,
						<0 0> /* CONCK */;
			mediatek,xo-buf-allow-control = <0 1 1 1 1>,
						<1 1 1>,
						<1 1 1>,
						<1 1>;
			mediatek,xo-buf-name = "XO_BBCK1", "XO_BBCK2",
					"XO_BBCK3", "XO_BBCK4", "XO_BBCK5",
					"XO_RFCK1A", "XO_RFCK1B", "XO_RFCK1C",
					"XO_RFCK2A", "XO_RFCK2B", "XO_RFCK2C",
					"XO_CONCK1", "XO_CONCK2";
			mediatek,bblpm-support;
			//mediatek,hwbblpm-support;
			mediatek,xo-voter-support;
			mediatek,dcxo-de-sense-support;
			mediatek,dcxo-impedance-support;
			mediatek,dcxo-spmi-rw;
			mediatek,pmrc-en-support;

			mediatek,enable;

			clkbuf_ctl = <&clock_buffer_ctrl>;
		};
	};
};

#include "mediatek/cust_mt6879_msdc.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6368.dtsi"
#include "mediatek/rt6160.dtsi"
#include "mediatek/rt5133.dtsi"
#include "mediatek/cust_mt6879_connfem.dtsi"

&rt5133 {
	interrupts-extended = <&pio 24 0x0>;
	enable-gpio = <&pio 160 0x0>;
};

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck3 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6363_vio075 {
	/delete-property/ regulator-always-on;
};

&mt6368_vbuck2 {
	regulator-always-on;
};

&mt6368_vbuck4 {
	regulator-always-on;
};

&mt6368_vbuck5 {
	regulator-always-on;
};

&mt6368_vbuck6 {
	regulator-always-on;
};

&mddriver {
	/* for md pmic voltage setting*/
	md_vmodem-supply = <&mt6363_vbuck6>;
	md_vmodem = <831250 831250>;
	md_vmdfe-supply = <&mt6363_vbuck3>;
	md_vmdfe = <675000 675000>;
	md_vsram-supply = <&mt6363_vsram_modem>;
	md_vsram = <831250 831250>;
	md_vdigrf-supply = <&mt6363_vbuck1>;
	md_vdigrf = <700000 700000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

#include "mediatek/mt6879-clkitg.dtsi"
#include "mediatek/mt6879-disable-unused.dtsi"
#include "mediatek/trusty.dtsi"
