<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h1 align="center">DIGITAL SYSTEMS DESIGN USING VERILOG</h1>
<p align="center" class="Syllabus_Code"><strong>Subject Code: 10EC666</strong><br />
<h2 align="center">PART – A</h2>
<h3>UNIT 1</h3>
<p><strong>Introduction and  Methodology: </strong>Digital  Systems and Embedded Systems, Binary representation and Circuit Elements,  Real-World Circuits, Models, Design Methodology. <strong>7 Hours</strong></p>
<h3>UNIT 2</h3>
<p><strong>Combinational  Basics: </strong>Boolean  Functions and Boolean Algebra, Binary Coding, Combinational Components and  Circuits, Verification of Combinational Circuits. <strong>7 Hours</strong></p>
<h3>UNIT 3</h3>
<p><strong>Number Basics</strong>: Unsigned and  Signed Integers, Fixed and Floating-point Numbers. <strong>6 Hours</strong></p>
<h3>UNIT 4</h3>
<p><strong>Sequential  Basics</strong>:  Storage elements, Counters, Sequential Data paths and Control, Clocked  Synchronous Timing Methodology. <strong>6 Hours</strong></p>
        
    </div>
    <div class='card'>
<h2 align="center">PART – B</h2>
<h3>UNIT 5</h3>
<p><strong>Memories: </strong>Concepts, Memory  Types, Error Detection and Correction. Implementation Fabrics: ICs, PLDs,  Packaging and Circuit Boards, Interconnection and Signal Integrity. <strong>7 Hours</strong></p>
<h3>UNIT 6</h3>
<p><strong>Processor  Basics: </strong>Embedded  Computer Organization, Instruction and Data, Interfacing with memory. <strong>6  Hours</strong></p>
<h3>UNIT 7</h3>
<p><strong>I/O interfacing: </strong>I/O  devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software. <strong>6  Hours</strong></p>
<h3>UNIT 8</h3>
<p><strong>Accelerators</strong>: Concepts, case  study, Verification of accelerators.<br />
  <strong>Design  Methodology: </strong>Design  flow, Design optimization, Design for test, <strong>7 Hours</strong></p>
    
    </div>
    <div class='card'> 
<h4>TEXT BOOK:</h4>
<p>1. <strong>“Digital  Design: An Embedded Systems Approach Using VERILOG”, Peter J. Ashenden,  Elesvier, 2010.</strong></p>
    
    </div>

</body>