\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+flash.h File Reference}
\label{stm32g0xx__hal__flash_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_flash.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_flash.h}}


Header file of FLASH HAL module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ FLASH\+\_\+\+Erase\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Erase structure definition. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Option Bytes Program structure definition. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Process\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ FLASH\+\_\+\+KEY1}~0x45670123U
\item 
\#define \textbf{ FLASH\+\_\+\+KEY2}~0x\+CDEF89\+ABU
\item 
\#define \textbf{ FLASH\+\_\+\+OPTKEY1}~0x08192\+A3\+BU
\item 
\#define \textbf{ FLASH\+\_\+\+OPTKEY2}~0x4\+C5\+D6\+E7\+FU
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+0}~0x00000000\+UL
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+1}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}
\item 
\#define \textbf{ FLASH\+\_\+\+LATENCY\+\_\+2}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+EOP}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+OPERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PROGERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+WRPERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PGAERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SIZERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+PGSERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+MISERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+FASTERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+OPTVERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+BSY1}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+BSY}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+BSY1}
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+CFGBSY}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCC1}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCR1\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCD1}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCR1\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCC}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCC1}
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCD}~\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCD1}
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+EOP}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+CR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+OPERR}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+CR\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+ECCC1}~((\textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCR1\+\_\+\+ID} $<$$<$ \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}) $\vert$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+IT\+\_\+\+ECCC}~\textbf{ FLASH\+\_\+\+IT\+\_\+\+ECCC1}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OP}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PROG}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+WRP}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGA}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+SIZ}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGS}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+MIS}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+FAST}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPTV}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR}
\item 
\#define \textbf{ HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+ECCD}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD}
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEERASE\+\_\+\+PAGES}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PER}
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEERASE\+\_\+\+MASS}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1}
\item 
\#define \textbf{ FLASH\+\_\+\+BANK\+\_\+1}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1}
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+DOUBLEWORD}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}
\item 
\#define \textbf{ FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+FAST}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG}
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+WRP}~0x00000001U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+RDP}~0x00000002U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+USER}~0x00000004U
\item 
\#define \textbf{ OPTIONBYTE\+\_\+\+ALL}~(\textbf{ OPTIONBYTE\+\_\+\+WRP}   $\vert$ \textbf{ OPTIONBYTE\+\_\+\+RDP} $\vert$ \textbf{ OPTIONBYTE\+\_\+\+USER})
\item 
\#define \textbf{ OB\+\_\+\+WRPAREA\+\_\+\+ZONE\+\_\+A}~0x00000001U
\item 
\#define \textbf{ OB\+\_\+\+WRPAREA\+\_\+\+ZONE\+\_\+B}~0x00000002U
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+0}~0x000000\+AAU
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+1}~0x000000\+BBU
\item 
\#define \textbf{ OB\+\_\+\+RDP\+\_\+\+LEVEL\+\_\+2}~0x000000\+CCU
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+RST\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+RST\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+IWDG\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+WWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+BOOT\+\_\+\+SEL}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+BOOT1}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+n\+BOOT0}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}
\item 
\#define \textbf{ OB\+\_\+\+USER\+\_\+\+ALL}
\item 
\#define \textbf{ OB\+\_\+\+STOP\+\_\+\+RST}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+STOP\+\_\+\+NORST}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}
\item 
\#define \textbf{ OB\+\_\+\+STANDBY\+\_\+\+RST}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+STANDBY\+\_\+\+NORST}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+HW}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+FREEZE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+RUN}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+FREEZE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+RUN}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}
\item 
\#define \textbf{ OB\+\_\+\+WWDG\+\_\+\+HW}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+WWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}
\item 
\#define \textbf{ OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+ENABLE}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+SRAM\+\_\+\+PARITY\+\_\+\+DISABLE}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK}
\item 
\#define \textbf{ OB\+\_\+\+BOOT0\+\_\+\+FROM\+\_\+\+PIN}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+BOOT0\+\_\+\+FROM\+\_\+\+OB}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL}
\item 
\#define \textbf{ OB\+\_\+\+BOOT1\+\_\+\+SRAM}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+\+BOOT1\+\_\+\+SYSTEM}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}
\item 
\#define \textbf{ OB\+\_\+n\+BOOT0\+\_\+\+RESET}~0x00000000U
\item 
\#define \textbf{ OB\+\_\+n\+BOOT0\+\_\+\+SET}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SET\+\_\+\+LATENCY}(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+)~\textbf{ MODIFY\+\_\+\+REG}(\textbf{ FLASH}-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}, (\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set the FLASH Latency. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+LATENCY}()~\textbf{ READ\+\_\+\+BIT}(\textbf{ FLASH}-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY})
\begin{DoxyCompactList}\small\item\em Get the FLASH Latency. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+PREFETCH\+\_\+\+BUFFER\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ FLASH}-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN})
\begin{DoxyCompactList}\small\item\em Enable the FLASH prefetch buffer. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+PREFETCH\+\_\+\+BUFFER\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ FLASH}-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN})
\begin{DoxyCompactList}\small\item\em Disable the FLASH prefetch buffer. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+ENABLE}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ FLASH}-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN})
\begin{DoxyCompactList}\small\item\em Enable the FLASH instruction cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+DISABLE}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ FLASH}-\/$>$ACR, \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN})
\begin{DoxyCompactList}\small\item\em Disable the FLASH instruction cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+RESET}()
\begin{DoxyCompactList}\small\item\em Reset the FLASH instruction Cache. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified FLASH flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the FLASH pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ FLASH\+\_\+\+SIZE\+\_\+\+DATA\+\_\+\+REGISTER}~\textbf{ FLASHSIZE\+\_\+\+BASE}
\item 
\#define \textbf{ FLASH\+\_\+\+BANK\+\_\+\+SIZE}~(\textbf{ FLASH\+\_\+\+SIZE})
\item 
\#define \textbf{ FLASH\+\_\+\+PAGE\+\_\+\+SIZE}~0x00000800U
\item 
\#define \textbf{ FLASH\+\_\+\+PAGE\+\_\+\+NB}~(\textbf{ FLASH\+\_\+\+BANK\+\_\+\+SIZE}/\textbf{ FLASH\+\_\+\+PAGE\+\_\+\+SIZE}) /$\ast$ Number of pages per bank $\ast$/
\item 
\#define \textbf{ FLASH\+\_\+\+TIMEOUT\+\_\+\+VALUE}~1000U
\item 
\#define \textbf{ FLASH\+\_\+\+TYPENONE}~0x00000000U
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+ERRORS}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+CLEAR}~(\textbf{ FLASH\+\_\+\+SR\+\_\+\+ERRORS} $\vert$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP})
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+REG\+\_\+\+POS}~16u
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+SR\+\_\+\+ID}~1u
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+CR\+\_\+\+ID}~2u
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCR1\+\_\+\+ID}~4u
\item 
\#define \textbf{ FLASH\+\_\+\+FLAG\+\_\+\+ECCR2\+\_\+\+ID}~8u
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+MAIN\+\_\+\+MEM\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+MAIN\+\_\+\+FIRSTHALF\+\_\+\+MEM\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+PROGRAM\+\_\+\+MAIN\+\_\+\+MEM\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+PROGRAM\+\_\+\+OTP\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+PROGRAM\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+FAST\+\_\+\+PROGRAM\+\_\+\+ADDRESS}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+PAGE}(\+\_\+\+\_\+\+PAGE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+PAGE\+\_\+\+\_\+) $<$ \textbf{ FLASH\+\_\+\+PAGE\+\_\+\+NB})
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+BANK}(\+\_\+\+\_\+\+BANK\+\_\+\+\_\+)~((\+\_\+\+\_\+\+BANK\+\_\+\+\_\+) == \textbf{ FLASH\+\_\+\+BANK\+\_\+1})
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEERASE}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+TYPEPROGRAM}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+OPTIONBYTE}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+WRPAREA}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+RDP\+\_\+\+LEVEL}(\+\_\+\+\_\+\+LEVEL\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+TYPE}(\+\_\+\+\_\+\+TYPE\+\_\+\+\_\+)
\item 
\#define \textbf{ IS\+\_\+\+OB\+\_\+\+USER\+\_\+\+CONFIG}(\+\_\+\+\_\+\+TYPE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CONFIG\+\_\+\+\_\+)~(($\sim$(\+\_\+\+\_\+\+TYPE\+\_\+\+\_\+) \& (\+\_\+\+\_\+\+CONFIG\+\_\+\+\_\+)) == 0x00U)
\item 
\#define \textbf{ IS\+\_\+\+FLASH\+\_\+\+LATENCY}(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+Program} (uint32\+\_\+t Type\+Program, uint32\+\_\+t Address, uint64\+\_\+t Data)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+Program\+\_\+\+IT} (uint32\+\_\+t Type\+Program, uint32\+\_\+t Address, uint64\+\_\+t Data)
\item 
void \textbf{ HAL\+\_\+\+FLASH\+\_\+\+IRQHandler} (void)
\item 
void \textbf{ HAL\+\_\+\+FLASH\+\_\+\+End\+Of\+Operation\+Callback} (uint32\+\_\+t Return\+Value)
\item 
void \textbf{ HAL\+\_\+\+FLASH\+\_\+\+Operation\+Error\+Callback} (uint32\+\_\+t Return\+Value)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+Unlock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+Lock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Unlock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Lock} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Launch} (void)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+FLASH\+\_\+\+Get\+Error} (void)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ FLASH\+\_\+\+Wait\+For\+Last\+Operation} (uint32\+\_\+t Timeout)
\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\textbf{ FLASH\+\_\+\+Process\+Type\+Def} \textbf{ p\+Flash}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of FLASH HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 