- ![[Pasted image 20250212173648.png]]
# Arithmetic Packages in VHDL
- ![[Pasted image 20250212173858.png]]
- ![[Pasted image 20250212174049.png]]
- ![[Pasted image 20250212174427.png]]
# Type Conversions
- ![[Pasted image 20250212174600.png]]
- ![[Pasted image 20250212174735.png]]
# VHDL Operators
- ![[Pasted image 20250212181140.png]]
- ![[Pasted image 20250212181218.png]]
- ![[Pasted image 20250212181325.png]]
- ![[Pasted image 20250212181448.png]]
- ![[Pasted image 20250212181459.png]]
- ![[Pasted image 20250212181706.png]]
	- ![[Pasted image 20250212181936.png]]
- ![[Pasted image 20250212181924.png]]
- ![[Pasted image 20250212182116.png]]
- ![[Pasted image 20250212182230.png]]
- ![[Pasted image 20250212182450.png]]
- ![[Pasted image 20250212182505.png]]
- ![[Pasted image 20250212182433.png]]
- ![[Pasted image 20250212182652.png]]
## Shift and Rotate Operations
- ![[Pasted image 20250212183124.png]]
- ![[Pasted image 20250212183149.png]]
- ![[Pasted image 20250212183247.png]]
- Logical vs Arithmetic
# Arithmetic Examples
- ![[Pasted image 20250212183606.png]]
- ![[Pasted image 20250212183743.png]]
- ![[Pasted image 20250212183939.png]]
- ![[Pasted image 20250212184202.png]]
- ![[Pasted image 20250212184229.png]]
- ![[Pasted image 20250212184428.png]]
- ![[Pasted image 20250212184721.png]]
- ![[Pasted image 20250212184934.png]]
# User-Defined Packages
- ![[Pasted image 20250212185025.png]]
- ![[Pasted image 20250212185111.png]]
# Debouncing Hints
- ![[Pasted image 20250212185557.png]]
- ![[Pasted image 20250212185616.png]]
- 