{
	"DESIGN_NAME":"counter_8bit",
	"VERILOG_FILES":["dir::counter.v","dir::ram256x16.v"],
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD":10,
	"//FF_SIZING":"absolute",
	"//DIE_AREA":"0 0 70 70"
}
