>Dmel_RG2
CCCCCAGGCCCATTGCCCCCTCT
>Dmel_RG3
CCCCCAGGCCCATTGCCCCCTCT
>Dmel_RG5
CCCCCAGGCCCATTGCCCCCTCT
>Dmel_RG9
TCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG18N
CCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG19
CCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG22
CCCCCAGGCCCATTGCCCCCTCT
>Dmel_RG24
CCCCCAGGCCCATTGCCCCCTCT
>Dmel_RG25
CCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG28
CCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG32N
CCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG34
CCCCCAGGCCCATTGCCCCCTCT
>Dmel_RG36
CCCCCAGGTCCATTGCCCCCTCT
>Dmel_RG38N
CCCCCAGGTCCATTGCCCCCTCT
>Dsim_MD03
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD06
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD105
CCCCTAGGCCCATTGCCCCCTCT
>Dsim_MD106
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD146
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD15
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD197
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD199
CCCCTAGGCCCATTGCCCCCTCT
>Dsim_MD201
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD221
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD224
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD225
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD233
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD235
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD238
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD243
CCCCTAGGCCCATTGCCCCCTCT
>Dsim_MD251
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD255
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD63
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD72
CCCCCAGGCCCATTGCCCCCTCT
>Dsim_MD73
CCCCCAGGCCCATTGCCCCCTCT
>Dyak_528_2024
CCCCTGGGCCCACTGCCCCCTCT
>Dere_528_2024
CCCCCGGGCCCACTGCCCCCCCC
