// Seed: 2854027960
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  localparam id_2 = 1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_6 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7[id_6 :-1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  bit id_17;
  ;
  module_0 modCall_1 (id_5);
  initial id_17 <= id_15;
endmodule
