ISim log file
Running: /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/practice_examples/inverter_example/tb_inverter_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/practice_examples/inverter_example/tb_inverter_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 857102250 ns : File "/home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/practice_examples/inverter_example/tb_inverter.vhd" Line 71
# exit 0
