0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1120_dual_port_ram/1120_dual_port_ram.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/1120_dual_port_ram/1120_dual_port_ram.srcs/sim_1/new/tb_dual_port_ram.sv,1732094417,systemVerilog,,,,$unit_tb_dual_port_ram_sv;dp_ram_interface;tb_dual_port_ram,,uvm,,,,,,
D:/GitHub/harman_Verilog/1120_dual_port_ram/1120_dual_port_ram.srcs/sources_1/new/dual_port_ram.v,1732088023,verilog,,,,dual_port_ram,,uvm,,,,,,
