

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_253_20'
================================================================
* Date:           Sat May 11 11:31:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.844 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_253_20  |        5|        5|         3|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     254|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     254|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln253_fu_270_p2  |         +|   0|  0|  13|           4|           2|
    |ret_V_32_fu_328_p2   |         +|   0|  0|  39|          32|          32|
    |ret_V_fu_289_p2      |         +|   0|  0|  39|          32|          32|
    |or_ln254_fu_248_p2   |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  96|          72|          69|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    4|          8|
    |arr_9_I_V_1_fu_74        |   9|          2|   24|         48|
    |arr_9_Q_V_1_fu_90        |   9|          2|   24|         48|
    |i_fu_70                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   58|        116|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |arr_9_I_V_1_1_fu_78               |  24|   0|   24|          0|
    |arr_9_I_V_1_2_fu_82               |  24|   0|   24|          0|
    |arr_9_I_V_1_3_fu_86               |  24|   0|   24|          0|
    |arr_9_I_V_1_5_reg_484             |  24|   0|   24|          0|
    |arr_9_I_V_1_fu_74                 |  24|   0|   24|          0|
    |arr_9_Q_V_1_1_fu_94               |  24|   0|   24|          0|
    |arr_9_Q_V_1_2_fu_98               |  24|   0|   24|          0|
    |arr_9_Q_V_1_3_fu_102              |  24|   0|   24|          0|
    |arr_9_Q_V_1_5_reg_489             |  24|   0|   24|          0|
    |arr_9_Q_V_1_fu_90                 |  24|   0|   24|          0|
    |i_fu_70                           |   4|   0|    4|          0|
    |tmp_reg_456                       |   1|   0|    1|          0|
    |trunc_ln4_reg_470                 |   2|   0|    2|          0|
    |trunc_ln4_reg_470_pp0_iter1_reg   |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 254|   0|  254|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_253_20|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_253_20|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_253_20|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_253_20|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_253_20|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_253_20|  return value|
|arr_8_Q_V_address0           |  out|    3|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_ce0                |  out|    1|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_q0                 |   in|   31|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_address1           |  out|    3|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_ce1                |  out|    1|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_Q_V_q1                 |   in|   31|   ap_memory|                            arr_8_Q_V|         array|
|arr_8_I_V_address0           |  out|    3|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_ce0                |  out|    1|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_q0                 |   in|   31|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_address1           |  out|    3|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_ce1                |  out|    1|   ap_memory|                            arr_8_I_V|         array|
|arr_8_I_V_q1                 |   in|   31|   ap_memory|                            arr_8_I_V|         array|
|arr_9_Q_V_3_0125_out         |  out|   24|      ap_vld|                 arr_9_Q_V_3_0125_out|       pointer|
|arr_9_Q_V_3_0125_out_ap_vld  |  out|    1|      ap_vld|                 arr_9_Q_V_3_0125_out|       pointer|
|arr_9_Q_V_2_0124_out         |  out|   24|      ap_vld|                 arr_9_Q_V_2_0124_out|       pointer|
|arr_9_Q_V_2_0124_out_ap_vld  |  out|    1|      ap_vld|                 arr_9_Q_V_2_0124_out|       pointer|
|arr_9_Q_V_1_0123_out         |  out|   24|      ap_vld|                 arr_9_Q_V_1_0123_out|       pointer|
|arr_9_Q_V_1_0123_out_ap_vld  |  out|    1|      ap_vld|                 arr_9_Q_V_1_0123_out|       pointer|
|arr_9_Q_V_0_0_out            |  out|   24|      ap_vld|                    arr_9_Q_V_0_0_out|       pointer|
|arr_9_Q_V_0_0_out_ap_vld     |  out|    1|      ap_vld|                    arr_9_Q_V_0_0_out|       pointer|
|arr_9_I_V_3_0122_out         |  out|   24|      ap_vld|                 arr_9_I_V_3_0122_out|       pointer|
|arr_9_I_V_3_0122_out_ap_vld  |  out|    1|      ap_vld|                 arr_9_I_V_3_0122_out|       pointer|
|arr_9_I_V_2_0121_out         |  out|   24|      ap_vld|                 arr_9_I_V_2_0121_out|       pointer|
|arr_9_I_V_2_0121_out_ap_vld  |  out|    1|      ap_vld|                 arr_9_I_V_2_0121_out|       pointer|
|arr_9_I_V_1_0120_out         |  out|   24|      ap_vld|                 arr_9_I_V_1_0120_out|       pointer|
|arr_9_I_V_1_0120_out_ap_vld  |  out|    1|      ap_vld|                 arr_9_I_V_1_0120_out|       pointer|
|arr_9_I_V_0_0_out            |  out|   24|      ap_vld|                    arr_9_I_V_0_0_out|       pointer|
|arr_9_I_V_0_0_out_ap_vld     |  out|    1|      ap_vld|                    arr_9_I_V_0_0_out|       pointer|
+-----------------------------+-----+-----+------------+-------------------------------------+--------------+

