INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/corra/Desktop/Elaborato/Progetto1/MUX16_1_DEMUX_4_1_BOARD/MUX16_1_DEMUX_4_1_BOARD.srcs/sim_1/new/tb_RETE_DI_INTERCONNESSIONE_BOARD_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RETE_INTERCONNESSIONE_BOARD_1'
