From 24b36d7a28357b538b876cdd23ee757216300a52 Mon Sep 17 00:00:00 2001
From: Nikhil Badola <B46172@freescale.com>
Date: Thu, 28 Nov 2013 16:58:35 +0530
Subject: [PATCH 383/429] fsl/usb : Modify controller bring-up sequence for IP
 version-2.5

USB controller version-2.5 requires internal UTMI phy enablement and writing PTS field before
Controller reset. This is required for successful resetting of the controller and subsequent
enumeration of a usb device

Signed-off-by: Suresh Gupta <suresh.gupta@freescale.com>
Signed-off-by: Nikhil Badola <B46172@freescale.com>
Change-Id: I03be621819bdf26d467ac7e58bc734243706ca8f
Reviewed-on: http://git.am.freescale.net:8181/6959
Tested-by: Review Code-CDREVIEW <CDREVIEW@freescale.com>
Reviewed-by: Ramneek Mehresh <ramneek.mehresh@freescale.com>
Reviewed-by: Thomas Trefny <Tom.Trefny@freescale.com>
[origin patch is from QorIQ-SDK-V1.5-20131219-yocto]
Signed-off-by: Yang Wei <Wei.Yang@windriver.com>
---
 drivers/usb/host/ehci-fsl.c |    6 ++++++
 1 files changed, 6 insertions(+), 0 deletions(-)

diff --git a/drivers/usb/host/ehci-fsl.c b/drivers/usb/host/ehci-fsl.c
index 384c6e7..44142ee 100644
--- a/drivers/usb/host/ehci-fsl.c
+++ b/drivers/usb/host/ehci-fsl.c
@@ -180,6 +180,12 @@ static int usb_hcd_fsl_probe(const struct hc_driver *driver,
 	if (pdata->have_sysif_regs && pdata->controller_ver < FSL_USB_VER_1_6)
 		setbits32(hcd->regs + FSL_SOC_USB_CTRL, 0x4);
 
+	/* Enable phy before reset for USB Controller version 2.5 */
+	if (pdata->controller_ver ==  FSL_USB_VER_2_5) {
+		writel_be(CTRL_UTMI_PHY_EN, hcd->regs + FSL_SOC_USB_CTRL);
+		writel(PORT_PTS_UTMI, hcd->regs + FSL_SOC_USB_PORTSC1);
+	}
+
 	/* Don't need to set host mode here. It will be done by tdi_reset() */
 
 	retval = usb_add_hcd(hcd, irq, IRQF_SHARED | IRQF_NO_SUSPEND);
-- 
1.7.5.4

