#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_009FBF10 .scope module, "teste" "teste" 2 49;
 .timescale 0 0;
RS_00311274/0/0 .resolv tri, L_0030D308, L_0030D360, L_0030D3B8, L_0030D410;
RS_00311274/0/4 .resolv tri, L_0030D468, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00311274 .resolv tri, RS_00311274/0/0, RS_00311274/0/4, C4<zzzzz>, C4<zzzzz>;
v0030D0A0_0 .net8 "saida", 4 0, RS_00311274; 5 drivers
v0030D0F8_0 .net "w", 0 0, v0030D048_0; 1 drivers
v0030D150_0 .var "x", 0 0;
S_009FC130 .scope module, "clk" "clock" 2 53, 3 7, S_009FBF10;
 .timescale 0 0;
v0030D048_0 .var "clk", 0 0;
S_009FBE88 .scope module, "LF1" "ex82" 2 54, 2 27, S_009FBF10;
 .timescale 0 0;
L_0030F690 .functor OR 1, v0030D150_0, L_0030D1A8, C4<0>, C4<0>;
L_0030F770 .functor OR 1, v0030D150_0, L_0030D200, C4<0>, C4<0>;
L_0030F7E0 .functor OR 1, v0030D150_0, L_0030D258, C4<0>, C4<0>;
L_0030F738 .functor OR 1, v0030D150_0, L_0030D2B0, C4<0>, C4<0>;
v0030CC28_0 .net *"_s1", 0 0, L_0030D1A8; 1 drivers
v0030CC80_0 .net *"_s3", 0 0, L_0030D200; 1 drivers
v0030CCD8_0 .net *"_s5", 0 0, L_0030D258; 1 drivers
v0030CD30_0 .net *"_s7", 0 0, L_0030D2B0; 1 drivers
v0030CD88_0 .alias "clk", 0 0, v0030D0F8_0;
RS_0031113C/0/0 .resolv tri, v0030F018_0, v009F4818_0, v0030C910_0, v0030CA70_0;
RS_0031113C/0/4 .resolv tri, v0030CBD0_0, C4<z>, C4<z>, C4<z>;
RS_0031113C .resolv tri, RS_0031113C/0/0, RS_0031113C/0/4, C4<z>, C4<z>;
v0030CDE0_0 .net8 "no", 0 0, RS_0031113C; 5 drivers
v0030CE38_0 .alias "s", 4 0, v0030D0A0_0;
v0030CE90_0 .net "w1", 0 0, L_0030F690; 1 drivers
v0030CEE8_0 .net "w2", 0 0, L_0030F770; 1 drivers
v0030CF40_0 .net "w3", 0 0, L_0030F7E0; 1 drivers
v0030CF98_0 .net "w4", 0 0, L_0030F738; 1 drivers
v0030CFF0_0 .net "x", 0 0, v0030D150_0; 1 drivers
L_0030D1A8 .part RS_00311274, 0, 1;
L_0030D200 .part RS_00311274, 1, 1;
L_0030D258 .part RS_00311274, 2, 1;
L_0030D2B0 .part RS_00311274, 3, 1;
L_0030D308 .part/pv v0030CB78_0, 0, 1, 5;
L_0030D360 .part/pv v0030CA18_0, 1, 1, 5;
L_0030D3B8 .part/pv v0030C8B8_0, 2, 1, 5;
L_0030D410 .part/pv v009FE6F0_0, 3, 1, 5;
L_0030D468 .part/pv v0030E720_0, 4, 1, 5;
S_009FC0A8 .scope module, "DFF0" "dff" 2 37, 2 12, S_009FBE88;
 .timescale 0 0;
v0030CAC8_0 .alias "clk", 0 0, v0030D0F8_0;
v0030CB20_0 .alias "d", 0 0, v0030CFF0_0;
v0030CB78_0 .var "q", 0 0;
v0030CBD0_0 .var "qnot", 0 0;
S_009FC020 .scope module, "DFF1" "dff" 2 38, 2 12, S_009FBE88;
 .timescale 0 0;
v0030C968_0 .alias "clk", 0 0, v0030D0F8_0;
v0030C9C0_0 .alias "d", 0 0, v0030CE90_0;
v0030CA18_0 .var "q", 0 0;
v0030CA70_0 .var "qnot", 0 0;
S_009FBF98 .scope module, "DFF2" "dff" 2 39, 2 12, S_009FBE88;
 .timescale 0 0;
v009F4870_0 .alias "clk", 0 0, v0030D0F8_0;
v0030C860_0 .alias "d", 0 0, v0030CEE8_0;
v0030C8B8_0 .var "q", 0 0;
v0030C910_0 .var "qnot", 0 0;
S_009FBD78 .scope module, "DFF3" "dff" 2 40, 2 12, S_009FBE88;
 .timescale 0 0;
v009FE640_0 .alias "clk", 0 0, v0030D0F8_0;
v009FE698_0 .alias "d", 0 0, v0030CF40_0;
v009FE6F0_0 .var "q", 0 0;
v009F4818_0 .var "qnot", 0 0;
S_009FBE00 .scope module, "DFF4" "dff" 2 41, 2 12, S_009FBE88;
 .timescale 0 0;
v009FD588_0 .alias "clk", 0 0, v0030D0F8_0;
v009FD780_0 .alias "d", 0 0, v0030CF98_0;
v0030E720_0 .var "q", 0 0;
v0030F018_0 .var "qnot", 0 0;
E_009FAEA0 .event posedge, v009FD588_0;
    .scope S_009FC130;
T_0 ;
    %set/v v0030D048_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_009FC130;
T_1 ;
    %delay 12, 0;
    %load/v 8, v0030D048_0, 1;
    %inv 8, 1;
    %set/v v0030D048_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_009FC0A8;
T_2 ;
    %wait E_009FAEA0;
    %load/v 8, v0030CB20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CB78_0, 0, 8;
    %load/v 8, v0030CB20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CBD0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_009FC020;
T_3 ;
    %wait E_009FAEA0;
    %load/v 8, v0030C9C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CA18_0, 0, 8;
    %load/v 8, v0030C9C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CA70_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_009FBF98;
T_4 ;
    %wait E_009FAEA0;
    %load/v 8, v0030C860_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030C8B8_0, 0, 8;
    %load/v 8, v0030C860_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030C910_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_009FBD78;
T_5 ;
    %wait E_009FAEA0;
    %load/v 8, v009FE698_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009FE6F0_0, 0, 8;
    %load/v 8, v009FE698_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F4818_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_009FBE00;
T_6 ;
    %wait E_009FAEA0;
    %load/v 8, v009FD780_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030E720_0, 0, 8;
    %load/v 8, v009FD780_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030F018_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_009FBF10;
T_7 ;
    %vpi_call 2 59 "$display", "Yousef Otacilio -- 441714";
    %vpi_call 2 60 "$display", "X CLOCK SAIDA";
    %set/v v0030D150_0, 1, 1;
    %vpi_call 2 62 "$monitor", "%1b    %1b    %5b", v0030D150_0, v0030D0F8_0, v0030D0A0_0;
    %delay 20, 0;
    %set/v v0030D150_0, 0, 1;
    %delay 20, 0;
    %set/v v0030D150_0, 1, 1;
    %delay 20, 0;
    %set/v v0030D150_0, 0, 1;
    %delay 20, 0;
    %set/v v0030D150_0, 1, 1;
    %delay 120, 0;
    %vpi_call 2 68 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "E:\Arquitetura\Guia08\Exemplo0082.v";
    "./clock.v";
