Simulator report for g07_Lab4
Thu Nov 16 18:03:01 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 131 nodes    ;
; Simulation Coverage         ;      53.44 % ;
; Total Number of Transitions ; 1340         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                             ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                   ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                    ;               ;
; Vector input source                                                                        ; C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules_testing.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                     ; On            ;
; Check outputs                                                                              ; Off                                                                                    ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                    ; Off           ;
; Detect glitches                                                                            ; Off                                                                                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                    ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                   ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.44 % ;
; Total nodes checked                                 ; 131          ;
; Total output ports checked                          ; 131          ;
; Total output ports with complete 1/0-value coverage ; 70           ;
; Total output ports with no 1/0-value coverage       ; 60           ;
; Total output ports with no 1-value coverage         ; 60           ;
; Total output ports with no 0-value coverage         ; 61           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |g07_testing|legal_play                                                               ; |g07_testing|legal_play                                                               ; pin_out          ;
; |g07_testing|old_sum[0]                                                               ; |g07_testing|old_sum[0]                                                               ; out              ;
; |g07_testing|top_card[3]                                                              ; |g07_testing|top_card[3]                                                              ; out              ;
; |g07_testing|top_card[2]                                                              ; |g07_testing|top_card[2]                                                              ; out              ;
; |g07_testing|top_card[1]                                                              ; |g07_testing|top_card[1]                                                              ; out              ;
; |g07_testing|top_card[0]                                                              ; |g07_testing|top_card[0]                                                              ; out              ;
; |g07_testing|new_sum[5]                                                               ; |g07_testing|new_sum[5]                                                               ; pin_out          ;
; |g07_testing|new_sum[4]                                                               ; |g07_testing|new_sum[4]                                                               ; pin_out          ;
; |g07_testing|new_sum[3]                                                               ; |g07_testing|new_sum[3]                                                               ; pin_out          ;
; |g07_testing|new_sum[2]                                                               ; |g07_testing|new_sum[2]                                                               ; pin_out          ;
; |g07_testing|new_sum[1]                                                               ; |g07_testing|new_sum[1]                                                               ; pin_out          ;
; |g07_testing|new_sum[0]                                                               ; |g07_testing|new_sum[0]                                                               ; pin_out          ;
; |g07_testing|g07_rules:inst|new_card_value_int~0                                      ; |g07_testing|g07_rules:inst|new_card_value_int~0                                      ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int~2                                      ; |g07_testing|g07_rules:inst|new_card_value_int~2                                      ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int~3                                      ; |g07_testing|g07_rules:inst|new_card_value_int~3                                      ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int[3]                                     ; |g07_testing|g07_rules:inst|new_card_value_int[3]                                     ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int[1]                                     ; |g07_testing|g07_rules:inst|new_card_value_int[1]                                     ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int[0]                                     ; |g07_testing|g07_rules:inst|new_card_value_int[0]                                     ; out              ;
; |g07_testing|g07_rules:inst|legal_play~0                                              ; |g07_testing|g07_rules:inst|legal_play~0                                              ; out              ;
; |g07_testing|g07_rules:inst|legal_play                                                ; |g07_testing|g07_rules:inst|legal_play                                                ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~0                                             ; |g07_testing|g07_rules:inst|new_sum_int~0                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~1                                             ; |g07_testing|g07_rules:inst|new_sum_int~1                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~2                                             ; |g07_testing|g07_rules:inst|new_sum_int~2                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~3                                             ; |g07_testing|g07_rules:inst|new_sum_int~3                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~4                                             ; |g07_testing|g07_rules:inst|new_sum_int~4                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~5                                             ; |g07_testing|g07_rules:inst|new_sum_int~5                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~6                                             ; |g07_testing|g07_rules:inst|new_sum_int~6                                             ; out              ;
; |g07_testing|g07_rules:inst|new_sum_int~7                                             ; |g07_testing|g07_rules:inst|new_sum_int~7                                             ; out              ;
; |g07_testing|g07_rules:inst|sum[4]                                                    ; |g07_testing|g07_rules:inst|sum[4]                                                    ; out              ;
; |g07_testing|g07_rules:inst|sum[3]                                                    ; |g07_testing|g07_rules:inst|sum[3]                                                    ; out              ;
; |g07_testing|g07_rules:inst|sum[2]                                                    ; |g07_testing|g07_rules:inst|sum[2]                                                    ; out              ;
; |g07_testing|g07_rules:inst|sum[1]                                                    ; |g07_testing|g07_rules:inst|sum[1]                                                    ; out              ;
; |g07_testing|g07_rules:inst|sum[5]                                                    ; |g07_testing|g07_rules:inst|sum[5]                                                    ; out              ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|LessThan0~0                                               ; |g07_testing|g07_rules:inst|LessThan0~0                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan0~1                                               ; |g07_testing|g07_rules:inst|LessThan0~1                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan0~2                                               ; |g07_testing|g07_rules:inst|LessThan0~2                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan1~0                                               ; |g07_testing|g07_rules:inst|LessThan1~0                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan1~1                                               ; |g07_testing|g07_rules:inst|LessThan1~1                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan1~2                                               ; |g07_testing|g07_rules:inst|LessThan1~2                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan1~3                                               ; |g07_testing|g07_rules:inst|LessThan1~3                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan1~4                                               ; |g07_testing|g07_rules:inst|LessThan1~4                                               ; out0             ;
; |g07_testing|g07_rules:inst|LessThan1~5                                               ; |g07_testing|g07_rules:inst|LessThan1~5                                               ; out0             ;
; |g07_testing|g07_rules:inst|Add0~0                                                    ; |g07_testing|g07_rules:inst|Add0~0                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~0                                                    ; |g07_testing|g07_rules:inst|Add1~0                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~1                                                    ; |g07_testing|g07_rules:inst|Add1~1                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~2                                                    ; |g07_testing|g07_rules:inst|Add1~2                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~3                                                    ; |g07_testing|g07_rules:inst|Add1~3                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~4                                                    ; |g07_testing|g07_rules:inst|Add1~4                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~5                                                    ; |g07_testing|g07_rules:inst|Add1~5                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~6                                                    ; |g07_testing|g07_rules:inst|Add1~6                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~7                                                    ; |g07_testing|g07_rules:inst|Add1~7                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~8                                                    ; |g07_testing|g07_rules:inst|Add1~8                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add1~11                                                   ; |g07_testing|g07_rules:inst|Add1~11                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~12                                                   ; |g07_testing|g07_rules:inst|Add1~12                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~13                                                   ; |g07_testing|g07_rules:inst|Add1~13                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~14                                                   ; |g07_testing|g07_rules:inst|Add1~14                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~15                                                   ; |g07_testing|g07_rules:inst|Add1~15                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~16                                                   ; |g07_testing|g07_rules:inst|Add1~16                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~17                                                   ; |g07_testing|g07_rules:inst|Add1~17                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add1~18                                                   ; |g07_testing|g07_rules:inst|Add1~18                                                   ; out0             ;
; |g07_testing|g07_rules:inst|Add2~0                                                    ; |g07_testing|g07_rules:inst|Add2~0                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add2~1                                                    ; |g07_testing|g07_rules:inst|Add2~1                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add2~2                                                    ; |g07_testing|g07_rules:inst|Add2~2                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add2~3                                                    ; |g07_testing|g07_rules:inst|Add2~3                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add2~4                                                    ; |g07_testing|g07_rules:inst|Add2~4                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Add2~5                                                    ; |g07_testing|g07_rules:inst|Add2~5                                                    ; out0             ;
; |g07_testing|g07_rules:inst|Equal0~0                                                  ; |g07_testing|g07_rules:inst|Equal0~0                                                  ; out0             ;
; |g07_testing|g07_rules:inst|Equal1~0                                                  ; |g07_testing|g07_rules:inst|Equal1~0                                                  ; out0             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |g07_testing|old_sum[5]                                                                ; |g07_testing|old_sum[5]                                                                ; out              ;
; |g07_testing|old_sum[4]                                                                ; |g07_testing|old_sum[4]                                                                ; out              ;
; |g07_testing|old_sum[3]                                                                ; |g07_testing|old_sum[3]                                                                ; out              ;
; |g07_testing|old_sum[2]                                                                ; |g07_testing|old_sum[2]                                                                ; out              ;
; |g07_testing|old_sum[1]                                                                ; |g07_testing|old_sum[1]                                                                ; out              ;
; |g07_testing|top_card[5]                                                               ; |g07_testing|top_card[5]                                                               ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int~1                                       ; |g07_testing|g07_rules:inst|new_card_value_int~1                                       ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int[2]                                      ; |g07_testing|g07_rules:inst|new_card_value_int[2]                                      ; out              ;
; |g07_testing|g07_rules:inst|new_ace~0                                                  ; |g07_testing|g07_rules:inst|new_ace~0                                                  ; out              ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst2|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst2|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst   ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst   ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst   ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst   ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst   ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst   ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst1  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst1  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst1  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst1  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst1|g07_fullAdder:inst3|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst1|g07_fullAdder:inst3|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst4 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst4 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst3|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst3|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst3|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst3|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst4 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst4 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst4 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst4 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst  ; out0             ;
; |g07_testing|g07_rules:inst|LessThan0~3                                                ; |g07_testing|g07_rules:inst|LessThan0~3                                                ; out0             ;
; |g07_testing|g07_rules:inst|Add0~1                                                     ; |g07_testing|g07_rules:inst|Add0~1                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add0~2                                                     ; |g07_testing|g07_rules:inst|Add0~2                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add0~3                                                     ; |g07_testing|g07_rules:inst|Add0~3                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add0~4                                                     ; |g07_testing|g07_rules:inst|Add0~4                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add1~9                                                     ; |g07_testing|g07_rules:inst|Add1~9                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add1~10                                                    ; |g07_testing|g07_rules:inst|Add1~10                                                    ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |g07_testing|old_sum[5]                                                                ; |g07_testing|old_sum[5]                                                                ; out              ;
; |g07_testing|old_sum[4]                                                                ; |g07_testing|old_sum[4]                                                                ; out              ;
; |g07_testing|old_sum[3]                                                                ; |g07_testing|old_sum[3]                                                                ; out              ;
; |g07_testing|old_sum[2]                                                                ; |g07_testing|old_sum[2]                                                                ; out              ;
; |g07_testing|old_sum[1]                                                                ; |g07_testing|old_sum[1]                                                                ; out              ;
; |g07_testing|top_card[5]                                                               ; |g07_testing|top_card[5]                                                               ; out              ;
; |g07_testing|top_card[4]                                                               ; |g07_testing|top_card[4]                                                               ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int~1                                       ; |g07_testing|g07_rules:inst|new_card_value_int~1                                       ; out              ;
; |g07_testing|g07_rules:inst|new_card_value_int[2]                                      ; |g07_testing|g07_rules:inst|new_card_value_int[2]                                      ; out              ;
; |g07_testing|g07_rules:inst|new_ace~0                                                  ; |g07_testing|g07_rules:inst|new_ace~0                                                  ; out              ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst2|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst2|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst   ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst   ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst3|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst   ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst   ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst4|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst   ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst   ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst3  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst3  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst5|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst1  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst1  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst6|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst1  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst1  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst2  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst|g07_fullAdder:inst7|inst2  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst1|g07_fullAdder:inst3|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst1|g07_fullAdder:inst3|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst1|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst4 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst4 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst2|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst3|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst3|g07_fullAdder:inst3|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst1|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst2|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst3|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst4|g07_fullAdder:inst3|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst4  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst|inst4  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst4 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst4 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst1|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst  ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst4 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst4 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst3 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst3 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst2 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst2|inst2 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst1 ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst1 ; out0             ;
; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst  ; |g07_testing|g07_rules:inst|g07_Modulo_13:u1|g07_adder:inst5|g07_fullAdder:inst3|inst  ; out0             ;
; |g07_testing|g07_rules:inst|LessThan0~3                                                ; |g07_testing|g07_rules:inst|LessThan0~3                                                ; out0             ;
; |g07_testing|g07_rules:inst|Add0~1                                                     ; |g07_testing|g07_rules:inst|Add0~1                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add0~2                                                     ; |g07_testing|g07_rules:inst|Add0~2                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add0~3                                                     ; |g07_testing|g07_rules:inst|Add0~3                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add0~4                                                     ; |g07_testing|g07_rules:inst|Add0~4                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add1~9                                                     ; |g07_testing|g07_rules:inst|Add1~9                                                     ; out0             ;
; |g07_testing|g07_rules:inst|Add1~10                                                    ; |g07_testing|g07_rules:inst|Add1~10                                                    ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov 16 18:03:01 2017
Info: Command: quartus_sim --simulation_results_format=VWF g07_Lab4 -c g07_Lab4
Info (324025): Using vector source file "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules_testing.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      53.44 %
Info (328052): Number of transitions in simulation is 1340
Info (324045): Vector file g07_Lab4.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Thu Nov 16 18:03:01 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


