# system info alt_mge_core_pll on 2024.02.13.12:01:35
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for alt_mge_core_pll on 2024.02.13.12:01:35
files:
filepath,kind,attributes,module,is_top
sim/alt_mge_core_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,alt_mge_core_pll,true
altera_xcvr_fpll_a10_191/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/altera_xcvr_fpll_a10.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/alt_xcvr_native_avmm_nf.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/plain_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/mentor_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/cadence_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/synopsys_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/aldec_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_191/sim/docs/altera_xcvr_fpll_a10_parameters.csv,OTHER,,altera_xcvr_fpll_a10,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
alt_mge_core_pll.xcvr_fpll_a10_0,altera_xcvr_fpll_a10
