#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 27 22:03:54 2023
# Process ID: 31016
# Current directory: E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1
# Command line: vivado.exe -log sys_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top.tcl
# Log file: E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/sys_top.vds
# Journal file: E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1\vivado.jou
# Running On: Kasaki352, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16782 MB
#-----------------------------------------------------------
source sys_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/Xilinx/PLD/pld-repo/projects/main/main.srcs/utils_1/imports/synth_1/sys_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Xilinx/PLD/pld-repo/projects/main/main.srcs/utils_1/imports/synth_1/sys_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sys_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27460
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'bypass_rlast', assumed default net type 'wire' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_sys.v:154]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2255.848 ; gain = 407.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_top' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/soc/sys_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'video_sys' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_sys.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Camera_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/camera/Camera_Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Camera_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/camera/Camera_Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'OV5640_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:54]
	Parameter CLOCK_FREQ_MHZ bound to: 13'b0000001000001 
	Parameter IIC_Clock_KHz bound to: 13'b0000001100100 
INFO: [Synth 8-6157] synthesizing module 'OV5640_Config' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:207]
	Parameter CLOCK_FREQ_MHZ bound to: 13'b0000001000001 
	Parameter WAIT_TIME_MS bound to: 500 - type: integer 
	Parameter COLD_TIME_MS bound to: 5000 - type: integer 
	Parameter DEVICE_ADDRESS bound to: 8'b01111000 
	Parameter IMAGE_MODE bound to: 1'b0 
	Parameter IMAGE_SIZE_H bound to: 16'b0000001010000000 
	Parameter IMAGE_SIZE_V bound to: 16'b0000000111100000 
	Parameter IMAGE_OFFEST_H bound to: 16'b0000000000000100 
	Parameter IMAGE_OFFEST_V bound to: 16'b0000000000000000 
	Parameter AUTO_FOCUS_MODE bound to: 1'b0 
	Parameter AUTO_FOCUS_CONFIG_NUM bound to: 16'b0000111111110101 
	Parameter WHITE_BALANCE_MODE bound to: 3'b000 
	Parameter SATURATION_MODE bound to: 3'b011 
	Parameter BRIGHTNESS_MODE bound to: 4'b0100 
	Parameter CONTRAST_MODE bound to: 3'b011 
	Parameter SHARPNESS_MODE bound to: 8'b00100001 
	Parameter SPECIAL_EFECTS_MODE bound to: 3'b000 
	Parameter EXPOSURE_MODE bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_White_Balance' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1277]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_White_Balance' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1277]
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_Saturation' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1302]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_Saturation' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1302]
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_Brightness' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1328]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_Brightness' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1328]
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_Contrast' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1356]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_Contrast' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1356]
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_Special_Effects' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1382]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_Special_Effects' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1382]
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_Exposure' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1408]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_Exposure' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1408]
INFO: [Synth 8-6157] synthesizing module 'ROM_OV5640_Auto_Focus' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'ROM_OV5640_Auto_Focus' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'OV5640_Config' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:207]
INFO: [Synth 8-6157] synthesizing module 'IIC_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:57]
	Parameter CLOCK_FREQ_MHZ bound to: 13'b0000001000001 
	Parameter IIC_Clock_KHz bound to: 13'b0000001100100 
INFO: [Synth 8-6157] synthesizing module 'IIC_Write_Ctrl' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:503]
INFO: [Synth 8-6155] done synthesizing module 'IIC_Write_Ctrl' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:503]
INFO: [Synth 8-6157] synthesizing module 'IIC_Write_Data' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:797]
INFO: [Synth 8-6157] synthesizing module 'IIC_Send_Byte' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1164]
INFO: [Synth 8-6155] done synthesizing module 'IIC_Send_Byte' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1164]
INFO: [Synth 8-6155] done synthesizing module 'IIC_Write_Data' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:797]
INFO: [Synth 8-6157] synthesizing module 'IIC_Read_Data' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:992]
INFO: [Synth 8-6157] synthesizing module 'IIC_Recv_Byte' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'IIC_Recv_Byte' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'IIC_Read_Data' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:992]
INFO: [Synth 8-6157] synthesizing module 'Clock_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:70]
	Parameter FACTOR_BIT bound to: 5'b10000 
	Parameter CLOCK_MODE bound to: 1'b1 
	Parameter NEGEDGE_ENABLE bound to: 1'b0 
	Parameter DIVIDER_MODE bound to: 4'b0010 
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider_Even' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:435]
	Parameter FACTOR_BIT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider_Even' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:435]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:70]
INFO: [Synth 8-6155] done synthesizing module 'IIC_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:57]
INFO: [Synth 8-6155] done synthesizing module 'OV5640_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:54]
INFO: [Synth 8-6157] synthesizing module 'video_generator' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'video_proc_unit' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'bicubic_top_2x' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'bicubic_raw_cache' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/bicubic_raw_cache_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bicubic_raw_cache' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/bicubic_raw_cache_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bicubic_2x_buffer' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/bicubic_2x_buffer_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bicubic_2x_buffer' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/bicubic_2x_buffer_stub.v:5]
WARNING: [Synth 8-7071] port 'full' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:305]
WARNING: [Synth 8-7071] port 'empty' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:305]
WARNING: [Synth 8-7023] instance 'bicubic_2x_buffer0' of module 'bicubic_2x_buffer' has 8 connections declared, but only 6 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:305]
WARNING: [Synth 8-7071] port 'full' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:315]
WARNING: [Synth 8-7071] port 'empty' of module 'bicubic_2x_buffer' is unconnected for instance 'bicubic_2x_buffer1' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:315]
WARNING: [Synth 8-7023] instance 'bicubic_2x_buffer1' of module 'bicubic_2x_buffer' has 8 connections declared, but only 6 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:315]
INFO: [Synth 8-6157] synthesizing module 'bicubic_core' [E:/Xilinx/PLD/pld-repo/rtl-srcs/utils/bicubic/bicubic_core.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bicubic_core' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/utils/bicubic/bicubic_core.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bicubic_top_2x' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vpu_result_ram' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/vpu_result_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vpu_result_ram' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/vpu_result_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_proc_unit' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_timing_gen' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:58]
INFO: [Synth 8-226] default block is never used [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:276]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_timing_gen' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:58]
INFO: [Synth 8-6155] done synthesizing module 'video_generator' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/HDMI_Interface.v:48]
INFO: [Synth 8-6157] synthesizing module 'TMDS_Encoder_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/HDMI_Interface.v:384]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_Encoder_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/HDMI_Interface.v:384]
INFO: [Synth 8-6157] synthesizing module 'Serializer_Interface' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/HDMI_Interface.v:186]
	Parameter IDE_MODE bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [E:/Xilinx/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'Serializer_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/HDMI_Interface.v:186]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Interface' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/HDMI_Interface.v:48]
INFO: [Synth 8-6157] synthesizing module 'debug_sim_cam' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/debug/debug_sim_cam.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debug_sim_cam' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/debug/debug_sim_cam.v:3]
INFO: [Synth 8-6157] synthesizing module 'ddr_streaming_top' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_master_write' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_write.v:2]
INFO: [Synth 8-6157] synthesizing module 'camera_wr_fifo' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/camera_wr_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'camera_wr_fifo' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/camera_wr_fifo_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'rd_data_count' does not match port width (7) of module 'camera_wr_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_write.v:163]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_write' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_write.v:2]
INFO: [Synth 8-6157] synthesizing module 'axi_master_read' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'video_rd_fifo' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/video_rd_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_rd_fifo' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/video_rd_fifo_stub.v:5]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'video_rd_fifo' is unconnected for instance 'video_fifo_inst' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:171]
WARNING: [Synth 8-7023] instance 'video_fifo_inst' of module 'video_rd_fifo' has 12 connections declared, but only 11 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:171]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/fifo_generator_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/fifo_generator_0_stub.v:5]
WARNING: [Synth 8-689] width (33) of port connection 'dout' does not match port width (32) of module 'fifo_generator_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:197]
WARNING: [Synth 8-7071] port 'full' of module 'fifo_generator_0' is unconnected for instance 'bypass_rd_req_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'bypass_rd_req_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'bypass_rd_req_fifo' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
WARNING: [Synth 8-7023] instance 'bypass_rd_req_fifo' of module 'fifo_generator_0' has 11 connections declared, but only 8 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:188]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_read' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (0#1) [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/.Xil/Vivado-31016-Kasaki352/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (30) of module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:212]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (30) of module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:235]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'mig_7series_0' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:239]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_7series_0' is unconnected for instance 'mig_inst' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:175]
WARNING: [Synth 8-7023] instance 'mig_inst' of module 'mig_7series_0' has 67 connections declared, but only 66 given [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'ddr_streaming_top' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_sys' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_sys.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sys_top' (0#1) [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/soc/sys_top.v:3]
WARNING: [Synth 8-6014] Unused sequential element debug_vscnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/camera/Camera_Interface.v:22]
WARNING: [Synth 8-6014] Unused sequential element cold_cnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:445]
WARNING: [Synth 8-6014] Unused sequential element mbus_wready_i_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:496]
WARNING: [Synth 8-6014] Unused sequential element mbus_rwack_err_i_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/OV5640_Interface.v:498]
WARNING: [Synth 8-6014] Unused sequential element resetn_even_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:127]
WARNING: [Synth 8-6014] Unused sequential element resetn_odd_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:135]
WARNING: [Synth 8-6014] Unused sequential element factor_odd_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:251]
WARNING: [Synth 8-6014] Unused sequential element factor_even_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:252]
WARNING: [Synth 8-6014] Unused sequential element factor_odd_num_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:253]
WARNING: [Synth 8-6014] Unused sequential element factor_even_num_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:254]
WARNING: [Synth 8-6014] Unused sequential element factor_cal_num_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/Clock_V2.3/Clock_Interface.v:255]
WARNING: [Synth 8-6014] Unused sequential element mbus_rready_i_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:491]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bicubic_2x'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'raw_data_fifo'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:287]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][127] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][126] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][125] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][124] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][123] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][122] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][121] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][120] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][119] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][118] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][117] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][116] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][115] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][114] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][113] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][112] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][111] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][110] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][109] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][108] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][107] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][106] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][105] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][104] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][103] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][102] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][101] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][100] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][99] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][98] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][97] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][96] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][95] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][94] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][93] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][92] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][91] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][90] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][89] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][88] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][87] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][86] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][85] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][84] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][83] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][82] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][81] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][80] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][79] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][78] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][77] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][76] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][75] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][74] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][73] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][72] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][71] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][70] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][69] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][68] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][67] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][66] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][65] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][64] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][63] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][62] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][61] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][60] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][59] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][58] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][57] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][56] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][55] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][54] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][53] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][52] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][51] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][50] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][49] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][48] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][47] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][46] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][45] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][44] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][43] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][42] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][41] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][40] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][39] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][38] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][37] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][36] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][35] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][34] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][33] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][32] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][31] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][30] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][29] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
WARNING: [Synth 8-7137] Register loaded_pixel_reg[3][28] in module bicubic_top_2x has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/bicubic/bicubic_top.v:209]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vpu_ram'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/proc/video_proc_unit.v:57]
WARNING: [Synth 8-6014] Unused sequential element H_ACTIVE_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:280]
WARNING: [Synth 8-6014] Unused sequential element V_ACTIVE_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:286]
WARNING: [Synth 8-6014] Unused sequential element VS_POL_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/hdmi_timing_gen.v:291]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vpu'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_generator.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'video_generator_inst'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/video_sys.v:130]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_read_m'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/ddr_streaming_top.v:136]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'video_fifo_inst'. This will prevent further optimization [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:171]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/memc/axi_master_read.v:78]
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module axi_master_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[4] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[3] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[2] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[1] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_odd[0] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[4] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[3] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[2] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[1] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_parallel_even[0] in module Serializer_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[15] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[14] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[13] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[12] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[11] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[10] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[9] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[8] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[7] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[6] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[5] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[4] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[3] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[2] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[1] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_divisor[0] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[15] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[14] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[13] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[12] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[11] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[10] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[9] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[8] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[7] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[6] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[5] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[4] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[3] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[2] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[1] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_quotient[0] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[15] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[14] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[13] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[12] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[11] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[10] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[9] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[8] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[7] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[6] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[5] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[4] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[3] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[2] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[1] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk_remainder[0] in module Clock_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_wready in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[7] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[6] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[5] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[4] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[3] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[2] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[1] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[0] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rvalid in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rwack_err in module OV5640_Config is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2471.918 ; gain = 623.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2489.820 ; gain = 641.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2489.820 ; gain = 641.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2501.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/camera_wr_fifo/camera_wr_fifo/camera_wr_fifo_in_context.xdc] for cell 'video_system/memory_top/camera_axi_write/cam_wr_fifo_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/camera_wr_fifo/camera_wr_fifo/camera_wr_fifo_in_context.xdc] for cell 'video_system/memory_top/camera_axi_write/cam_wr_fifo_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/vpu_result_ram/vpu_result_ram/vpu_result_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/vpu_ram'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/vpu_result_ram/vpu_result_ram/vpu_result_ram_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/vpu_ram'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/fifo_generator_1_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/fifo_generator_1_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/fifo_generator_1_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_2x_buffer/bicubic_2x_buffer/fifo_generator_1_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/video_rd_fifo/video_rd_fifo/video_rd_fifo_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/video_fifo_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/video_rd_fifo/video_rd_fifo/video_rd_fifo_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/video_fifo_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'video_system/memory_top/mig_inst'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'video_system/memory_top/mig_inst'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/bypass_rd_req_fifo'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'video_system/memory_top/axi_read_m/bypass_rd_req_fifo'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'soc_clk'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'soc_clk'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'video_system/video_sys_clk'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'video_system/video_sys_clk'
Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_raw_cache/bicubic_raw_cache/bicubic_raw_cache_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo'
Finished Parsing XDC File [e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/bicubic_raw_cache/bicubic_raw_cache/bicubic_raw_cache_in_context.xdc] for cell 'video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo'
Parsing XDC File [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc]
WARNING: [Vivado 12-507] No nets matched 'i_camera_pclk_IBUF'. [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc:10]
Finished Parsing XDC File [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sys_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/constr/soc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2604.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2604.598 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for i_soc_clk. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_soc_clk. (constraint file  e:/Xilinx/PLD/pld-repo/projects/main/main.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/camera_axi_write/cam_wr_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/vpu_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/bicubic_2x/bicubic_2x_buffer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/axi_read_m/video_fifo_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/mig_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/memory_top/axi_read_m/bypass_rd_req_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_sys_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for video_system/video_generator_inst/vpu/bicubic_2x/raw_data_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
HDMI_Interface__GC0sys_top__GC0video_proc_unit__GC0Serializer_Interface__GC0bicubic_top_2x__1__GB0bicubic_top_2x__1__GB4bicubic_top_2x__1__GB1bicubic_top_2x__1__GB3bicubic_top_2x__1__GB2video_generator__GC0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'axi_master_read'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_next_reg' in module 'axi_master_read', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               S_RD_IDLE |                               00 |                               00
                 S_RD_WA |                               01 |                               01
               S_RD_DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_current_reg' in module 'axi_master_read', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               S_RD_IDLE |                               00 |                               00
                 S_RD_WA |                               01 |                               01
               S_RD_DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |axi_master_read |           1|       214|    0.1957|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 109355
   Resynthesis Design Size (number of cells) : 15148
   Resynth % : 13.8521,  Reuse % : 86.1479

3. Reference Checkpoint Information

+-----------------------------------------------------------------------------------------------------+
| DCP Location:  | E:/Xilinx/PLD/pld-repo/projects/main/main.srcs/utils_1/imports/synth_1/sys_top.dcp |
+-----------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |video_sys__GC0                    |           1|     15140|
|2     |bicubic_top_2x__1__GB0_#REUSE#    |           1|         0|
|3     |bicubic_top_2x__1__GB1_#REUSE#    |           1|         0|
|4     |bicubic_top_2x__1__GB2_#REUSE#    |           1|         0|
|5     |bicubic_top_2x__1__GB3_#REUSE#    |           1|         0|
|6     |bicubic_top_2x__1__GB4_#REUSE#    |           1|         0|
|7     |video_proc_unit__GC0_#REUSE#      |           1|         0|
|8     |video_generator__GC0_#REUSE#      |           1|         0|
|9     |Serializer_Interface__GC0_#REUSE# |           1|         0|
|10    |HDMI_Interface__GC0_#REUSE#       |           1|         0|
|11    |sys_top__GC0_#REUSE#              |           1|         0|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 66    
+---Muxes : 
	   7 Input   46 Bit        Muxes := 1     
	   7 Input   43 Bit        Muxes := 1     
	   6 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   7 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 11    
	   4 Input    6 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 53    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design sys_top has port o_camera_resetn driven by constant 1
WARNING: [Synth 8-3917] design sys_top has port o_camera_power_down driven by constant 0
INFO: [Synth 8-5544] ROM "lut_data_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut_data_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut_data_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut_data_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lut_data_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rhc_i_reg' into 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/dbus_whc_i_reg' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1518]
INFO: [Synth 8-4471] merging register 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rlc_i_reg' into 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/dbus_wlc_i_reg' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1519]
INFO: [Synth 8-4471] merging register 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/iic_sda_i_reg' into 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/iic_sda_i_reg' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1521]
INFO: [Synth 8-4471] merging register 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/mbus_rlast_i_reg' into 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rstop_i_reg' [E:/Xilinx/PLD/pld-repo/rtl-srcs/system/video/OV5640 Driver/Dependencies/IIC_V2.0/IIC_Interface.v:1154]
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module axi_master_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_wready in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[7] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[6] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[5] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[4] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[3] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[2] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[1] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rdata[0] in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rvalid in module OV5640_Config is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mbus_rwack_err in module OV5640_Config is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/wr_mbus_wslave_addr_mode_reg[1]' (FDC) to 'camera_controller/IIC_Interface_Inst/wr_mbus_wmode_reg[2]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/wr_mbus_wslave_addr_mode_reg[0]' (FDC) to 'camera_controller/IIC_Interface_Inst/mbus_rwmode_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/OV5640_Config_Inst /\mbus_rwaddr_h_o_reg[7] )
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[6]' (FDC) to 'camera_controller/IIC_Interface_Inst/mbus_rwmode_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[5]' (FDC) to 'camera_controller/IIC_Interface_Inst/mbus_rwmode_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[4]' (FDC) to 'camera_controller/IIC_Interface_Inst/mbus_rwmode_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[2]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[1]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[0]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wmode_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/mbus_rwmode_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wlast_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wvalid_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wlast_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wlast_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_waddr_mode_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/mbus_rlast_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/mbus_rready_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[13]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[14]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[15]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[10]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[11]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[12]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[7]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[8]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[9]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[4]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[5]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[6]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[1]' (FDCE) to 'camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/Clock_Interface_Inst/clk_dividend_i_reg[3] )
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/dbus_wack_sel_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/dbus_wack_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\memory_top/camera_axi_write/wr_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\memory_top/camera_axi_write/wr_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\memory_top/camera_axi_write/wr_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\memory_top/camera_axi_write/wr_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rack_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_waddr_h_i_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_waddr_h_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/dbus_rrq_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rbusy_o_reg )
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/FSM_onehot_state_current_reg[4]' (FDC) to 'camera_controller/IIC_Interface_Inst/rd_dbus_rrq_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/rd_dbus_rstop_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/dbus_rbusy_buff_reg[0]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wmode_i_reg[3]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/dbus_rbusy_buff_reg[0]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wmode_i_reg[2]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/dbus_rbusy_buff_reg[0]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/dbus_rbusy_buff_reg[0]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/wr_mbus_wmode_reg[2]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/wr_mbus_wmode_reg[3]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_waddr_h_i_reg[7]' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/dbus_rstop_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/state_current_reg[4]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[3]' (FDC) to 'camera_controller/IIC_Interface_Inst/wr_mbus_wmode_reg[0]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/mbus_wslave_addr_i_reg[7]' (FDC) to 'camera_controller/IIC_Interface_Inst/wr_mbus_wmode_reg[1]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0/camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[2]' (FDCE) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0/camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0/camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[0]' (FDCE) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0/camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0/camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[1]' (FDCE) to 'camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0/camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_inferred__0 /\camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/recv_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera_controller/IIC_Interface_Inst/IIC_Read_Data_Inst/IIC_Recv_Byte_Inst/state_current_reg[4] )
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/dbus_wstop_o_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Ctrl_Inst/dbus_wchange_o_reg'
INFO: [Synth 8-3886] merging instance 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/dbus_wstop_i_reg' (FDC) to 'camera_controller/IIC_Interface_Inst/IIC_Write_Data_Inst/IIC_Send_Byte_Inst/dbus_wchange_i_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bicubic_top_2x | C+A*B       | 0      | 11     | 11     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |bicubic_2x_buffer |         2|
|3     |bicubic_raw_cache |         1|
|4     |vpu_result_ram    |         1|
|5     |clk_wiz_1         |         1|
|6     |video_rd_fifo     |         1|
|7     |fifo_generator_0  |         1|
|8     |mig_7series_0__1  |         1|
|9     |camera_wr_fifo__1 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |bicubic_2x_buffer |     2|
|3     |bicubic_raw_cache |     1|
|4     |camera_wr_fifo    |     1|
|5     |clk_wiz           |     2|
|7     |fifo_generator    |     1|
|8     |mig_7series_0     |     1|
|9     |video_rd_fifo     |     1|
|10    |vpu_result_ram    |     1|
|11    |BUFG              |     1|
|12    |CARRY4            |   426|
|13    |DSP48E1           |     1|
|14    |LUT1              |   128|
|15    |LUT2              |   688|
|16    |LUT3              |   613|
|17    |LUT4              |   497|
|18    |LUT5              |  1179|
|19    |LUT6              | 10111|
|20    |MUXF7             |  4610|
|21    |MUXF8             |  1974|
|22    |OSERDESE2         |    16|
|23    |FDCE              |  1531|
|24    |FDPE              |     9|
|25    |FDRE              |  7560|
|26    |IBUF              |    12|
|27    |OBUF              |     5|
|28    |OBUFDS            |     8|
|29    |OBUFT             |     1|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2604.598 ; gain = 755.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2604.598 ; gain = 641.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2604.598 ; gain = 755.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2604.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sys_top' is not ideal for floorplanning, since the cellview 'bicubic_top_2x__1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2604.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 8 instances

Synth Design complete, checksum: b63c4731
INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 2604.598 ; gain = 1156.191
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/PLD/pld-repo/projects/main/main.runs/synth_1/sys_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_top_utilization_synth.rpt -pb sys_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 22:05:13 2023...
