// Seed: 3026017820
module module_0;
  assign id_0[1] = 1;
  logic id_1 = (id_1);
  reg   id_2;
  reg   id_3;
  always @(posedge 1) id_2 <= id_3;
endmodule
