// Seed: 3129772047
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  tri1  id_2
);
  assign id_0 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri0 id_5,
    input logic id_6,
    output logic id_7,
    input tri1 id_8,
    input logic id_9,
    output wire id_10
    , id_12
);
  assign id_7 = id_9;
  module_0(
      id_10, id_4, id_8
  );
  assign id_1 = 1;
  if (1'b0)
    always @(1 or posedge 1) begin
      id_7 <= id_3 == id_5 - 1 ? 1 : id_6;
    end
endmodule
