vendor_name = ModelSim
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/cl_25_24_quartus.v
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/FSM_game.v
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/VGA_driver.v
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/test_VGA.v
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/buffer_ram_dp.v
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/assignments.qsf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/cl_25_24_quartus_altpll.v
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/prueba.men
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/altsyncram_tq71.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/test_vga.ram0_buffer_ram_dp_7c3c2dc4.hdl.mif
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/decode_c8a.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/mux_umb.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/lpm_divide_rim.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/sign_div_unsign_jlh.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/alt_u_div_q6f.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/add_sub_7pc.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/add_sub_8pc.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/lpm_divide_vim.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/db/alt_u_div_27f.tdf
design_name = test_VGA
instance = comp, \VGA_Hsync_n~output , VGA_Hsync_n~output, test_VGA, 1
instance = comp, \VGA_Vsync_n~output , VGA_Vsync_n~output, test_VGA, 1
instance = comp, \VGA_R~output , VGA_R~output, test_VGA, 1
instance = comp, \VGA_G~output , VGA_G~output, test_VGA, 1
instance = comp, \VGA_B~output , VGA_B~output, test_VGA, 1
instance = comp, \clkout~output , clkout~output, test_VGA, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, test_VGA, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, test_VGA, 1
instance = comp, \clk~input , clk~input, test_VGA, 1
instance = comp, \clk25|altpll_component|auto_generated|pll1 , clk25|altpll_component|auto_generated|pll1, test_VGA, 1
instance = comp, \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, test_VGA, 1
instance = comp, \VGA640x480|countX[0]~10 , VGA640x480|countX[0]~10, test_VGA, 1
instance = comp, \~GND , ~GND, test_VGA, 1
instance = comp, \VGA640x480|countX[0]~20 , VGA640x480|countX[0]~20, test_VGA, 1
instance = comp, \rst~input , rst~input, test_VGA, 1
instance = comp, \VGA640x480|countX[0]~21 , VGA640x480|countX[0]~21, test_VGA, 1
instance = comp, \VGA640x480|countX[0] , VGA640x480|countX[0], test_VGA, 1
instance = comp, \VGA640x480|countX[1]~12 , VGA640x480|countX[1]~12, test_VGA, 1
instance = comp, \VGA640x480|countX[1] , VGA640x480|countX[1], test_VGA, 1
instance = comp, \VGA640x480|countX[2]~14 , VGA640x480|countX[2]~14, test_VGA, 1
instance = comp, \VGA640x480|countX[2] , VGA640x480|countX[2], test_VGA, 1
instance = comp, \VGA640x480|countX[3]~16 , VGA640x480|countX[3]~16, test_VGA, 1
instance = comp, \VGA640x480|countX[3] , VGA640x480|countX[3], test_VGA, 1
instance = comp, \VGA640x480|countX[4]~18 , VGA640x480|countX[4]~18, test_VGA, 1
instance = comp, \VGA640x480|countX[4] , VGA640x480|countX[4], test_VGA, 1
instance = comp, \VGA640x480|countX[5]~22 , VGA640x480|countX[5]~22, test_VGA, 1
instance = comp, \VGA640x480|countX[5] , VGA640x480|countX[5], test_VGA, 1
instance = comp, \VGA640x480|countX[6]~24 , VGA640x480|countX[6]~24, test_VGA, 1
instance = comp, \VGA640x480|countX[6] , VGA640x480|countX[6], test_VGA, 1
instance = comp, \VGA640x480|countX[7]~26 , VGA640x480|countX[7]~26, test_VGA, 1
instance = comp, \VGA640x480|countX[7] , VGA640x480|countX[7], test_VGA, 1
instance = comp, \VGA640x480|countX[8]~28 , VGA640x480|countX[8]~28, test_VGA, 1
instance = comp, \VGA640x480|countX[8] , VGA640x480|countX[8], test_VGA, 1
instance = comp, \VGA640x480|countX[9]~30 , VGA640x480|countX[9]~30, test_VGA, 1
instance = comp, \VGA640x480|countX[9]~feeder , VGA640x480|countX[9]~feeder, test_VGA, 1
instance = comp, \VGA640x480|countX[9] , VGA640x480|countX[9], test_VGA, 1
instance = comp, \VGA640x480|Hsync_n~0 , VGA640x480|Hsync_n~0, test_VGA, 1
instance = comp, \VGA640x480|Hsync_n~1 , VGA640x480|Hsync_n~1, test_VGA, 1
instance = comp, \VGA640x480|countY[0]~9 , VGA640x480|countY[0]~9, test_VGA, 1
instance = comp, \VGA640x480|countY[0] , VGA640x480|countY[0], test_VGA, 1
instance = comp, \VGA640x480|countY[1]~11 , VGA640x480|countY[1]~11, test_VGA, 1
instance = comp, \VGA640x480|countY[1] , VGA640x480|countY[1], test_VGA, 1
instance = comp, \VGA640x480|countY[2]~13 , VGA640x480|countY[2]~13, test_VGA, 1
instance = comp, \VGA640x480|countY[2] , VGA640x480|countY[2], test_VGA, 1
instance = comp, \VGA640x480|countY[3]~15 , VGA640x480|countY[3]~15, test_VGA, 1
instance = comp, \VGA640x480|countY[3] , VGA640x480|countY[3], test_VGA, 1
instance = comp, \VGA640x480|countY[4]~17 , VGA640x480|countY[4]~17, test_VGA, 1
instance = comp, \VGA640x480|countY[4] , VGA640x480|countY[4], test_VGA, 1
instance = comp, \VGA640x480|countY[5]~19 , VGA640x480|countY[5]~19, test_VGA, 1
instance = comp, \VGA640x480|countY[5] , VGA640x480|countY[5], test_VGA, 1
instance = comp, \VGA640x480|countY[6]~21 , VGA640x480|countY[6]~21, test_VGA, 1
instance = comp, \VGA640x480|countY[6]~feeder , VGA640x480|countY[6]~feeder, test_VGA, 1
instance = comp, \VGA640x480|countY[6] , VGA640x480|countY[6], test_VGA, 1
instance = comp, \VGA640x480|countY[7]~23 , VGA640x480|countY[7]~23, test_VGA, 1
instance = comp, \VGA640x480|countY[7]~feeder , VGA640x480|countY[7]~feeder, test_VGA, 1
instance = comp, \VGA640x480|countY[7] , VGA640x480|countY[7], test_VGA, 1
instance = comp, \VGA640x480|countY[8]~25 , VGA640x480|countY[8]~25, test_VGA, 1
instance = comp, \VGA640x480|countY[8]~feeder , VGA640x480|countY[8]~feeder, test_VGA, 1
instance = comp, \VGA640x480|countY[8] , VGA640x480|countY[8], test_VGA, 1
instance = comp, \VGA640x480|Vsync_n~1 , VGA640x480|Vsync_n~1, test_VGA, 1
instance = comp, \VGA640x480|Vsync_n~0 , VGA640x480|Vsync_n~0, test_VGA, 1
instance = comp, \VGA640x480|Vsync_n~2 , VGA640x480|Vsync_n~2, test_VGA, 1
instance = comp, \Add0~0 , Add0~0, test_VGA, 1
instance = comp, \Add0~2 , Add0~2, test_VGA, 1
instance = comp, \Add0~4 , Add0~4, test_VGA, 1
instance = comp, \Add0~6 , Add0~6, test_VGA, 1
instance = comp, \Add0~8 , Add0~8, test_VGA, 1
instance = comp, \Add0~10 , Add0~10, test_VGA, 1
instance = comp, \Add0~12 , Add0~12, test_VGA, 1
instance = comp, \Add0~14 , Add0~14, test_VGA, 1
instance = comp, \Add0~16 , Add0~16, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_15~0 , Div1|auto_generated|divider|divider|op_15~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_15~2 , Div1|auto_generated|divider|divider|op_15~2, test_VGA, 1
instance = comp, \Add0~18 , Add0~18, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_15~4 , Div1|auto_generated|divider|divider|op_15~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_15~6 , Div1|auto_generated|divider|divider|op_15~6, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[94]~69 , Div1|auto_generated|divider|divider|StageOut[94]~69, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[94]~68 , Div1|auto_generated|divider|divider|StageOut[94]~68, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[92]~70 , Div1|auto_generated|divider|divider|StageOut[92]~70, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[92]~71 , Div1|auto_generated|divider|divider|StageOut[92]~71, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_16~0 , Div1|auto_generated|divider|divider|op_16~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_16~2 , Div1|auto_generated|divider|divider|op_16~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_16~4 , Div1|auto_generated|divider|divider|op_16~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_16~7 , Div1|auto_generated|divider|divider|op_16~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_16~8 , Div1|auto_generated|divider|divider|op_16~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[98]~72 , Div1|auto_generated|divider|divider|StageOut[98]~72, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[98]~73 , Div1|auto_generated|divider|divider|StageOut[98]~73, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[97]~74 , Div1|auto_generated|divider|divider|StageOut[97]~74, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[97]~107 , Div1|auto_generated|divider|divider|StageOut[97]~107, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[96]~75 , Div1|auto_generated|divider|divider|StageOut[96]~75, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[96]~76 , Div1|auto_generated|divider|divider|StageOut[96]~76, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_17~0 , Div1|auto_generated|divider|divider|op_17~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_17~2 , Div1|auto_generated|divider|divider|op_17~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_17~4 , Div1|auto_generated|divider|divider|op_17~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_17~7 , Div1|auto_generated|divider|divider|op_17~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_17~8 , Div1|auto_generated|divider|divider|op_17~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[102]~77 , Div1|auto_generated|divider|divider|StageOut[102]~77, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[102]~101 , Div1|auto_generated|divider|divider|StageOut[102]~101, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[101]~78 , Div1|auto_generated|divider|divider|StageOut[101]~78, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[101]~108 , Div1|auto_generated|divider|divider|StageOut[101]~108, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[100]~80 , Div1|auto_generated|divider|divider|StageOut[100]~80, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[100]~79 , Div1|auto_generated|divider|divider|StageOut[100]~79, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_18~0 , Div1|auto_generated|divider|divider|op_18~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_18~2 , Div1|auto_generated|divider|divider|op_18~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_18~4 , Div1|auto_generated|divider|divider|op_18~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_18~7 , Div1|auto_generated|divider|divider|op_18~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_18~8 , Div1|auto_generated|divider|divider|op_18~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[106]~81 , Div1|auto_generated|divider|divider|StageOut[106]~81, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[106]~102 , Div1|auto_generated|divider|divider|StageOut[106]~102, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[105]~109 , Div1|auto_generated|divider|divider|StageOut[105]~109, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[105]~82 , Div1|auto_generated|divider|divider|StageOut[105]~82, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[104]~83 , Div1|auto_generated|divider|divider|StageOut[104]~83, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[104]~84 , Div1|auto_generated|divider|divider|StageOut[104]~84, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_19~0 , Div1|auto_generated|divider|divider|op_19~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_19~2 , Div1|auto_generated|divider|divider|op_19~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_19~4 , Div1|auto_generated|divider|divider|op_19~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_19~7 , Div1|auto_generated|divider|divider|op_19~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_19~8 , Div1|auto_generated|divider|divider|op_19~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[110]~103 , Div1|auto_generated|divider|divider|StageOut[110]~103, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[110]~85 , Div1|auto_generated|divider|divider|StageOut[110]~85, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[109]~110 , Div1|auto_generated|divider|divider|StageOut[109]~110, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[109]~86 , Div1|auto_generated|divider|divider|StageOut[109]~86, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[108]~88 , Div1|auto_generated|divider|divider|StageOut[108]~88, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[108]~87 , Div1|auto_generated|divider|divider|StageOut[108]~87, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_20~0 , Div1|auto_generated|divider|divider|op_20~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_20~2 , Div1|auto_generated|divider|divider|op_20~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_20~4 , Div1|auto_generated|divider|divider|op_20~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_20~7 , Div1|auto_generated|divider|divider|op_20~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_20~8 , Div1|auto_generated|divider|divider|op_20~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[114]~104 , Div1|auto_generated|divider|divider|StageOut[114]~104, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[114]~89 , Div1|auto_generated|divider|divider|StageOut[114]~89, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[113]~90 , Div1|auto_generated|divider|divider|StageOut[113]~90, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[113]~111 , Div1|auto_generated|divider|divider|StageOut[113]~111, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[112]~92 , Div1|auto_generated|divider|divider|StageOut[112]~92, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[112]~91 , Div1|auto_generated|divider|divider|StageOut[112]~91, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_21~0 , Div1|auto_generated|divider|divider|op_21~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_21~2 , Div1|auto_generated|divider|divider|op_21~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_21~4 , Div1|auto_generated|divider|divider|op_21~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_21~7 , Div1|auto_generated|divider|divider|op_21~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_21~8 , Div1|auto_generated|divider|divider|op_21~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[118]~93 , Div1|auto_generated|divider|divider|StageOut[118]~93, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[118]~105 , Div1|auto_generated|divider|divider|StageOut[118]~105, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[117]~112 , Div1|auto_generated|divider|divider|StageOut[117]~112, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[117]~94 , Div1|auto_generated|divider|divider|StageOut[117]~94, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[116]~96 , Div1|auto_generated|divider|divider|StageOut[116]~96, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[116]~95 , Div1|auto_generated|divider|divider|StageOut[116]~95, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_23~0 , Div1|auto_generated|divider|divider|op_23~0, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_23~2 , Div1|auto_generated|divider|divider|op_23~2, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_23~4 , Div1|auto_generated|divider|divider|op_23~4, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_23~7 , Div1|auto_generated|divider|divider|op_23~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_23~8 , Div1|auto_generated|divider|divider|op_23~8, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[122]~97 , Div1|auto_generated|divider|divider|StageOut[122]~97, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[122]~106 , Div1|auto_generated|divider|divider|StageOut[122]~106, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[121]~113 , Div1|auto_generated|divider|divider|StageOut[121]~113, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[121]~98 , Div1|auto_generated|divider|divider|StageOut[121]~98, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[120]~100 , Div1|auto_generated|divider|divider|StageOut[120]~100, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[120]~99 , Div1|auto_generated|divider|divider|StageOut[120]~99, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_24~1 , Div1|auto_generated|divider|divider|op_24~1, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_24~3 , Div1|auto_generated|divider|divider|op_24~3, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_24~5 , Div1|auto_generated|divider|divider|op_24~5, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_24~7 , Div1|auto_generated|divider|divider|op_24~7, test_VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|op_24~8 , Div1|auto_generated|divider|divider|op_24~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_1~0 , Div0|auto_generated|divider|divider|op_1~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_1~2 , Div0|auto_generated|divider|divider|op_1~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_1~4 , Div0|auto_generated|divider|divider|op_1~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_1~6 , Div0|auto_generated|divider|divider|op_1~6, test_VGA, 1
instance = comp, \Add1~0 , Add1~0, test_VGA, 1
instance = comp, \Add1~2 , Add1~2, test_VGA, 1
instance = comp, \Add1~4 , Add1~4, test_VGA, 1
instance = comp, \Add1~6 , Add1~6, test_VGA, 1
instance = comp, \Add1~8 , Add1~8, test_VGA, 1
instance = comp, \Add1~10 , Add1~10, test_VGA, 1
instance = comp, \Add1~12 , Add1~12, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~0 , Div0|auto_generated|divider|divider|op_3~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[10]~67 , Div0|auto_generated|divider|divider|StageOut[10]~67, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[10]~66 , Div0|auto_generated|divider|divider|StageOut[10]~66, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[9]~69 , Div0|auto_generated|divider|divider|StageOut[9]~69, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[9]~68 , Div0|auto_generated|divider|divider|StageOut[9]~68, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[8]~70 , Div0|auto_generated|divider|divider|StageOut[8]~70, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[8]~71 , Div0|auto_generated|divider|divider|StageOut[8]~71, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~0 , Div0|auto_generated|divider|divider|op_2~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~2 , Div0|auto_generated|divider|divider|op_2~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~4 , Div0|auto_generated|divider|divider|op_2~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~7 , Div0|auto_generated|divider|divider|op_2~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~8 , Div0|auto_generated|divider|divider|op_2~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[14]~101 , Div0|auto_generated|divider|divider|StageOut[14]~101, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[14]~72 , Div0|auto_generated|divider|divider|StageOut[14]~72, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[13]~73 , Div0|auto_generated|divider|divider|StageOut[13]~73, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[13]~102 , Div0|auto_generated|divider|divider|StageOut[13]~102, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[12]~74 , Div0|auto_generated|divider|divider|StageOut[12]~74, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[12]~75 , Div0|auto_generated|divider|divider|StageOut[12]~75, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~2 , Div0|auto_generated|divider|divider|op_3~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~4 , Div0|auto_generated|divider|divider|op_3~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~7 , Div0|auto_generated|divider|divider|op_3~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~8 , Div0|auto_generated|divider|divider|op_3~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~76 , Div0|auto_generated|divider|divider|StageOut[18]~76, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~96 , Div0|auto_generated|divider|divider|StageOut[18]~96, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~103 , Div0|auto_generated|divider|divider|StageOut[17]~103, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~77 , Div0|auto_generated|divider|divider|StageOut[17]~77, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~78 , Div0|auto_generated|divider|divider|StageOut[16]~78, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~79 , Div0|auto_generated|divider|divider|StageOut[16]~79, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~0 , Div0|auto_generated|divider|divider|op_4~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~2 , Div0|auto_generated|divider|divider|op_4~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~4 , Div0|auto_generated|divider|divider|op_4~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~7 , Div0|auto_generated|divider|divider|op_4~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~8 , Div0|auto_generated|divider|divider|op_4~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~104 , Div0|auto_generated|divider|divider|StageOut[21]~104, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~80 , Div0|auto_generated|divider|divider|StageOut[22]~80, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~97 , Div0|auto_generated|divider|divider|StageOut[22]~97, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~81 , Div0|auto_generated|divider|divider|StageOut[21]~81, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~83 , Div0|auto_generated|divider|divider|StageOut[20]~83, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~82 , Div0|auto_generated|divider|divider|StageOut[20]~82, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~0 , Div0|auto_generated|divider|divider|op_5~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~2 , Div0|auto_generated|divider|divider|op_5~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~4 , Div0|auto_generated|divider|divider|op_5~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~7 , Div0|auto_generated|divider|divider|op_5~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~8 , Div0|auto_generated|divider|divider|op_5~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~98 , Div0|auto_generated|divider|divider|StageOut[26]~98, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~84 , Div0|auto_generated|divider|divider|StageOut[26]~84, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~105 , Div0|auto_generated|divider|divider|StageOut[25]~105, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~85 , Div0|auto_generated|divider|divider|StageOut[25]~85, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[24]~87 , Div0|auto_generated|divider|divider|StageOut[24]~87, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[24]~86 , Div0|auto_generated|divider|divider|StageOut[24]~86, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~0 , Div0|auto_generated|divider|divider|op_6~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~2 , Div0|auto_generated|divider|divider|op_6~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~4 , Div0|auto_generated|divider|divider|op_6~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~7 , Div0|auto_generated|divider|divider|op_6~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~8 , Div0|auto_generated|divider|divider|op_6~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[29]~106 , Div0|auto_generated|divider|divider|StageOut[29]~106, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[29]~89 , Div0|auto_generated|divider|divider|StageOut[29]~89, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~90 , Div0|auto_generated|divider|divider|StageOut[28]~90, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~91 , Div0|auto_generated|divider|divider|StageOut[28]~91, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~0 , Div0|auto_generated|divider|divider|op_7~0, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~2 , Div0|auto_generated|divider|divider|op_7~2, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~4 , Div0|auto_generated|divider|divider|op_7~4, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~99 , Div0|auto_generated|divider|divider|StageOut[30]~99, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~88 , Div0|auto_generated|divider|divider|StageOut[30]~88, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~7 , Div0|auto_generated|divider|divider|op_7~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~8 , Div0|auto_generated|divider|divider|op_7~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[34]~92 , Div0|auto_generated|divider|divider|StageOut[34]~92, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[34]~100 , Div0|auto_generated|divider|divider|StageOut[34]~100, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~107 , Div0|auto_generated|divider|divider|StageOut[33]~107, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~93 , Div0|auto_generated|divider|divider|StageOut[33]~93, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~95 , Div0|auto_generated|divider|divider|StageOut[32]~95, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~94 , Div0|auto_generated|divider|divider|StageOut[32]~94, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~1 , Div0|auto_generated|divider|divider|op_8~1, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~3 , Div0|auto_generated|divider|divider|op_8~3, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~5 , Div0|auto_generated|divider|divider|op_8~5, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~7 , Div0|auto_generated|divider|divider|op_8~7, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~8 , Div0|auto_generated|divider|divider|op_8~8, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_8~8_wirecell , Div0|auto_generated|divider|divider|op_8~8_wirecell, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_7~8_wirecell , Div0|auto_generated|divider|divider|op_7~8_wirecell, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_6~8_wirecell , Div0|auto_generated|divider|divider|op_6~8_wirecell, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_5~8_wirecell , Div0|auto_generated|divider|divider|op_5~8_wirecell, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_4~8_wirecell , Div0|auto_generated|divider|divider|op_4~8_wirecell, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_3~8_wirecell , Div0|auto_generated|divider|divider|op_3~8_wirecell, test_VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|op_2~8_wirecell , Div0|auto_generated|divider|divider|op_2~8_wirecell, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a2, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|address_reg_a[0] , DP_RAM|ram_rtl_0|auto_generated|address_reg_a[0], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a5, test_VGA, 1
instance = comp, \VGA640x480|LessThan0~0 , VGA640x480|LessThan0~0, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[2]~0 , VGA640x480|pixelOut[2]~0, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a4, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a1, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[1]~1 , VGA640x480|pixelOut[1]~1, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a0, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a3, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[0]~2 , VGA640x480|pixelOut[0]~2, test_VGA, 1
instance = comp, \bntr~input , bntr~input, test_VGA, 1
instance = comp, \bntl~input , bntl~input, test_VGA, 1
instance = comp, \init~input , init~input, test_VGA, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, test_VGA, 1
