onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /intpol2_D4_IQ_tb/DUT/clk
add wave -noupdate /intpol2_D4_IQ_tb/DUT/rstn
add wave -noupdate /intpol2_D4_IQ_tb/DUT/start
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Empty_i
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Controlpath/next_state_logic/en_M_addr
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Controlpath/next_state_logic/M_cnt
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Controlpath/next_state_logic/comp_addr
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Controlpath/FSM/state
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Afull_i
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/DUT/data_in_from_fifo_I
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/DUT/data_in_from_fifo_Q
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Write_Enable_fifo
add wave -noupdate /intpol2_D4_IQ_tb/DUT/Read_Enable_fifo
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/DUT/I_interp
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/DUT/Q_interp
add wave -noupdate /intpol2_D4_IQ_tb/DUT/done
add wave -noupdate /intpol2_D4_IQ_tb/DUT/busy
add wave -noupdate /intpol2_D4_IQ_tb/FIFO_I_out/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure
add wave -noupdate /intpol2_D4_IQ_tb/FIFO_Q_out/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure
add wave -noupdate -radix hexadecimal -childformat {{{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[31]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[30]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[29]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[28]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[27]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[26]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[25]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[24]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[23]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[22]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[21]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[20]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[19]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[18]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[17]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[16]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[15]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[14]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[13]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[12]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[11]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[10]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[9]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[8]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[7]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[6]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[5]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[4]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[3]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[2]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[1]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[0]} -radix hexadecimal}} -subitemconfig {{/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[31]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[30]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[29]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[28]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[27]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[26]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[25]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[24]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[23]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[22]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[21]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[20]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[19]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[18]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[17]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[16]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[15]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[14]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[13]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[12]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[11]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[10]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[9]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[8]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[7]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[6]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[5]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[4]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[3]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[2]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[1]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/data_input___i[0]} {-height 20 -radix hexadecimal}} /intpol2_D4_IQ_tb/FIFO_I_in/data_input___i
add wave -noupdate -radix hexadecimal -childformat {{{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[7]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[6]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[5]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[4]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[3]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[2]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[1]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[0]} -radix hexadecimal}} -expand -subitemconfig {{/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[7]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[6]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[5]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[4]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[3]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[2]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[1]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure[0]} {-height 20 -radix hexadecimal}} /intpol2_D4_IQ_tb/FIFO_I_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/FIFO_Q_in/data_input___i
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/FIFO_Q_in/Write_enable_i
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/FIFO_Q_in/Dual_Port_Dual_Clock_RAM_Inst/RAM_Structure
add wave -noupdate -radix hexadecimal -childformat {{{/intpol2_D4_IQ_tb/mem_signal[0]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[1]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[2]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[3]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[4]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[5]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[6]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[7]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[8]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[9]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[10]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[11]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[12]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[13]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[14]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[15]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[16]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[17]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[18]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[19]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[20]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[21]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[22]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[23]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[24]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[25]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[26]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[27]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[28]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[29]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[30]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[31]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[32]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[33]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[34]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[35]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[36]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[37]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[38]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[39]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[40]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[41]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[42]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[43]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[44]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[45]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[46]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[47]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[48]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[49]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[50]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[51]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[52]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[53]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[54]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[55]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[56]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[57]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[58]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[59]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[60]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[61]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[62]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[63]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[64]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[65]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[66]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[67]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[68]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[69]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[70]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[71]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[72]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[73]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[74]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[75]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[76]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[77]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[78]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[79]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[80]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[81]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[82]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[83]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[84]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[85]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[86]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[87]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[88]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[89]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[90]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[91]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[92]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[93]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[94]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[95]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[96]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[97]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[98]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[99]} -radix hexadecimal} {{/intpol2_D4_IQ_tb/mem_signal[100]} -radix hexadecimal}} -subitemconfig {{/intpol2_D4_IQ_tb/mem_signal[0]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[1]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[2]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[3]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[4]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[5]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[6]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[7]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[8]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[9]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[10]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[11]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[12]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[13]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[14]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[15]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[16]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[17]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[18]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[19]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[20]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[21]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[22]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[23]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[24]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[25]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[26]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[27]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[28]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[29]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[30]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[31]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[32]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[33]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[34]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[35]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[36]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[37]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[38]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[39]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[40]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[41]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[42]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[43]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[44]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[45]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[46]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[47]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[48]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[49]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[50]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[51]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[52]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[53]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[54]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[55]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[56]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[57]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[58]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[59]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[60]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[61]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[62]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[63]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[64]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[65]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[66]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[67]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[68]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[69]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[70]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[71]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[72]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[73]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[74]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[75]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[76]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[77]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[78]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[79]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[80]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[81]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[82]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[83]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[84]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[85]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[86]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[87]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[88]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[89]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[90]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[91]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[92]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[93]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[94]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[95]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[96]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[97]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[98]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[99]} {-height 20 -radix hexadecimal} {/intpol2_D4_IQ_tb/mem_signal[100]} {-height 20 -radix hexadecimal}} /intpol2_D4_IQ_tb/mem_signal
add wave -noupdate -radix hexadecimal /intpol2_D4_IQ_tb/write_fifo_in_cc_delay/data_in
add wave -noupdate /intpol2_D4_IQ_tb/write_fifo_in_cc_delay/cc_delay
add wave -noupdate /intpol2_D4_IQ_tb/FIFO_I_in/Write_enable_i
add wave -noupdate /intpol2_D4_IQ_tb/FIFO_I_in/Almost_Empty_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {363236 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 447
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {206312 ps} {518574 ps}
