{
  "module_name": "cx231xx-conf-reg.h",
  "hash_id": "6b7d5361df5e595d0778e67de35c559101124170eaaa09a76ab5ca2de6012354",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/usb/cx231xx/cx231xx-conf-reg.h",
  "human_readable_source": " \n \n\n#ifndef _POLARIS_REG_H_\n#define _POLARIS_REG_H_\n\n#define BOARD_CFG_STAT          0x0\n#define TS_MODE_REG             0x4\n#define TS1_CFG_REG             0x8\n#define TS1_LENGTH_REG          0xc\n#define TS2_CFG_REG             0x10\n#define TS2_LENGTH_REG          0x14\n#define EP_MODE_SET             0x18\n#define CIR_PWR_PTN1            0x1c\n#define CIR_PWR_PTN2            0x20\n#define CIR_PWR_PTN3            0x24\n#define CIR_PWR_MASK0           0x28\n#define CIR_PWR_MASK1           0x2c\n#define CIR_PWR_MASK2           0x30\n#define CIR_GAIN                0x34\n#define CIR_CAR_REG             0x38\n#define CIR_OT_CFG1             0x40\n#define CIR_OT_CFG2             0x44\n#define GBULK_BIT_EN            0x68\n#define PWR_CTL_EN              0x74\n\n \n#define ENABLE_EP1              0x01    \n#define ENABLE_EP2              0x02    \n#define ENABLE_EP3              0x04    \n#define ENABLE_EP4              0x08    \n#define ENABLE_EP5              0x10    \n#define ENABLE_EP6              0x20    \n\n \n#define PWR_MODE_MASK           0x17f\n#define PWR_AV_EN               0x08    \n#define PWR_ISO_EN              0x40    \n#define PWR_AV_MODE             0x30    \n#define PWR_TUNER_EN            0x04    \n#define PWR_DEMOD_EN            0x02    \n#define I2C_DEMOD_EN            0x01    \n#define PWR_RESETOUT_EN         0x100   \n\nenum AV_MODE{\n\tPOLARIS_AVMODE_DEFAULT = 0,\n\tPOLARIS_AVMODE_DIGITAL = 0x10,\n\tPOLARIS_AVMODE_ANALOGT_TV = 0x20,\n\tPOLARIS_AVMODE_ENXTERNAL_AV = 0x30,\n\n};\n\n \n\n#define SINGLE_ENDED            0x0\n#define LOW_IF                  0x4\n#define EU_IF                   0x9\n#define US_IF                   0xa\n\n#define SUP_BLK_TUNE1           0x00\n#define SUP_BLK_TUNE2           0x01\n#define SUP_BLK_TUNE3           0x02\n#define SUP_BLK_XTAL            0x03\n#define SUP_BLK_PLL1            0x04\n#define SUP_BLK_PLL2            0x05\n#define SUP_BLK_PLL3            0x06\n#define SUP_BLK_REF             0x07\n#define SUP_BLK_PWRDN           0x08\n#define SUP_BLK_TESTPAD         0x09\n#define ADC_COM_INT5_STAB_REF   0x0a\n#define ADC_COM_QUANT           0x0b\n#define ADC_COM_BIAS1           0x0c\n#define ADC_COM_BIAS2           0x0d\n#define ADC_COM_BIAS3           0x0e\n#define TESTBUS_CTRL            0x12\n\n#define FLD_PWRDN_TUNING_BIAS\t0x10\n#define FLD_PWRDN_ENABLE_PLL\t0x08\n#define FLD_PWRDN_PD_BANDGAP\t0x04\n#define FLD_PWRDN_PD_BIAS\t0x02\n#define FLD_PWRDN_PD_TUNECK\t0x01\n\n\n#define ADC_STATUS_CH1          0x20\n#define ADC_STATUS_CH2          0x40\n#define ADC_STATUS_CH3          0x60\n\n#define ADC_STATUS2_CH1         0x21\n#define ADC_STATUS2_CH2         0x41\n#define ADC_STATUS2_CH3         0x61\n\n#define ADC_CAL_ATEST_CH1       0x22\n#define ADC_CAL_ATEST_CH2       0x42\n#define ADC_CAL_ATEST_CH3       0x62\n\n#define ADC_PWRDN_CLAMP_CH1     0x23\n#define ADC_PWRDN_CLAMP_CH2     0x43\n#define ADC_PWRDN_CLAMP_CH3     0x63\n\n#define ADC_CTRL_DAC23_CH1      0x24\n#define ADC_CTRL_DAC23_CH2      0x44\n#define ADC_CTRL_DAC23_CH3      0x64\n\n#define ADC_CTRL_DAC1_CH1       0x25\n#define ADC_CTRL_DAC1_CH2       0x45\n#define ADC_CTRL_DAC1_CH3       0x65\n\n#define ADC_DCSERVO_DEM_CH1     0x26\n#define ADC_DCSERVO_DEM_CH2     0x46\n#define ADC_DCSERVO_DEM_CH3     0x66\n\n#define ADC_FB_FRCRST_CH1       0x27\n#define ADC_FB_FRCRST_CH2       0x47\n#define ADC_FB_FRCRST_CH3       0x67\n\n#define ADC_INPUT_CH1           0x28\n#define ADC_INPUT_CH2           0x48\n#define ADC_INPUT_CH3           0x68\n#define INPUT_SEL_MASK          0x30    \n\n#define ADC_NTF_PRECLMP_EN_CH1  0x29\n#define ADC_NTF_PRECLMP_EN_CH2  0x49\n#define ADC_NTF_PRECLMP_EN_CH3  0x69\n\n#define ADC_QGAIN_RES_TRM_CH1   0x2a\n#define ADC_QGAIN_RES_TRM_CH2   0x4a\n#define ADC_QGAIN_RES_TRM_CH3   0x6a\n\n#define ADC_SOC_PRECLMP_TERM_CH1    0x2b\n#define ADC_SOC_PRECLMP_TERM_CH2    0x4b\n#define ADC_SOC_PRECLMP_TERM_CH3    0x6b\n\n#define TESTBUS_CTRL_CH1        0x32\n#define TESTBUS_CTRL_CH2        0x52\n#define TESTBUS_CTRL_CH3        0x72\n\n \n#define      DIRECT_IF_REVB_BASE  0x00300\n\n \n#define      DIF_PLL_FREQ_WORD        (DIRECT_IF_REVB_BASE + 0x00000000)\n \n#define      FLD_DIF_PLL_LOCK                           0x80000000\n \n#define      FLD_DIF_PLL_FREE_RUN                       0x10000000\n#define      FLD_DIF_PLL_FREQ                           0x0fffffff\n\n \n#define      DIF_PLL_CTRL             (DIRECT_IF_REVB_BASE + 0x00000004)\n \n#define      FLD_DIF_KD_PD                              0xff000000\n \n#define      FLD_DIF_KDS_PD                             0x000f0000\n#define      FLD_DIF_KI_PD                              0x0000ff00\n \n#define      FLD_DIF_KIS_PD                             0x0000000f\n\n \n#define      DIF_PLL_CTRL1            (DIRECT_IF_REVB_BASE + 0x00000008)\n \n#define      FLD_DIF_KD_FD                              0xff000000\n \n#define      FLD_DIF_KDS_FD                             0x000f0000\n#define      FLD_DIF_KI_FD                              0x0000ff00\n#define      FLD_DIF_SIG_PROP_SZ                        0x000000f0\n#define      FLD_DIF_KIS_FD                             0x0000000f\n\n \n#define      DIF_PLL_CTRL2            (DIRECT_IF_REVB_BASE + 0x0000000c)\n \n#define      FLD_DIF_PLL_AGC_REF                        0xfff00000\n#define      FLD_DIF_PLL_AGC_KI                         0x000f0000\n \n#define      FLD_DIF_FREQ_LIMIT                         0x00007000\n#define      FLD_DIF_K_FD                               0x00000f00\n#define      FLD_DIF_DOWNSMPL_FD                        0x000000ff\n\n \n#define      DIF_PLL_CTRL3            (DIRECT_IF_REVB_BASE + 0x00000010)\n \n \n#define      FLD_DIF_PLL_AGC_EN                         0x00008000\n \n#define      FLD_DIF_PLL_MAN_GAIN                       0x00000fff\n\n \n#define      DIF_AGC_IF_REF           (DIRECT_IF_REVB_BASE + 0x00000014)\n \n#define      FLD_DIF_K_AGC_RF                           0xf0000000\n#define      FLD_DIF_K_AGC_IF                           0x0f000000\n#define      FLD_DIF_K_AGC_INT                          0x00f00000\n \n#define      FLD_DIF_IF_REF                             0x00000fff\n\n \n#define      DIF_AGC_CTRL_IF          (DIRECT_IF_REVB_BASE + 0x00000018)\n \n#define      FLD_DIF_IF_MAX                             0xff000000\n#define      FLD_DIF_IF_MIN                             0x00ff0000\n#define      FLD_DIF_IF_AGC                             0x0000ffff\n\n \n#define      DIF_AGC_CTRL_INT         (DIRECT_IF_REVB_BASE + 0x0000001c)\n \n#define      FLD_DIF_INT_MAX                            0xff000000\n#define      FLD_DIF_INT_MIN                            0x00ff0000\n#define      FLD_DIF_INT_AGC                            0x0000ffff\n\n \n#define      DIF_AGC_CTRL_RF          (DIRECT_IF_REVB_BASE + 0x00000020)\n \n#define      FLD_DIF_RF_MAX                             0xff000000\n#define      FLD_DIF_RF_MIN                             0x00ff0000\n#define      FLD_DIF_RF_AGC                             0x0000ffff\n\n \n#define      DIF_AGC_IF_INT_CURRENT   (DIRECT_IF_REVB_BASE + 0x00000024)\n \n#define      FLD_DIF_IF_AGC_IN                          0xffff0000\n#define      FLD_DIF_INT_AGC_IN                         0x0000ffff\n\n \n#define      DIF_AGC_RF_CURRENT       (DIRECT_IF_REVB_BASE + 0x00000028)\n \n \n#define      FLD_DIF_RF_AGC_IN                          0x0000ffff\n\n \n#define      DIF_VIDEO_AGC_CTRL       (DIRECT_IF_REVB_BASE + 0x0000002c)\n \n#define      FLD_DIF_AFD                                0xc0000000\n#define      FLD_DIF_K_VID_AGC                          0x30000000\n#define      FLD_DIF_LINE_LENGTH                        0x0fff0000\n#define      FLD_DIF_AGC_GAIN                           0x0000ffff\n\n \n#define      DIF_VID_AUD_OVERRIDE     (DIRECT_IF_REVB_BASE + 0x00000030)\n \n#define      FLD_DIF_AUDIO_AGC_OVERRIDE                 0x80000000\n \n#define      FLD_DIF_AUDIO_MAN_GAIN                     0x3f000000\n \n#define      FLD_DIF_VID_AGC_OVERRIDE                   0x00010000\n#define      FLD_DIF_VID_MAN_GAIN                       0x0000ffff\n\n \n#define      DIF_AV_SEP_CTRL          (DIRECT_IF_REVB_BASE + 0x00000034)\n \n#define      FLD_DIF_LPF_FREQ                           0xc0000000\n#define      FLD_DIF_AV_PHASE_INC                       0x3f000000\n#define      FLD_DIF_AUDIO_FREQ                         0x00ffffff\n\n \n#define      DIF_COMP_FLT_CTRL        (DIRECT_IF_REVB_BASE + 0x00000038)\n \n \n#define      FLD_DIF_IIR23_R2                           0x00ff0000\n#define      FLD_DIF_IIR23_R1                           0x0000ff00\n#define      FLD_DIF_IIR1_R1                            0x000000ff\n\n \n#define      DIF_MISC_CTRL            (DIRECT_IF_REVB_BASE + 0x0000003c)\n \n#define      FLD_DIF_DIF_BYPASS                         0x80000000\n#define      FLD_DIF_FM_NYQ_GAIN                        0x40000000\n#define      FLD_DIF_RF_AGC_ENA                         0x20000000\n#define      FLD_DIF_INT_AGC_ENA                        0x10000000\n#define      FLD_DIF_IF_AGC_ENA                         0x08000000\n#define      FLD_DIF_FORCE_RF_IF_LOCK                   0x04000000\n#define      FLD_DIF_VIDEO_AGC_ENA                      0x02000000\n#define      FLD_DIF_RF_AGC_INV                         0x01000000\n#define      FLD_DIF_INT_AGC_INV                        0x00800000\n#define      FLD_DIF_IF_AGC_INV                         0x00400000\n#define      FLD_DIF_SPEC_INV                           0x00200000\n#define      FLD_DIF_AUD_FULL_BW                        0x00100000\n#define      FLD_DIF_AUD_SRC_SEL                        0x00080000\n \n#define      FLD_DIF_IF_FREQ                            0x00030000\n \n#define      FLD_DIF_TIP_OFFSET                         0x00003f00\n \n#define      FLD_DIF_DITHER_ENA                         0x00000010\n \n#define      FLD_DIF_RF_IF_LOCK                         0x00000001\n\n \n#define      DIF_SRC_PHASE_INC        (DIRECT_IF_REVB_BASE + 0x00000040)\n \n \n#define      FLD_DIF_PHASE_INC                          0x1fffffff\n\n \n#define      DIF_SRC_GAIN_CONTROL     (DIRECT_IF_REVB_BASE + 0x00000044)\n \n \n#define      FLD_DIF_SRC_KI                             0x0000ff00\n#define      FLD_DIF_SRC_KD                             0x000000ff\n\n \n#define      DIF_BPF_COEFF01          (DIRECT_IF_REVB_BASE + 0x00000048)\n \n \n#define      FLD_DIF_BPF_COEFF_0                        0x00070000\n \n#define      FLD_DIF_BPF_COEFF_1                        0x0000000f\n\n \n#define      DIF_BPF_COEFF23          (DIRECT_IF_REVB_BASE + 0x0000004c)\n \n \n#define      FLD_DIF_BPF_COEFF_2                        0x003f0000\n \n#define      FLD_DIF_BPF_COEFF_3                        0x0000007f\n\n \n#define      DIF_BPF_COEFF45          (DIRECT_IF_REVB_BASE + 0x00000050)\n \n \n#define      FLD_DIF_BPF_COEFF_4                        0x00ff0000\n \n#define      FLD_DIF_BPF_COEFF_5                        0x000000ff\n\n \n#define      DIF_BPF_COEFF67          (DIRECT_IF_REVB_BASE + 0x00000054)\n \n \n#define      FLD_DIF_BPF_COEFF_6                        0x01ff0000\n \n#define      FLD_DIF_BPF_COEFF_7                        0x000001ff\n\n \n#define      DIF_BPF_COEFF89          (DIRECT_IF_REVB_BASE + 0x00000058)\n \n \n#define      FLD_DIF_BPF_COEFF_8                        0x03ff0000\n \n#define      FLD_DIF_BPF_COEFF_9                        0x000003ff\n\n \n#define      DIF_BPF_COEFF1011        (DIRECT_IF_REVB_BASE + 0x0000005c)\n \n \n#define      FLD_DIF_BPF_COEFF_10                       0x07ff0000\n \n#define      FLD_DIF_BPF_COEFF_11                       0x000007ff\n\n \n#define      DIF_BPF_COEFF1213        (DIRECT_IF_REVB_BASE + 0x00000060)\n \n \n#define      FLD_DIF_BPF_COEFF_12                       0x07ff0000\n \n#define      FLD_DIF_BPF_COEFF_13                       0x00000fff\n\n \n#define      DIF_BPF_COEFF1415        (DIRECT_IF_REVB_BASE + 0x00000064)\n \n \n#define      FLD_DIF_BPF_COEFF_14                       0x0fff0000\n \n#define      FLD_DIF_BPF_COEFF_15                       0x00000fff\n\n \n#define      DIF_BPF_COEFF1617        (DIRECT_IF_REVB_BASE + 0x00000068)\n \n \n#define      FLD_DIF_BPF_COEFF_16                       0x1fff0000\n \n#define      FLD_DIF_BPF_COEFF_17                       0x00001fff\n\n \n#define      DIF_BPF_COEFF1819        (DIRECT_IF_REVB_BASE + 0x0000006c)\n \n \n#define      FLD_DIF_BPF_COEFF_18                       0x1fff0000\n \n#define      FLD_DIF_BPF_COEFF_19                       0x00001fff\n\n \n#define      DIF_BPF_COEFF2021        (DIRECT_IF_REVB_BASE + 0x00000070)\n \n \n#define      FLD_DIF_BPF_COEFF_20                       0x1fff0000\n \n#define      FLD_DIF_BPF_COEFF_21                       0x00003fff\n\n \n#define      DIF_BPF_COEFF2223        (DIRECT_IF_REVB_BASE + 0x00000074)\n \n \n#define      FLD_DIF_BPF_COEFF_22                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_23                       0x00003fff\n\n \n#define      DIF_BPF_COEFF2425        (DIRECT_IF_REVB_BASE + 0x00000078)\n \n \n#define      FLD_DIF_BPF_COEFF_24                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_25                       0x00003fff\n\n \n#define      DIF_BPF_COEFF2627        (DIRECT_IF_REVB_BASE + 0x0000007c)\n \n \n#define      FLD_DIF_BPF_COEFF_26                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_27                       0x00003fff\n\n \n#define      DIF_BPF_COEFF2829        (DIRECT_IF_REVB_BASE + 0x00000080)\n \n \n#define      FLD_DIF_BPF_COEFF_28                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_29                       0x00003fff\n\n \n#define      DIF_BPF_COEFF3031        (DIRECT_IF_REVB_BASE + 0x00000084)\n \n \n#define      FLD_DIF_BPF_COEFF_30                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_31                       0x00003fff\n\n \n#define      DIF_BPF_COEFF3233        (DIRECT_IF_REVB_BASE + 0x00000088)\n \n \n#define      FLD_DIF_BPF_COEFF_32                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_33                       0x00003fff\n\n \n#define      DIF_BPF_COEFF3435        (DIRECT_IF_REVB_BASE + 0x0000008c)\n \n \n#define      FLD_DIF_BPF_COEFF_34                       0x3fff0000\n \n#define      FLD_DIF_BPF_COEFF_35                       0x00003fff\n\n \n#define      DIF_BPF_COEFF36          (DIRECT_IF_REVB_BASE + 0x00000090)\n \n \n#define      FLD_DIF_BPF_COEFF_36                       0x3fff0000\n \n\n \n#define      DIF_RPT_VARIANCE         (DIRECT_IF_REVB_BASE + 0x00000094)\n \n \n#define      FLD_DIF_RPT_VARIANCE                       0x000fffff\n\n \n#define      DIF_SOFT_RST_CTRL_REVB       (DIRECT_IF_REVB_BASE + 0x00000098)\n \n \n#define      FLD_DIF_DIF_SOFT_RST                       0x00000080\n#define      FLD_DIF_DIF_REG_RST_MSK                    0x00000040\n#define      FLD_DIF_AGC_RST_MSK                        0x00000020\n#define      FLD_DIF_CMP_RST_MSK                        0x00000010\n#define      FLD_DIF_AVS_RST_MSK                        0x00000008\n#define      FLD_DIF_NYQ_RST_MSK                        0x00000004\n#define      FLD_DIF_DIF_SRC_RST_MSK                    0x00000002\n#define      FLD_DIF_PLL_RST_MSK                        0x00000001\n\n \n#define      DIF_PLL_FREQ_ERR         (DIRECT_IF_REVB_BASE + 0x0000009c)\n \n \n#define      FLD_DIF_CTL_IP                             0x01ffffff\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}