// Seed: 3783722896
module module_0 #(
    parameter id_11 = 32'd86
) (
    input  wire  id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output tri1  id_6,
    output tri1  id_7
);
  logic id_9;
  wire id_10, _id_11, id_12;
  assign id_6 = id_12;
  wire [1 : id_11] id_13;
  assign id_9[-1 :-1] = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd17
) (
    input tri0 id_0,
    inout tri1 id_1,
    input tri0 id_2,
    input wire _id_3
);
  wire id_5;
  wor  id_6;
  wire id_7;
  assign id_6 = 1'b0;
  wire id_8, id_9;
  assign id_5 = id_0;
  logic id_10;
  logic [id_3 : -1] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire id_12;
  wire id_13;
endmodule
