-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity master_ip is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    uart1_V : IN STD_LOGIC_VECTOR (0 downto 0);
    uart2_V : IN STD_LOGIC_VECTOR (0 downto 0);
    alert_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    axi_byte_V : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of master_ip is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "master_ip,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=16.414000,HLS_SYN_LAT=56,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=39,HLS_SYN_FF=4699,HLS_SYN_LUT=11053}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv16_546 : STD_LOGIC_VECTOR (15 downto 0) := "0000010101000110";
    constant ap_const_lv16_4E2 : STD_LOGIC_VECTOR (15 downto 0) := "0000010011100010";
    constant ap_const_lv16_FAED : STD_LOGIC_VECTOR (15 downto 0) := "1111101011101101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv16_37DC : STD_LOGIC_VECTOR (15 downto 0) := "0011011111011100";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv8_B5 : STD_LOGIC_VECTOR (7 downto 0) := "10110101";
    constant ap_const_lv8_62 : STD_LOGIC_VECTOR (7 downto 0) := "01100010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_34 : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_150 : STD_LOGIC_VECTOR (8 downto 0) := "101010000";
    constant ap_const_lv9_170 : STD_LOGIC_VECTOR (8 downto 0) := "101110000";
    constant ap_const_lv9_130 : STD_LOGIC_VECTOR (8 downto 0) := "100110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_3E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111101000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal signal1_uart_state_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal signal1_previous_input_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal signal1_count_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal signal1_next_out_byte_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal signal1_gnss_state_V : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal signal1_ck_a_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal signal1_ck_b_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal signal1_tempCoordinates_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    signal signal1_tempCoordinates_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal signal1_tempCoordinates_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal coordinates1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000011010100000";
    signal coordinates1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000011010100000";
    signal coordinates1_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000011010100000";
    signal signal2_uart_state_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal signal2_previous_input_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal signal2_count_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal signal2_next_out_byte_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal signal2_gnss_state_V : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal signal2_ck_a_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal signal2_ck_b_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal signal2_tempCoordinates_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    signal signal2_tempCoordinates_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal signal2_tempCoordinates_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal coordinates2_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000011010100000";
    signal coordinates2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000011010100000";
    signal coordinates2_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000011010100000";
    signal uart1_V_read_read_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal uart1_V_read_reg_2889 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_pp0_stg0_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_77 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it41 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it52 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it53 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it54 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it55 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it56 : STD_LOGIC := '0';
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2894 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_reg_2894_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal signal1_previous_input_V_load_reg_2898 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2903 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_1_reg_2903_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_reg_2907 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_195_reg_2907_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i1_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i1_reg_2911 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2915 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_11_reg_2915_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_cast_fu_829_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lhs_V_cast_reg_2919 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_fu_843_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_reg_2924 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_26_reg_2924_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_cond7_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_reg_2929 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2929_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_1_cast_fu_849_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lhs_V_1_cast_reg_2933 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_fu_863_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_reg_2938 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_18_reg_2938_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_cond8_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_reg_2943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond8_reg_2943_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_reg_2947 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond9_reg_2947_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2951 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_2951_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2955 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_2955_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_reg_2959 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond5_reg_2959_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal uart2_V_read_read_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal uart2_V_read_reg_2971 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_reg_2976 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_90_reg_2976_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal signal2_previous_input_V_load_reg_2980 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_2985 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_91_reg_2985_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_reg_2989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_234_reg_2989_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_i_reg_2993 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_reg_2997 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_103_reg_2997_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_2_cast_fu_1055_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lhs_V_2_cast_reg_3001 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_119_fu_1069_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_119_reg_3006 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_3006_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_cond23_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond23_reg_3011 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond23_reg_3011_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_3_cast_fu_1075_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lhs_V_3_cast_reg_3015 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_106_fu_1089_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_106_reg_3020 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it5 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it7 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it8 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it9 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it10 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it11 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it12 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it13 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it16 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it17 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it18 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it19 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it20 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_106_reg_3020_pp0_it21 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_cond22_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond22_reg_3025 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond22_reg_3025_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond24_reg_3029 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond24_reg_3029_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_reg_3033 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3033_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_97_reg_3037_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond21_reg_3041 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond21_reg_3041_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond20_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signal1_next_out_byte_V_load_reg_3053 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond2_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_3064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3064_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3064_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond2_reg_3064_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_3068 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3068_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3068_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_3068_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_reg_3072 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_3072_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_3072_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond4_reg_3072_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_reg_3076 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond6_reg_3076_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond6_reg_3076_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond6_reg_3076_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond10_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond10_reg_3080 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond10_reg_3080_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond10_reg_3080_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond10_reg_3080_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond11_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond11_reg_3084 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond11_reg_3084_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond11_reg_3084_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond11_reg_3084_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond12_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond12_reg_3088 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond12_reg_3088_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond12_reg_3088_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond12_reg_3088_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond13_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond13_reg_3092 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond13_reg_3092_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond13_reg_3092_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond13_reg_3092_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond14_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond14_reg_3096 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond14_reg_3096_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond14_reg_3096_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond14_reg_3096_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond15_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond15_reg_3100 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond15_reg_3100_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond15_reg_3100_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond15_reg_3100_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_3104 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_3104_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_3104_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_3104_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond16_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond16_reg_3108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond16_reg_3108_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond16_reg_3108_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond16_reg_3108_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_3112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond17_reg_3112_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond17_reg_3112_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond17_reg_3112_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond18_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond18_reg_3116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond18_reg_3116_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond18_reg_3116_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond18_reg_3116_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond19_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond19_reg_3120 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond19_reg_3120_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond19_reg_3120_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond19_reg_3120_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_fu_1757_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_221_reg_3124 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_221_reg_3124_pp0_it23 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_221_reg_3124_pp0_it24 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_221_reg_3124_pp0_it25 : STD_LOGIC_VECTOR (4 downto 0);
    signal signal2_next_out_byte_V_load_reg_3129 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond26_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond26_reg_3140 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond26_reg_3140_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond26_reg_3140_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond26_reg_3140_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond27_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond27_reg_3144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond27_reg_3144_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond27_reg_3144_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond27_reg_3144_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond28_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond28_reg_3148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond28_reg_3148_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond28_reg_3148_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond28_reg_3148_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond29_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond29_reg_3152 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond29_reg_3152_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond29_reg_3152_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond29_reg_3152_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond30_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond30_reg_3156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond30_reg_3156_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond30_reg_3156_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond30_reg_3156_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond31_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond31_reg_3160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond31_reg_3160_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond31_reg_3160_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond31_reg_3160_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond32_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond32_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond32_reg_3164_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond32_reg_3164_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond32_reg_3164_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond33_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond33_reg_3168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond33_reg_3168_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond33_reg_3168_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond33_reg_3168_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond34_fu_2309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond34_reg_3172 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond34_reg_3172_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond34_reg_3172_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond34_reg_3172_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond35_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond35_reg_3176 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond35_reg_3176_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond35_reg_3176_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond35_reg_3176_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_3180 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_152_reg_3180_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_152_reg_3180_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_152_reg_3180_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond36_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond36_reg_3184 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond36_reg_3184_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond36_reg_3184_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond36_reg_3184_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond37_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond37_reg_3188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond37_reg_3188_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond37_reg_3188_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond37_reg_3188_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond38_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond38_reg_3192 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond38_reg_3192_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond38_reg_3192_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond38_reg_3192_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond39_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond39_reg_3196 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond39_reg_3196_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond39_reg_3196_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond39_reg_3196_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_258_fu_2471_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_258_reg_3200 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_258_reg_3200_pp0_it23 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_258_reg_3200_pp0_it24 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_ppstg_tmp_258_reg_3200_pp0_it25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_181_fu_2591_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_181_reg_3205 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_184_fu_2605_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_184_reg_3210 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_182_reg_3215 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_185_reg_3221 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_188_fu_2735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_188_reg_3227 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_449_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_reg_3232 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_453_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_186_reg_3237 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_189_reg_3242 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_441_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_187_reg_3248 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_457_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_190_reg_3253 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_445_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_191_reg_3258 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_470_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_reg_3263 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_554_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_phiprechg_storemerge2_reg_259pp0_it0 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge2_phi_fu_262_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_phiprechg_storemerge3_reg_269pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_phi_fu_272_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_storemerge1_reg_280pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge1_phi_fu_283_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_651_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_phiprechg_storemerge4_reg_291pp0_it0 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge4_phi_fu_294_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_phiprechg_storemerge5_reg_301pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge5_phi_fu_304_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_storemerge_reg_312pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_phi_fu_315_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1373_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_signal1_ck_a_V_loc_1_reg_323pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_216_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signal1_ck_a_V_loc_1_phi_fu_326_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond1_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_signal1_ck_b_V_loc_1_reg_335pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal signal1_ck_b_V_loc_1_phi_fu_338_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_tmp_61_reg_347pp0_it22 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_61_phi_fu_350_p22 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_127_fu_2087_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_signal2_ck_a_V_loc_1_reg_382pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_253_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signal2_ck_a_V_loc_1_phi_fu_385_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond25_fu_2125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_fu_2100_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_signal2_ck_b_V_loc_1_reg_394pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal signal2_ck_b_V_loc_1_phi_fu_397_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_tmp_153_reg_406pp0_it22 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_153_phi_fu_409_p22 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_491_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal addconv_i_i_i1_fu_817_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1200_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1253_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_669_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_62_fu_1857_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_70_fu_1845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_1797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_fu_2657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_588_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal addconv_i_i_i_fu_1043_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_124_fu_1914_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_1967_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_686_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_154_fu_2571_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_161_fu_2559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_169_fu_2511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_177_fu_2715_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_194_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_193_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_cast_fu_833_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_25_fu_837_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_18_cast_fu_853_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_17_fu_857_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_224_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_229_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_228_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_232_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_cast_fu_1059_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_118_fu_1063_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_112_cast_fu_1079_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_105_fu_1083_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_98_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_8_fu_1159_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_24_fu_1172_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_1179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_200_fu_1164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1185_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_fu_1188_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_fu_1192_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_9_fu_1212_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_12_fu_1225_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_196_fu_1217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1238_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_197_fu_1241_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_1245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_fu_1289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_202_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_204_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_207_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_211_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_213_fu_1349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_212_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_215_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_214_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_1543_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_fu_1607_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp3_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_fu_1765_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_75_fu_1769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_cast_fu_1777_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_76_fu_1781_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_74_fu_1761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_cast_fu_1787_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_fu_1791_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_219_fu_1813_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_67_fu_1817_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_cast_fu_1825_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_68_fu_1829_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_65_fu_1809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_cast_fu_1835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_1839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_fu_1873_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_117_fu_1886_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_fu_1889_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_fu_1893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_237_fu_1878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_1899_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_238_fu_1902_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_6_fu_1906_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_fu_1926_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_104_fu_1939_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_fu_1942_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_fu_1946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_235_fu_1931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_1952_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_236_fu_1955_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_4_fu_1959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_240_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_244_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_243_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_250_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_252_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_fu_2215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_fu_2221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_2239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_fu_2257_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_143_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp6_fu_2267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_255_fu_2321_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp9_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_163_fu_2383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_fu_2479_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_166_fu_2483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_cast_fu_2491_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_167_fu_2495_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_165_fu_2475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_172_cast_fu_2501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_168_fu_2505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_256_fu_2527_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_158_fu_2531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_cast_fu_2539_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_159_fu_2543_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_fu_2523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_163_cast_fu_2549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_160_fu_2553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_fu_2630_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_86_cast_fu_2637_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_84_fu_2641_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_82_fu_2627_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_87_cast_fu_2647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_2651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_174_fu_2688_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_180_cast_fu_2695_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_175_fu_2699_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_173_fu_2685_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_181_cast_fu_2705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_176_fu_2709_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_2741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loc_V_1_fu_2762_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_2766_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal loc_V_fu_2752_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_i_i_i2_cast6_fu_2778_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_assign_fu_2782_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_i_i_10_fu_2796_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isNeg_fu_2788_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_cast_fu_2802_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_assign_1_fu_2806_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_assign_1_cast_fu_2814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_201_i_i_cast_fu_2822_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_i_i_fu_2774_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal tmp_201_i_i_fu_2818_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal tmp_202_i_i_fu_2826_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_262_fu_2838_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_204_i_i_fu_2832_p2 : STD_LOGIC_VECTOR (135 downto 0);
    signal tmp_198_fu_2846_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_199_fu_2850_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_fu_2860_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_2744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_i_i_fu_2868_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_fu_2874_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_ce : STD_LOGIC;
    signal grp_fu_445_ce : STD_LOGIC;
    signal grp_fu_449_ce : STD_LOGIC;
    signal grp_fu_453_ce : STD_LOGIC;
    signal grp_fu_457_ce : STD_LOGIC;
    signal grp_fu_461_ce : STD_LOGIC;
    signal grp_fu_464_ce : STD_LOGIC;
    signal grp_fu_467_ce : STD_LOGIC;
    signal grp_fu_470_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_pprstidle_pp0 : STD_LOGIC;
    signal ap_sig_bdd_3525 : BOOLEAN;
    signal ap_sig_bdd_3549 : BOOLEAN;
    signal ap_sig_bdd_3543 : BOOLEAN;
    signal ap_sig_bdd_2727 : BOOLEAN;
    signal ap_sig_bdd_4167 : BOOLEAN;
    signal ap_sig_bdd_4161 : BOOLEAN;
    signal ap_sig_bdd_4265 : BOOLEAN;
    signal ap_sig_bdd_4271 : BOOLEAN;
    signal ap_sig_bdd_3804 : BOOLEAN;
    signal ap_sig_bdd_3828 : BOOLEAN;
    signal ap_sig_bdd_3822 : BOOLEAN;
    signal ap_sig_bdd_3359 : BOOLEAN;
    signal ap_sig_bdd_4390 : BOOLEAN;
    signal ap_sig_bdd_4384 : BOOLEAN;
    signal ap_sig_bdd_4488 : BOOLEAN;
    signal ap_sig_bdd_4494 : BOOLEAN;
    signal ap_sig_bdd_5955 : BOOLEAN;
    signal ap_sig_bdd_5507 : BOOLEAN;
    signal ap_sig_bdd_5959 : BOOLEAN;
    signal ap_sig_bdd_5961 : BOOLEAN;
    signal ap_sig_bdd_5958 : BOOLEAN;
    signal ap_sig_bdd_5965 : BOOLEAN;
    signal ap_sig_bdd_5967 : BOOLEAN;
    signal ap_sig_bdd_5964 : BOOLEAN;
    signal ap_sig_bdd_5970 : BOOLEAN;
    signal ap_sig_bdd_5541 : BOOLEAN;

    component master_ip_dadd_64ns_64ns_64_4_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component master_ip_dmul_64ns_64ns_64_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component master_ip_sitodp_32ns_64_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component master_ip_dsqrt_64ns_64ns_64_17 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    master_ip_dadd_64ns_64ns_64_4_full_dsp_U0 : component master_ip_dadd_64ns_64ns_64_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_183_reg_3232,
        din1 => tmp_186_reg_3237,
        ce => grp_fu_441_ce,
        dout => grp_fu_441_p2);

    master_ip_dadd_64ns_64ns_64_4_full_dsp_U1 : component master_ip_dadd_64ns_64ns_64_4_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_187_reg_3248,
        din1 => tmp_190_reg_3253,
        ce => grp_fu_445_ce,
        dout => grp_fu_445_p2);

    master_ip_dmul_64ns_64ns_64_4_max_dsp_U2 : component master_ip_dmul_64ns_64ns_64_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_182_reg_3215,
        din1 => tmp_182_reg_3215,
        ce => grp_fu_449_ce,
        dout => grp_fu_449_p2);

    master_ip_dmul_64ns_64ns_64_4_max_dsp_U3 : component master_ip_dmul_64ns_64ns_64_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_185_reg_3221,
        din1 => tmp_185_reg_3221,
        ce => grp_fu_453_ce,
        dout => grp_fu_453_p2);

    master_ip_dmul_64ns_64ns_64_4_max_dsp_U4 : component master_ip_dmul_64ns_64ns_64_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_189_reg_3242,
        din1 => tmp_189_reg_3242,
        ce => grp_fu_457_ce,
        dout => grp_fu_457_p2);

    master_ip_sitodp_32ns_64_3_U5 : component master_ip_sitodp_32ns_64_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_181_reg_3205,
        ce => grp_fu_461_ce,
        dout => grp_fu_461_p1);

    master_ip_sitodp_32ns_64_3_U6 : component master_ip_sitodp_32ns_64_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_184_reg_3210,
        ce => grp_fu_464_ce,
        dout => grp_fu_464_p1);

    master_ip_sitodp_32ns_64_3_U7 : component master_ip_sitodp_32ns_64_3
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_188_reg_3227,
        ce => grp_fu_467_ce,
        dout => grp_fu_467_p1);

    master_ip_dsqrt_64ns_64ns_64_17_U8 : component master_ip_dsqrt_64ns_64ns_64_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => tmp_191_reg_3258,
        ce => grp_fu_470_ce,
        dout => grp_fu_470_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it25 assign process. --
    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it26 assign process. --
    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it27 assign process. --
    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it28 assign process. --
    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it29 assign process. --
    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it30 assign process. --
    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it31 assign process. --
    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it32 assign process. --
    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it33 assign process. --
    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it34 assign process. --
    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it35 assign process. --
    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it36 assign process. --
    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it37 assign process. --
    ap_reg_ppiten_pp0_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it38 assign process. --
    ap_reg_ppiten_pp0_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it39 assign process. --
    ap_reg_ppiten_pp0_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it40 assign process. --
    ap_reg_ppiten_pp0_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it41 assign process. --
    ap_reg_ppiten_pp0_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it42 assign process. --
    ap_reg_ppiten_pp0_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it43 assign process. --
    ap_reg_ppiten_pp0_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it44 assign process. --
    ap_reg_ppiten_pp0_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it45 assign process. --
    ap_reg_ppiten_pp0_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it46 assign process. --
    ap_reg_ppiten_pp0_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it47 assign process. --
    ap_reg_ppiten_pp0_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it48 assign process. --
    ap_reg_ppiten_pp0_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it49 assign process. --
    ap_reg_ppiten_pp0_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it50 assign process. --
    ap_reg_ppiten_pp0_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it51 assign process. --
    ap_reg_ppiten_pp0_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it52 assign process. --
    ap_reg_ppiten_pp0_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it53 assign process. --
    ap_reg_ppiten_pp0_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it54 assign process. --
    ap_reg_ppiten_pp0_it54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it55 assign process. --
    ap_reg_ppiten_pp0_it55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it56 assign process. --
    ap_reg_ppiten_pp0_it56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
            end if;
        end if;
    end process;


    -- signal1_ck_a_V assign process. --
    signal1_ck_a_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_3549) then 
                    signal1_ck_a_V <= ap_const_lv8_0;
                elsif (ap_sig_bdd_3525) then 
                    signal1_ck_a_V <= tmp_35_fu_1373_p2;
                end if;
            end if; 
        end if;
    end process;

    -- signal1_ck_b_V assign process. --
    signal1_ck_b_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_3549) then 
                    signal1_ck_b_V <= ap_const_lv8_0;
                elsif (ap_sig_bdd_3525) then 
                    signal1_ck_b_V <= tmp_36_fu_1386_p2;
                end if;
            end if; 
        end if;
    end process;

    -- signal1_count_V assign process. --
    signal1_count_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_fu_708_p2)) and (ap_const_lv1_0 = or_cond_fu_911_p2))) then 
                signal1_count_V <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)))) then 
                signal1_count_V <= grp_fu_554_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2))) or ((ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = grp_fu_518_p2)))))) then 
                signal1_count_V <= storemerge2_phi_fu_262_p4;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and (ap_const_lv1_0 = or_cond7_fu_512_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and not((ap_const_lv1_0 = or_cond7_fu_512_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and (ap_const_lv1_0 = grp_fu_518_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)) and (ap_const_lv1_0 = grp_fu_518_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)) and not((ap_const_lv1_0 = grp_fu_518_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_fu_708_p2)) and not((ap_const_lv1_0 = or_cond_fu_911_p2))))) then 
                signal1_count_V <= ap_const_lv16_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and (ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)))) then 
                signal1_count_V <= addconv_i_i_i1_fu_817_p2;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and (ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2) and (ap_const_lv1_0 = grp_fu_475_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = grp_fu_475_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = grp_fu_475_p2) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_1_fu_727_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_fu_708_p2)) and (ap_const_lv1_0 = tmp_2_fu_905_p2)))) then 
                signal1_count_V <= grp_fu_480_p2;
            end if; 
        end if;
    end process;

    -- signal1_gnss_state_V assign process. --
    signal1_gnss_state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = tmp_60_fu_1641_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = tmp_60_fu_1641_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond2_fu_1441_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond2_fu_1441_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond3_fu_1459_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond3_fu_1459_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond4_fu_1477_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond4_fu_1477_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond6_fu_1495_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond6_fu_1495_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond10_fu_1513_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond10_fu_1513_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond11_fu_1531_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond11_fu_1531_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond12_fu_1559_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond12_fu_1559_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond13_fu_1577_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond13_fu_1577_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond14_fu_1595_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond14_fu_1595_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond15_fu_1635_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond15_fu_1635_p2)))))) then 
                signal1_gnss_state_V <= tmp_62_fu_1857_p2;
            elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and not((ap_const_lv1_0 = or_cond18_fu_1703_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and not((ap_const_lv1_0 = or_cond18_fu_1703_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and not((ap_const_lv1_0 = or_cond17_fu_1681_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and not((ap_const_lv1_0 = or_cond17_fu_1681_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and not((ap_const_lv1_0 = or_cond16_fu_1659_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and not((ap_const_lv1_0 = or_cond16_fu_1659_p2))))))) then 
                signal1_gnss_state_V <= grp_fu_669_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2))))) then 
                signal1_gnss_state_V <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    -- signal1_next_out_byte_V assign process. --
    signal1_next_out_byte_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2955_pp0_it21))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond5_reg_2959_pp0_it21))))) then 
                signal1_next_out_byte_V <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2929_pp0_it21)))) then 
                signal1_next_out_byte_V <= tmp_29_fu_1253_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_11_reg_2915_pp0_it21)))) then 
                signal1_next_out_byte_V <= tmp_33_fu_1200_p2;
            end if; 
        end if;
    end process;

    -- signal1_previous_input_V assign process. --
    signal1_previous_input_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and ((not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_fu_708_p2))) or (not((ap_const_lv1_0 = tmp_fu_708_p2)) and (ap_const_lv1_0 = or_cond_fu_911_p2))))) then 
                signal1_previous_input_V <= storemerge1_phi_fu_283_p4;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)) and (ap_const_lv1_0 = grp_fu_518_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)) and not((ap_const_lv1_0 = grp_fu_518_p2))))) then 
                signal1_previous_input_V <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2))) or ((ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = grp_fu_518_p2)))))) then 
                signal1_previous_input_V <= storemerge3_phi_fu_272_p4;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and (ap_const_lv1_0 = grp_fu_518_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_1_fu_727_p2))))) then 
                signal1_previous_input_V <= ap_const_lv1_0;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and (ap_const_lv1_0 = or_cond7_fu_512_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and not((ap_const_lv1_0 = or_cond7_fu_512_p2))))) then 
                signal1_previous_input_V <= uart1_V;
            end if; 
        end if;
    end process;

    -- signal1_tempCoordinates_0 assign process. --
    signal1_tempCoordinates_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_4167) then 
                    signal1_tempCoordinates_0 <= tmp_70_fu_1845_p2;
                elsif (ap_sig_bdd_2727) then 
                    signal1_tempCoordinates_0 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    -- signal1_tempCoordinates_1 assign process. --
    signal1_tempCoordinates_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_4161) then 
                    signal1_tempCoordinates_1 <= tmp_78_fu_1797_p2;
                elsif (ap_sig_bdd_2727) then 
                    signal1_tempCoordinates_1 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    -- signal1_tempCoordinates_2 assign process. --
    signal1_tempCoordinates_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it26)) then
                if (ap_sig_bdd_4271) then 
                    signal1_tempCoordinates_2 <= tmp_86_fu_2657_p2;
                elsif (ap_sig_bdd_4265) then 
                    signal1_tempCoordinates_2 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    -- signal1_uart_state_V assign process. --
    signal1_uart_state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_1_fu_727_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)) and not((ap_const_lv1_0 = grp_fu_518_p2))))) then 
                signal1_uart_state_V <= ap_const_lv4_2;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = grp_fu_518_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_fu_708_p2)) and not((ap_const_lv1_0 = or_cond_fu_911_p2))))) then 
                signal1_uart_state_V <= ap_const_lv4_1;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and (ap_const_lv1_0 = or_cond7_fu_512_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and (ap_const_lv1_0 = grp_fu_518_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)) and (ap_const_lv1_0 = grp_fu_518_p2)))) then 
                signal1_uart_state_V <= ap_const_lv4_0;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and (ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2) and not((ap_const_lv1_0 = grp_fu_475_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and not((ap_const_lv1_0 = or_cond7_fu_512_p2))))) then 
                signal1_uart_state_V <= grp_fu_491_p2;
            end if; 
        end if;
    end process;

    -- signal2_ck_a_V assign process. --
    signal2_ck_a_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_3828) then 
                    signal2_ck_a_V <= ap_const_lv8_0;
                elsif (ap_sig_bdd_3804) then 
                    signal2_ck_a_V <= tmp_127_fu_2087_p2;
                end if;
            end if; 
        end if;
    end process;

    -- signal2_ck_b_V assign process. --
    signal2_ck_b_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_3828) then 
                    signal2_ck_b_V <= ap_const_lv8_0;
                elsif (ap_sig_bdd_3804) then 
                    signal2_ck_b_V <= tmp_128_fu_2100_p2;
                end if;
            end if; 
        end if;
    end process;

    -- signal2_count_V assign process. --
    signal2_count_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_90_fu_934_p2)) and (ap_const_lv1_0 = or_cond20_fu_1137_p2))) then 
                signal2_count_V <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)))) then 
                signal2_count_V <= grp_fu_651_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2))) or ((ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = grp_fu_615_p2)))))) then 
                signal2_count_V <= storemerge4_phi_fu_294_p4;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and (ap_const_lv1_0 = or_cond23_fu_609_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and not((ap_const_lv1_0 = or_cond23_fu_609_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and (ap_const_lv1_0 = grp_fu_615_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)) and (ap_const_lv1_0 = grp_fu_615_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)) and not((ap_const_lv1_0 = grp_fu_615_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_90_fu_934_p2)) and not((ap_const_lv1_0 = or_cond20_fu_1137_p2))))) then 
                signal2_count_V <= ap_const_lv16_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and (ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)))) then 
                signal2_count_V <= addconv_i_i_i_fu_1043_p2;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and (ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2) and (ap_const_lv1_0 = grp_fu_572_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = grp_fu_572_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = grp_fu_572_p2) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_91_fu_953_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_90_fu_934_p2)) and (ap_const_lv1_0 = tmp_92_fu_1131_p2)))) then 
                signal2_count_V <= grp_fu_577_p2;
            end if; 
        end if;
    end process;

    -- signal2_gnss_state_V assign process. --
    signal2_gnss_state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = tmp_152_fu_2355_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = tmp_152_fu_2355_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond26_fu_2155_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond26_fu_2155_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond27_fu_2173_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond27_fu_2173_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond28_fu_2191_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond28_fu_2191_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond29_fu_2209_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond29_fu_2209_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond30_fu_2227_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond30_fu_2227_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond31_fu_2245_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond31_fu_2245_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond32_fu_2273_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond32_fu_2273_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond33_fu_2291_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond33_fu_2291_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond34_fu_2309_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond34_fu_2309_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond35_fu_2349_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond35_fu_2349_p2)))))) then 
                signal2_gnss_state_V <= tmp_154_fu_2571_p2;
            elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and not((ap_const_lv1_0 = or_cond38_fu_2417_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and not((ap_const_lv1_0 = or_cond38_fu_2417_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and not((ap_const_lv1_0 = or_cond37_fu_2395_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and not((ap_const_lv1_0 = or_cond37_fu_2395_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and not((ap_const_lv1_0 = or_cond36_fu_2373_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and not((ap_const_lv1_0 = or_cond36_fu_2373_p2))))))) then 
                signal2_gnss_state_V <= grp_fu_686_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2))))) then 
                signal2_gnss_state_V <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    -- signal2_next_out_byte_V assign process. --
    signal2_next_out_byte_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_97_reg_3037_pp0_it21))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond21_reg_3041_pp0_it21))))) then 
                signal2_next_out_byte_V <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond23_reg_3011_pp0_it21)))) then 
                signal2_next_out_byte_V <= tmp_115_fu_1967_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_103_reg_2997_pp0_it21)))) then 
                signal2_next_out_byte_V <= tmp_124_fu_1914_p2;
            end if; 
        end if;
    end process;

    -- signal2_previous_input_V assign process. --
    signal2_previous_input_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and ((not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_90_fu_934_p2))) or (not((ap_const_lv1_0 = tmp_90_fu_934_p2)) and (ap_const_lv1_0 = or_cond20_fu_1137_p2))))) then 
                signal2_previous_input_V <= storemerge_phi_fu_315_p4;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)) and (ap_const_lv1_0 = grp_fu_615_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)) and not((ap_const_lv1_0 = grp_fu_615_p2))))) then 
                signal2_previous_input_V <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (((ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2))) or ((ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = grp_fu_615_p2)))))) then 
                signal2_previous_input_V <= storemerge5_phi_fu_304_p4;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and (ap_const_lv1_0 = grp_fu_615_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_91_fu_953_p2))))) then 
                signal2_previous_input_V <= ap_const_lv1_0;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and (ap_const_lv1_0 = or_cond23_fu_609_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and not((ap_const_lv1_0 = or_cond23_fu_609_p2))))) then 
                signal2_previous_input_V <= uart2_V;
            end if; 
        end if;
    end process;

    -- signal2_tempCoordinates_0 assign process. --
    signal2_tempCoordinates_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_4390) then 
                    signal2_tempCoordinates_0 <= tmp_161_fu_2559_p2;
                elsif (ap_sig_bdd_3359) then 
                    signal2_tempCoordinates_0 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    -- signal2_tempCoordinates_1 assign process. --
    signal2_tempCoordinates_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
                if (ap_sig_bdd_4384) then 
                    signal2_tempCoordinates_1 <= tmp_169_fu_2511_p2;
                elsif (ap_sig_bdd_3359) then 
                    signal2_tempCoordinates_1 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    -- signal2_tempCoordinates_2 assign process. --
    signal2_tempCoordinates_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it26)) then
                if (ap_sig_bdd_4494) then 
                    signal2_tempCoordinates_2 <= tmp_177_fu_2715_p2;
                elsif (ap_sig_bdd_4488) then 
                    signal2_tempCoordinates_2 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    -- signal2_uart_state_V assign process. --
    signal2_uart_state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_91_fu_953_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)) and not((ap_const_lv1_0 = grp_fu_615_p2))))) then 
                signal2_uart_state_V <= ap_const_lv4_2;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = grp_fu_615_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_90_fu_934_p2)) and not((ap_const_lv1_0 = or_cond20_fu_1137_p2))))) then 
                signal2_uart_state_V <= ap_const_lv4_1;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and (ap_const_lv1_0 = or_cond23_fu_609_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and (ap_const_lv1_0 = grp_fu_615_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)) and (ap_const_lv1_0 = grp_fu_615_p2)))) then 
                signal2_uart_state_V <= ap_const_lv4_0;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and (ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2) and not((ap_const_lv1_0 = grp_fu_572_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and not((ap_const_lv1_0 = or_cond23_fu_609_p2))))) then 
                signal2_uart_state_V <= grp_fu_588_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0)) then
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it1(3 downto 0) <= lhs_V_1_cast_reg_2933(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it1(3 downto 0) <= lhs_V_2_cast_reg_3001(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it1(3 downto 0) <= lhs_V_3_cast_reg_3015(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it1(3 downto 0) <= lhs_V_cast_reg_2919(3 downto 0);
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it1 <= or_cond21_reg_3041;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it1 <= or_cond22_reg_3025;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it1 <= or_cond23_reg_3011;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it1 <= or_cond24_reg_3029;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it1 <= or_cond5_reg_2959;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it1 <= or_cond7_reg_2929;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it1 <= or_cond8_reg_2943;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it1 <= or_cond9_reg_2947;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it1 <= signal1_previous_input_V_load_reg_2898;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it1 <= signal2_previous_input_V_load_reg_2980;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it1 <= tmp_103_reg_2997;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it1 <= tmp_106_reg_3020;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it1 <= tmp_108_reg_3033;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it1 <= tmp_119_reg_3006;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it1 <= tmp_11_reg_2915;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it1 <= tmp_14_reg_2951;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it1 <= tmp_18_reg_2938;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it1 <= tmp_195_reg_2907;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it1 <= tmp_1_reg_2903;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it1 <= tmp_234_reg_2989;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it1 <= tmp_26_reg_2924;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it1 <= tmp_7_reg_2955;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it1 <= tmp_90_reg_2976;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it1 <= tmp_91_reg_2985;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it1 <= tmp_97_reg_3037;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it1 <= tmp_i_i_i1_reg_2911;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it1 <= tmp_i_i_i_reg_2993;
                ap_reg_ppstg_tmp_reg_2894_pp0_it1 <= tmp_reg_2894;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it1 <= uart1_V_read_reg_2889;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it1 <= uart2_V_read_reg_2971;
                signal1_previous_input_V_load_reg_2898 <= signal1_previous_input_V;
                signal2_previous_input_V_load_reg_2980 <= signal2_previous_input_V;
                tmp_90_reg_2976 <= tmp_90_fu_934_p2;
                tmp_reg_2894 <= tmp_fu_708_p2;
                uart1_V_read_reg_2889 <= uart1_V;
                uart2_V_read_reg_2971 <= uart2_V;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_true = ap_true)) then
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it10(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it9(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it11(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it10(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it12(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it11(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it13(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it12(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it14(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it13(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it15(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it14(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it16(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it15(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it17(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it16(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it18(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it17(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it19(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it18(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it2(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it1(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it20(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it19(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it21(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it20(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it3(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it2(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it4(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it3(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it5(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it4(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it6(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it5(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it7(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it6(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it8(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it7(3 downto 0);
                    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it9(3 downto 0) <= ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it8(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it10(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it9(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it11(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it10(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it12(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it11(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it13(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it12(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it14(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it13(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it15(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it14(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it16(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it15(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it17(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it16(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it18(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it17(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it19(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it18(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it2(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it1(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it20(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it19(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it21(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it20(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it3(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it2(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it4(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it3(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it5(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it4(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it6(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it5(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it7(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it6(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it8(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it7(3 downto 0);
                    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it9(3 downto 0) <= ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it8(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it10(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it9(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it11(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it10(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it12(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it11(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it13(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it12(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it14(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it13(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it15(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it14(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it16(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it15(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it17(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it16(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it18(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it17(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it19(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it18(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it2(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it1(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it20(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it19(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it21(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it20(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it3(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it2(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it4(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it3(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it5(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it4(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it6(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it5(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it7(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it6(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it8(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it7(3 downto 0);
                    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it9(3 downto 0) <= ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it8(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it10(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it9(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it11(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it10(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it12(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it11(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it13(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it12(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it14(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it13(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it15(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it14(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it16(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it15(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it17(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it16(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it18(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it17(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it19(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it18(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it2(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it1(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it20(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it19(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it21(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it20(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it3(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it2(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it4(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it3(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it5(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it4(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it6(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it5(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it7(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it6(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it8(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it7(3 downto 0);
                    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it9(3 downto 0) <= ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it8(3 downto 0);
                ap_reg_ppstg_or_cond10_reg_3080_pp0_it23 <= or_cond10_reg_3080;
                ap_reg_ppstg_or_cond10_reg_3080_pp0_it24 <= ap_reg_ppstg_or_cond10_reg_3080_pp0_it23;
                ap_reg_ppstg_or_cond10_reg_3080_pp0_it25 <= ap_reg_ppstg_or_cond10_reg_3080_pp0_it24;
                ap_reg_ppstg_or_cond11_reg_3084_pp0_it23 <= or_cond11_reg_3084;
                ap_reg_ppstg_or_cond11_reg_3084_pp0_it24 <= ap_reg_ppstg_or_cond11_reg_3084_pp0_it23;
                ap_reg_ppstg_or_cond11_reg_3084_pp0_it25 <= ap_reg_ppstg_or_cond11_reg_3084_pp0_it24;
                ap_reg_ppstg_or_cond12_reg_3088_pp0_it23 <= or_cond12_reg_3088;
                ap_reg_ppstg_or_cond12_reg_3088_pp0_it24 <= ap_reg_ppstg_or_cond12_reg_3088_pp0_it23;
                ap_reg_ppstg_or_cond12_reg_3088_pp0_it25 <= ap_reg_ppstg_or_cond12_reg_3088_pp0_it24;
                ap_reg_ppstg_or_cond13_reg_3092_pp0_it23 <= or_cond13_reg_3092;
                ap_reg_ppstg_or_cond13_reg_3092_pp0_it24 <= ap_reg_ppstg_or_cond13_reg_3092_pp0_it23;
                ap_reg_ppstg_or_cond13_reg_3092_pp0_it25 <= ap_reg_ppstg_or_cond13_reg_3092_pp0_it24;
                ap_reg_ppstg_or_cond14_reg_3096_pp0_it23 <= or_cond14_reg_3096;
                ap_reg_ppstg_or_cond14_reg_3096_pp0_it24 <= ap_reg_ppstg_or_cond14_reg_3096_pp0_it23;
                ap_reg_ppstg_or_cond14_reg_3096_pp0_it25 <= ap_reg_ppstg_or_cond14_reg_3096_pp0_it24;
                ap_reg_ppstg_or_cond15_reg_3100_pp0_it23 <= or_cond15_reg_3100;
                ap_reg_ppstg_or_cond15_reg_3100_pp0_it24 <= ap_reg_ppstg_or_cond15_reg_3100_pp0_it23;
                ap_reg_ppstg_or_cond15_reg_3100_pp0_it25 <= ap_reg_ppstg_or_cond15_reg_3100_pp0_it24;
                ap_reg_ppstg_or_cond16_reg_3108_pp0_it23 <= or_cond16_reg_3108;
                ap_reg_ppstg_or_cond16_reg_3108_pp0_it24 <= ap_reg_ppstg_or_cond16_reg_3108_pp0_it23;
                ap_reg_ppstg_or_cond16_reg_3108_pp0_it25 <= ap_reg_ppstg_or_cond16_reg_3108_pp0_it24;
                ap_reg_ppstg_or_cond17_reg_3112_pp0_it23 <= or_cond17_reg_3112;
                ap_reg_ppstg_or_cond17_reg_3112_pp0_it24 <= ap_reg_ppstg_or_cond17_reg_3112_pp0_it23;
                ap_reg_ppstg_or_cond17_reg_3112_pp0_it25 <= ap_reg_ppstg_or_cond17_reg_3112_pp0_it24;
                ap_reg_ppstg_or_cond18_reg_3116_pp0_it23 <= or_cond18_reg_3116;
                ap_reg_ppstg_or_cond18_reg_3116_pp0_it24 <= ap_reg_ppstg_or_cond18_reg_3116_pp0_it23;
                ap_reg_ppstg_or_cond18_reg_3116_pp0_it25 <= ap_reg_ppstg_or_cond18_reg_3116_pp0_it24;
                ap_reg_ppstg_or_cond19_reg_3120_pp0_it23 <= or_cond19_reg_3120;
                ap_reg_ppstg_or_cond19_reg_3120_pp0_it24 <= ap_reg_ppstg_or_cond19_reg_3120_pp0_it23;
                ap_reg_ppstg_or_cond19_reg_3120_pp0_it25 <= ap_reg_ppstg_or_cond19_reg_3120_pp0_it24;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it10 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it9;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it11 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it10;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it12 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it11;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it13 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it12;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it14 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it13;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it15 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it14;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it16 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it15;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it17 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it16;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it18 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it17;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it19 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it18;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it2 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it1;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it20 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it19;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it21 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it20;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it3 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it2;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it4 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it3;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it5 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it4;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it6 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it5;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it7 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it6;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it8 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it7;
                ap_reg_ppstg_or_cond21_reg_3041_pp0_it9 <= ap_reg_ppstg_or_cond21_reg_3041_pp0_it8;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it10 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it9;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it11 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it10;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it12 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it11;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it13 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it12;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it14 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it13;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it15 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it14;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it16 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it15;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it17 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it16;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it18 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it17;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it19 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it18;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it2 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it1;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it20 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it19;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it21 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it20;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it22 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it21;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it23 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it22;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it24 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it23;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it25 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it24;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it3 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it2;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it4 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it3;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it5 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it4;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it6 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it5;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it7 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it6;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it8 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it7;
                ap_reg_ppstg_or_cond22_reg_3025_pp0_it9 <= ap_reg_ppstg_or_cond22_reg_3025_pp0_it8;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it10 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it9;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it11 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it10;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it12 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it11;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it13 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it12;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it14 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it13;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it15 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it14;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it16 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it15;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it17 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it16;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it18 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it17;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it19 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it18;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it2 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it1;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it20 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it19;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it21 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it20;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it3 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it2;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it4 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it3;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it5 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it4;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it6 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it5;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it7 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it6;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it8 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it7;
                ap_reg_ppstg_or_cond23_reg_3011_pp0_it9 <= ap_reg_ppstg_or_cond23_reg_3011_pp0_it8;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it10 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it9;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it11 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it10;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it12 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it11;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it13 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it12;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it14 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it13;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it15 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it14;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it16 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it15;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it17 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it16;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it18 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it17;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it19 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it18;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it2 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it1;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it20 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it19;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it21 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it20;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it22 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it21;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it23 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it22;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it24 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it23;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it25 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it24;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it3 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it2;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it4 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it3;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it5 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it4;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it6 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it5;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it7 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it6;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it8 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it7;
                ap_reg_ppstg_or_cond24_reg_3029_pp0_it9 <= ap_reg_ppstg_or_cond24_reg_3029_pp0_it8;
                ap_reg_ppstg_or_cond26_reg_3140_pp0_it23 <= or_cond26_reg_3140;
                ap_reg_ppstg_or_cond26_reg_3140_pp0_it24 <= ap_reg_ppstg_or_cond26_reg_3140_pp0_it23;
                ap_reg_ppstg_or_cond26_reg_3140_pp0_it25 <= ap_reg_ppstg_or_cond26_reg_3140_pp0_it24;
                ap_reg_ppstg_or_cond27_reg_3144_pp0_it23 <= or_cond27_reg_3144;
                ap_reg_ppstg_or_cond27_reg_3144_pp0_it24 <= ap_reg_ppstg_or_cond27_reg_3144_pp0_it23;
                ap_reg_ppstg_or_cond27_reg_3144_pp0_it25 <= ap_reg_ppstg_or_cond27_reg_3144_pp0_it24;
                ap_reg_ppstg_or_cond28_reg_3148_pp0_it23 <= or_cond28_reg_3148;
                ap_reg_ppstg_or_cond28_reg_3148_pp0_it24 <= ap_reg_ppstg_or_cond28_reg_3148_pp0_it23;
                ap_reg_ppstg_or_cond28_reg_3148_pp0_it25 <= ap_reg_ppstg_or_cond28_reg_3148_pp0_it24;
                ap_reg_ppstg_or_cond29_reg_3152_pp0_it23 <= or_cond29_reg_3152;
                ap_reg_ppstg_or_cond29_reg_3152_pp0_it24 <= ap_reg_ppstg_or_cond29_reg_3152_pp0_it23;
                ap_reg_ppstg_or_cond29_reg_3152_pp0_it25 <= ap_reg_ppstg_or_cond29_reg_3152_pp0_it24;
                ap_reg_ppstg_or_cond2_reg_3064_pp0_it23 <= or_cond2_reg_3064;
                ap_reg_ppstg_or_cond2_reg_3064_pp0_it24 <= ap_reg_ppstg_or_cond2_reg_3064_pp0_it23;
                ap_reg_ppstg_or_cond2_reg_3064_pp0_it25 <= ap_reg_ppstg_or_cond2_reg_3064_pp0_it24;
                ap_reg_ppstg_or_cond30_reg_3156_pp0_it23 <= or_cond30_reg_3156;
                ap_reg_ppstg_or_cond30_reg_3156_pp0_it24 <= ap_reg_ppstg_or_cond30_reg_3156_pp0_it23;
                ap_reg_ppstg_or_cond30_reg_3156_pp0_it25 <= ap_reg_ppstg_or_cond30_reg_3156_pp0_it24;
                ap_reg_ppstg_or_cond31_reg_3160_pp0_it23 <= or_cond31_reg_3160;
                ap_reg_ppstg_or_cond31_reg_3160_pp0_it24 <= ap_reg_ppstg_or_cond31_reg_3160_pp0_it23;
                ap_reg_ppstg_or_cond31_reg_3160_pp0_it25 <= ap_reg_ppstg_or_cond31_reg_3160_pp0_it24;
                ap_reg_ppstg_or_cond32_reg_3164_pp0_it23 <= or_cond32_reg_3164;
                ap_reg_ppstg_or_cond32_reg_3164_pp0_it24 <= ap_reg_ppstg_or_cond32_reg_3164_pp0_it23;
                ap_reg_ppstg_or_cond32_reg_3164_pp0_it25 <= ap_reg_ppstg_or_cond32_reg_3164_pp0_it24;
                ap_reg_ppstg_or_cond33_reg_3168_pp0_it23 <= or_cond33_reg_3168;
                ap_reg_ppstg_or_cond33_reg_3168_pp0_it24 <= ap_reg_ppstg_or_cond33_reg_3168_pp0_it23;
                ap_reg_ppstg_or_cond33_reg_3168_pp0_it25 <= ap_reg_ppstg_or_cond33_reg_3168_pp0_it24;
                ap_reg_ppstg_or_cond34_reg_3172_pp0_it23 <= or_cond34_reg_3172;
                ap_reg_ppstg_or_cond34_reg_3172_pp0_it24 <= ap_reg_ppstg_or_cond34_reg_3172_pp0_it23;
                ap_reg_ppstg_or_cond34_reg_3172_pp0_it25 <= ap_reg_ppstg_or_cond34_reg_3172_pp0_it24;
                ap_reg_ppstg_or_cond35_reg_3176_pp0_it23 <= or_cond35_reg_3176;
                ap_reg_ppstg_or_cond35_reg_3176_pp0_it24 <= ap_reg_ppstg_or_cond35_reg_3176_pp0_it23;
                ap_reg_ppstg_or_cond35_reg_3176_pp0_it25 <= ap_reg_ppstg_or_cond35_reg_3176_pp0_it24;
                ap_reg_ppstg_or_cond36_reg_3184_pp0_it23 <= or_cond36_reg_3184;
                ap_reg_ppstg_or_cond36_reg_3184_pp0_it24 <= ap_reg_ppstg_or_cond36_reg_3184_pp0_it23;
                ap_reg_ppstg_or_cond36_reg_3184_pp0_it25 <= ap_reg_ppstg_or_cond36_reg_3184_pp0_it24;
                ap_reg_ppstg_or_cond37_reg_3188_pp0_it23 <= or_cond37_reg_3188;
                ap_reg_ppstg_or_cond37_reg_3188_pp0_it24 <= ap_reg_ppstg_or_cond37_reg_3188_pp0_it23;
                ap_reg_ppstg_or_cond37_reg_3188_pp0_it25 <= ap_reg_ppstg_or_cond37_reg_3188_pp0_it24;
                ap_reg_ppstg_or_cond38_reg_3192_pp0_it23 <= or_cond38_reg_3192;
                ap_reg_ppstg_or_cond38_reg_3192_pp0_it24 <= ap_reg_ppstg_or_cond38_reg_3192_pp0_it23;
                ap_reg_ppstg_or_cond38_reg_3192_pp0_it25 <= ap_reg_ppstg_or_cond38_reg_3192_pp0_it24;
                ap_reg_ppstg_or_cond39_reg_3196_pp0_it23 <= or_cond39_reg_3196;
                ap_reg_ppstg_or_cond39_reg_3196_pp0_it24 <= ap_reg_ppstg_or_cond39_reg_3196_pp0_it23;
                ap_reg_ppstg_or_cond39_reg_3196_pp0_it25 <= ap_reg_ppstg_or_cond39_reg_3196_pp0_it24;
                ap_reg_ppstg_or_cond3_reg_3068_pp0_it23 <= or_cond3_reg_3068;
                ap_reg_ppstg_or_cond3_reg_3068_pp0_it24 <= ap_reg_ppstg_or_cond3_reg_3068_pp0_it23;
                ap_reg_ppstg_or_cond3_reg_3068_pp0_it25 <= ap_reg_ppstg_or_cond3_reg_3068_pp0_it24;
                ap_reg_ppstg_or_cond4_reg_3072_pp0_it23 <= or_cond4_reg_3072;
                ap_reg_ppstg_or_cond4_reg_3072_pp0_it24 <= ap_reg_ppstg_or_cond4_reg_3072_pp0_it23;
                ap_reg_ppstg_or_cond4_reg_3072_pp0_it25 <= ap_reg_ppstg_or_cond4_reg_3072_pp0_it24;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it10 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it9;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it11 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it10;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it12 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it11;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it13 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it12;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it14 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it13;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it15 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it14;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it16 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it15;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it17 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it16;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it18 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it17;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it19 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it18;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it2 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it1;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it20 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it19;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it21 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it20;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it3 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it2;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it4 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it3;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it5 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it4;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it6 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it5;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it7 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it6;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it8 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it7;
                ap_reg_ppstg_or_cond5_reg_2959_pp0_it9 <= ap_reg_ppstg_or_cond5_reg_2959_pp0_it8;
                ap_reg_ppstg_or_cond6_reg_3076_pp0_it23 <= or_cond6_reg_3076;
                ap_reg_ppstg_or_cond6_reg_3076_pp0_it24 <= ap_reg_ppstg_or_cond6_reg_3076_pp0_it23;
                ap_reg_ppstg_or_cond6_reg_3076_pp0_it25 <= ap_reg_ppstg_or_cond6_reg_3076_pp0_it24;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it10 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it9;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it11 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it10;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it12 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it11;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it13 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it12;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it14 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it13;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it15 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it14;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it16 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it15;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it17 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it16;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it18 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it17;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it19 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it18;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it1;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it20 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it19;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it21 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it20;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it2;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it3;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it5 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it4;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it6 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it5;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it7 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it6;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it8 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it7;
                ap_reg_ppstg_or_cond7_reg_2929_pp0_it9 <= ap_reg_ppstg_or_cond7_reg_2929_pp0_it8;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it10 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it9;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it11 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it10;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it12 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it11;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it13 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it12;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it14 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it13;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it15 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it14;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it16 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it15;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it17 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it16;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it18 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it17;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it19 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it18;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it2 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it1;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it20 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it19;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it21 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it20;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it22 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it21;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it23 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it22;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it24 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it23;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it25 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it24;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it3 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it2;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it4 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it3;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it5 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it4;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it6 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it5;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it7 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it6;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it8 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it7;
                ap_reg_ppstg_or_cond8_reg_2943_pp0_it9 <= ap_reg_ppstg_or_cond8_reg_2943_pp0_it8;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it10 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it9;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it11 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it10;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it12 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it11;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it13 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it12;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it14 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it13;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it15 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it14;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it16 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it15;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it17 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it16;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it18 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it17;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it19 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it18;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it2 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it1;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it20 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it19;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it21 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it20;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it22 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it21;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it23 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it22;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it24 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it23;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it25 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it24;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it3 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it2;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it4 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it3;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it5 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it4;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it6 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it5;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it7 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it6;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it8 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it7;
                ap_reg_ppstg_or_cond9_reg_2947_pp0_it9 <= ap_reg_ppstg_or_cond9_reg_2947_pp0_it8;
                ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it23 <= signal1_next_out_byte_V_load_reg_3053;
                ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it24 <= ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it23;
                ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it25 <= ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it24;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it10 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it9;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it11 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it10;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it12 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it11;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it13 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it12;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it14 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it13;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it15 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it14;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it16 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it15;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it17 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it16;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it18 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it17;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it19 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it18;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it2 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it1;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it20 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it19;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it21 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it20;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it3 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it2;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it4 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it3;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it5 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it4;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it6 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it5;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it7 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it6;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it8 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it7;
                ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it9 <= ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it8;
                ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it23 <= signal2_next_out_byte_V_load_reg_3129;
                ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it24 <= ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it23;
                ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it25 <= ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it24;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it10 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it9;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it11 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it10;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it12 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it11;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it13 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it12;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it14 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it13;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it15 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it14;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it16 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it15;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it17 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it16;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it18 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it17;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it19 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it18;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it2 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it1;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it20 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it19;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it21 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it20;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it3 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it2;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it4 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it3;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it5 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it4;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it6 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it5;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it7 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it6;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it8 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it7;
                ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it9 <= ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it8;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it10 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it9;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it11 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it10;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it12 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it11;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it13 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it12;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it14 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it13;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it15 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it14;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it16 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it15;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it17 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it16;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it18 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it17;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it19 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it18;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it2 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it1;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it20 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it19;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it21 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it20;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it3 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it2;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it4 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it3;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it5 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it4;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it6 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it5;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it7 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it6;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it8 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it7;
                ap_reg_ppstg_tmp_103_reg_2997_pp0_it9 <= ap_reg_ppstg_tmp_103_reg_2997_pp0_it8;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it10 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it9;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it11 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it10;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it12 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it11;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it13 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it12;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it14 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it13;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it15 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it14;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it16 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it15;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it17 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it16;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it18 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it17;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it19 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it18;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it2 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it1;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it20 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it19;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it21 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it20;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it3 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it2;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it4 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it3;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it5 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it4;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it6 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it5;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it7 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it6;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it8 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it7;
                ap_reg_ppstg_tmp_106_reg_3020_pp0_it9 <= ap_reg_ppstg_tmp_106_reg_3020_pp0_it8;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it10 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it9;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it11 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it10;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it12 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it11;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it13 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it12;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it14 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it13;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it15 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it14;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it16 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it15;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it17 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it16;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it18 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it17;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it19 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it18;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it2 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it1;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it20 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it19;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it21 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it20;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it22 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it21;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it23 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it22;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it24 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it23;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it25 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it24;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it3 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it2;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it4 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it3;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it5 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it4;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it6 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it5;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it7 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it6;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it8 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it7;
                ap_reg_ppstg_tmp_108_reg_3033_pp0_it9 <= ap_reg_ppstg_tmp_108_reg_3033_pp0_it8;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it10 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it9;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it11 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it10;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it12 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it11;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it13 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it12;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it14 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it13;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it15 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it14;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it16 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it15;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it17 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it16;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it18 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it17;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it19 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it18;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it2 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it1;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it20 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it19;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it21 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it20;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it3 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it2;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it4 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it3;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it5 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it4;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it6 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it5;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it7 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it6;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it8 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it7;
                ap_reg_ppstg_tmp_119_reg_3006_pp0_it9 <= ap_reg_ppstg_tmp_119_reg_3006_pp0_it8;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it10 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it9;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it11 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it10;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it12 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it11;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it13 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it12;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it14 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it13;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it15 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it14;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it16 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it15;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it17 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it16;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it18 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it17;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it19 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it18;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it2 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it1;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it20 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it19;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it21 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it20;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it3 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it2;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it4 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it3;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it5 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it4;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it6 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it5;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it7 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it6;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it8 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it7;
                ap_reg_ppstg_tmp_11_reg_2915_pp0_it9 <= ap_reg_ppstg_tmp_11_reg_2915_pp0_it8;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it10 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it9;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it11 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it10;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it12 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it11;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it13 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it12;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it14 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it13;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it15 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it14;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it16 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it15;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it17 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it16;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it18 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it17;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it19 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it18;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it2 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it1;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it20 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it19;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it21 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it20;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it22 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it21;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it23 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it22;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it24 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it23;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it25 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it24;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it3 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it2;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it4 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it3;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it5 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it4;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it6 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it5;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it7 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it6;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it8 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it7;
                ap_reg_ppstg_tmp_14_reg_2951_pp0_it9 <= ap_reg_ppstg_tmp_14_reg_2951_pp0_it8;
                ap_reg_ppstg_tmp_152_reg_3180_pp0_it23 <= tmp_152_reg_3180;
                ap_reg_ppstg_tmp_152_reg_3180_pp0_it24 <= ap_reg_ppstg_tmp_152_reg_3180_pp0_it23;
                ap_reg_ppstg_tmp_152_reg_3180_pp0_it25 <= ap_reg_ppstg_tmp_152_reg_3180_pp0_it24;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it10 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it9;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it11 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it10;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it12 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it11;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it13 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it12;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it14 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it13;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it15 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it14;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it16 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it15;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it17 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it16;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it18 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it17;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it19 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it18;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it2 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it1;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it20 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it19;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it21 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it20;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it3 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it2;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it4 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it3;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it5 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it4;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it6 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it5;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it7 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it6;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it8 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it7;
                ap_reg_ppstg_tmp_18_reg_2938_pp0_it9 <= ap_reg_ppstg_tmp_18_reg_2938_pp0_it8;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it10 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it9;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it11 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it10;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it12 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it11;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it13 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it12;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it14 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it13;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it15 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it14;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it16 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it15;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it17 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it16;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it18 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it17;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it19 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it18;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it2 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it1;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it20 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it19;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it21 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it20;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it22 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it21;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it23 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it22;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it24 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it23;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it25 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it24;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it3 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it2;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it4 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it3;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it5 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it4;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it6 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it5;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it7 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it6;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it8 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it7;
                ap_reg_ppstg_tmp_195_reg_2907_pp0_it9 <= ap_reg_ppstg_tmp_195_reg_2907_pp0_it8;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it10 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it9;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it11 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it10;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it12 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it11;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it13 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it12;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it14 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it13;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it15 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it14;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it16 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it15;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it17 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it16;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it18 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it17;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it19 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it18;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it2 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it1;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it20 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it19;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it21 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it20;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it22 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it21;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it23 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it22;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it24 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it23;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it25 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it24;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it3 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it2;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it4 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it3;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it5 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it4;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it6 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it5;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it7 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it6;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it8 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it7;
                ap_reg_ppstg_tmp_1_reg_2903_pp0_it9 <= ap_reg_ppstg_tmp_1_reg_2903_pp0_it8;
                ap_reg_ppstg_tmp_221_reg_3124_pp0_it23 <= tmp_221_reg_3124;
                ap_reg_ppstg_tmp_221_reg_3124_pp0_it24 <= ap_reg_ppstg_tmp_221_reg_3124_pp0_it23;
                ap_reg_ppstg_tmp_221_reg_3124_pp0_it25 <= ap_reg_ppstg_tmp_221_reg_3124_pp0_it24;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it10 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it9;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it11 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it10;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it12 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it11;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it13 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it12;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it14 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it13;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it15 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it14;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it16 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it15;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it17 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it16;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it18 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it17;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it19 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it18;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it2 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it1;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it20 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it19;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it21 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it20;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it22 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it21;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it23 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it22;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it24 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it23;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it25 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it24;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it3 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it2;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it4 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it3;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it5 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it4;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it6 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it5;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it7 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it6;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it8 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it7;
                ap_reg_ppstg_tmp_234_reg_2989_pp0_it9 <= ap_reg_ppstg_tmp_234_reg_2989_pp0_it8;
                ap_reg_ppstg_tmp_258_reg_3200_pp0_it23 <= tmp_258_reg_3200;
                ap_reg_ppstg_tmp_258_reg_3200_pp0_it24 <= ap_reg_ppstg_tmp_258_reg_3200_pp0_it23;
                ap_reg_ppstg_tmp_258_reg_3200_pp0_it25 <= ap_reg_ppstg_tmp_258_reg_3200_pp0_it24;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it10 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it9;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it11 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it10;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it12 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it11;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it13 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it12;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it14 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it13;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it15 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it14;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it16 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it15;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it17 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it16;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it18 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it17;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it19 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it18;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it2 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it1;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it20 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it19;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it21 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it20;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it3 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it2;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it4 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it3;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it5 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it4;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it6 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it5;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it7 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it6;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it8 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it7;
                ap_reg_ppstg_tmp_26_reg_2924_pp0_it9 <= ap_reg_ppstg_tmp_26_reg_2924_pp0_it8;
                ap_reg_ppstg_tmp_60_reg_3104_pp0_it23 <= tmp_60_reg_3104;
                ap_reg_ppstg_tmp_60_reg_3104_pp0_it24 <= ap_reg_ppstg_tmp_60_reg_3104_pp0_it23;
                ap_reg_ppstg_tmp_60_reg_3104_pp0_it25 <= ap_reg_ppstg_tmp_60_reg_3104_pp0_it24;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it10 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it9;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it11 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it10;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it12 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it11;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it13 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it12;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it14 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it13;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it15 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it14;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it16 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it15;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it17 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it16;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it18 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it17;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it19 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it18;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it1;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it20 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it19;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it21 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it20;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it2;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it4 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it3;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it5 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it4;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it6 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it5;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it7 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it6;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it8 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it7;
                ap_reg_ppstg_tmp_7_reg_2955_pp0_it9 <= ap_reg_ppstg_tmp_7_reg_2955_pp0_it8;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it10 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it9;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it11 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it10;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it12 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it11;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it13 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it12;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it14 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it13;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it15 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it14;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it16 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it15;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it17 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it16;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it18 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it17;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it19 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it18;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it2 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it1;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it20 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it19;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it21 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it20;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it22 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it21;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it23 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it22;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it24 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it23;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it25 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it24;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it3 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it2;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it4 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it3;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it5 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it4;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it6 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it5;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it7 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it6;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it8 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it7;
                ap_reg_ppstg_tmp_90_reg_2976_pp0_it9 <= ap_reg_ppstg_tmp_90_reg_2976_pp0_it8;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it10 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it9;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it11 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it10;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it12 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it11;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it13 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it12;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it14 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it13;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it15 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it14;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it16 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it15;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it17 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it16;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it18 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it17;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it19 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it18;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it2 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it1;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it20 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it19;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it21 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it20;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it22 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it21;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it23 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it22;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it24 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it23;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it25 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it24;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it3 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it2;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it4 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it3;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it5 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it4;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it6 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it5;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it7 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it6;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it8 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it7;
                ap_reg_ppstg_tmp_91_reg_2985_pp0_it9 <= ap_reg_ppstg_tmp_91_reg_2985_pp0_it8;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it10 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it9;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it11 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it10;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it12 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it11;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it13 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it12;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it14 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it13;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it15 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it14;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it16 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it15;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it17 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it16;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it18 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it17;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it19 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it18;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it2 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it1;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it20 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it19;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it21 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it20;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it3 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it2;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it4 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it3;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it5 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it4;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it6 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it5;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it7 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it6;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it8 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it7;
                ap_reg_ppstg_tmp_97_reg_3037_pp0_it9 <= ap_reg_ppstg_tmp_97_reg_3037_pp0_it8;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it10 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it9;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it11 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it10;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it12 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it11;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it13 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it12;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it14 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it13;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it15 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it14;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it16 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it15;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it17 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it16;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it18 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it17;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it19 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it18;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it2 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it1;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it20 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it19;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it21 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it20;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it3 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it2;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it4 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it3;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it5 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it4;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it6 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it5;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it7 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it6;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it8 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it7;
                ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it9 <= ap_reg_ppstg_tmp_i_i_i1_reg_2911_pp0_it8;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it10 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it9;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it11 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it10;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it12 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it11;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it13 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it12;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it14 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it13;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it15 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it14;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it16 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it15;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it17 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it16;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it18 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it17;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it19 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it18;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it2 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it1;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it20 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it19;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it21 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it20;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it3 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it2;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it4 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it3;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it5 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it4;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it6 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it5;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it7 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it6;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it8 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it7;
                ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it9 <= ap_reg_ppstg_tmp_i_i_i_reg_2993_pp0_it8;
                ap_reg_ppstg_tmp_reg_2894_pp0_it10 <= ap_reg_ppstg_tmp_reg_2894_pp0_it9;
                ap_reg_ppstg_tmp_reg_2894_pp0_it11 <= ap_reg_ppstg_tmp_reg_2894_pp0_it10;
                ap_reg_ppstg_tmp_reg_2894_pp0_it12 <= ap_reg_ppstg_tmp_reg_2894_pp0_it11;
                ap_reg_ppstg_tmp_reg_2894_pp0_it13 <= ap_reg_ppstg_tmp_reg_2894_pp0_it12;
                ap_reg_ppstg_tmp_reg_2894_pp0_it14 <= ap_reg_ppstg_tmp_reg_2894_pp0_it13;
                ap_reg_ppstg_tmp_reg_2894_pp0_it15 <= ap_reg_ppstg_tmp_reg_2894_pp0_it14;
                ap_reg_ppstg_tmp_reg_2894_pp0_it16 <= ap_reg_ppstg_tmp_reg_2894_pp0_it15;
                ap_reg_ppstg_tmp_reg_2894_pp0_it17 <= ap_reg_ppstg_tmp_reg_2894_pp0_it16;
                ap_reg_ppstg_tmp_reg_2894_pp0_it18 <= ap_reg_ppstg_tmp_reg_2894_pp0_it17;
                ap_reg_ppstg_tmp_reg_2894_pp0_it19 <= ap_reg_ppstg_tmp_reg_2894_pp0_it18;
                ap_reg_ppstg_tmp_reg_2894_pp0_it2 <= ap_reg_ppstg_tmp_reg_2894_pp0_it1;
                ap_reg_ppstg_tmp_reg_2894_pp0_it20 <= ap_reg_ppstg_tmp_reg_2894_pp0_it19;
                ap_reg_ppstg_tmp_reg_2894_pp0_it21 <= ap_reg_ppstg_tmp_reg_2894_pp0_it20;
                ap_reg_ppstg_tmp_reg_2894_pp0_it22 <= ap_reg_ppstg_tmp_reg_2894_pp0_it21;
                ap_reg_ppstg_tmp_reg_2894_pp0_it23 <= ap_reg_ppstg_tmp_reg_2894_pp0_it22;
                ap_reg_ppstg_tmp_reg_2894_pp0_it24 <= ap_reg_ppstg_tmp_reg_2894_pp0_it23;
                ap_reg_ppstg_tmp_reg_2894_pp0_it25 <= ap_reg_ppstg_tmp_reg_2894_pp0_it24;
                ap_reg_ppstg_tmp_reg_2894_pp0_it3 <= ap_reg_ppstg_tmp_reg_2894_pp0_it2;
                ap_reg_ppstg_tmp_reg_2894_pp0_it4 <= ap_reg_ppstg_tmp_reg_2894_pp0_it3;
                ap_reg_ppstg_tmp_reg_2894_pp0_it5 <= ap_reg_ppstg_tmp_reg_2894_pp0_it4;
                ap_reg_ppstg_tmp_reg_2894_pp0_it6 <= ap_reg_ppstg_tmp_reg_2894_pp0_it5;
                ap_reg_ppstg_tmp_reg_2894_pp0_it7 <= ap_reg_ppstg_tmp_reg_2894_pp0_it6;
                ap_reg_ppstg_tmp_reg_2894_pp0_it8 <= ap_reg_ppstg_tmp_reg_2894_pp0_it7;
                ap_reg_ppstg_tmp_reg_2894_pp0_it9 <= ap_reg_ppstg_tmp_reg_2894_pp0_it8;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it10 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it9;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it11 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it10;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it12 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it11;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it13 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it12;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it14 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it13;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it15 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it14;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it16 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it15;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it17 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it16;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it18 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it17;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it19 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it18;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it2 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it1;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it20 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it19;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it20;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it22 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it23 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it22;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it24 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it23;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it24;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it3 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it2;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it4 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it3;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it5 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it4;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it6 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it5;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it7 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it6;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it8 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it7;
                ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it9 <= ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it8;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it10 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it9;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it11 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it10;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it12 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it11;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it13 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it12;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it14 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it13;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it15 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it14;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it16 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it15;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it17 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it16;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it18 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it17;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it19 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it18;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it2 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it1;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it20 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it19;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it20;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it22 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it23 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it22;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it24 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it23;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it24;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it3 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it2;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it4 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it3;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it5 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it4;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it6 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it5;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it7 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it6;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it8 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it7;
                ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it9 <= ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it8;
                tmp_181_reg_3205 <= tmp_181_fu_2591_p2;
                tmp_182_reg_3215 <= grp_fu_461_p1;
                tmp_183_reg_3232 <= grp_fu_449_p2;
                tmp_184_reg_3210 <= tmp_184_fu_2605_p2;
                tmp_185_reg_3221 <= grp_fu_464_p1;
                tmp_186_reg_3237 <= grp_fu_453_p2;
                tmp_187_reg_3248 <= grp_fu_441_p2;
                tmp_188_reg_3227 <= tmp_188_fu_2735_p2;
                tmp_189_reg_3242 <= grp_fu_467_p1;
                tmp_190_reg_3253 <= grp_fu_457_p2;
                tmp_191_reg_3258 <= grp_fu_445_p2;
                x_assign_reg_3263 <= grp_fu_470_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2) and not((ap_const_lv1_0 = or_cond19_fu_1721_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2) and not((ap_const_lv1_0 = or_cond19_fu_1721_p2)))))) then
                coordinates1_0 <= signal1_tempCoordinates_0;
                coordinates1_1 <= signal1_tempCoordinates_1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3064_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3068_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_3072_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond6_reg_3076_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond10_reg_3080_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond11_reg_3084_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond12_reg_3088_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond13_reg_3092_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond14_reg_3096_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond15_reg_3100_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_3104_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond16_reg_3108_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond17_reg_3112_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond18_reg_3116_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond19_reg_3120_pp0_it25))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3064_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3068_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_3072_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond6_reg_3076_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond10_reg_3080_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond11_reg_3084_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond12_reg_3088_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond13_reg_3092_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond14_reg_3096_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond15_reg_3100_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_3104_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond16_reg_3108_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond17_reg_3112_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond18_reg_3116_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond19_reg_3120_pp0_it25)))))) then
                coordinates1_2 <= signal1_tempCoordinates_2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2) and not((ap_const_lv1_0 = or_cond39_fu_2435_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2) and not((ap_const_lv1_0 = or_cond39_fu_2435_p2)))))) then
                coordinates2_0 <= signal2_tempCoordinates_0;
                coordinates2_1 <= signal2_tempCoordinates_1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond26_reg_3140_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond27_reg_3144_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond28_reg_3148_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond29_reg_3152_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond30_reg_3156_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond31_reg_3160_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond32_reg_3164_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond33_reg_3168_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond34_reg_3172_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond35_reg_3176_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_152_reg_3180_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond36_reg_3184_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond37_reg_3188_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond38_reg_3192_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond39_reg_3196_pp0_it25))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond26_reg_3140_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond27_reg_3144_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond28_reg_3148_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond29_reg_3152_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond30_reg_3156_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond31_reg_3160_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond32_reg_3164_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond33_reg_3168_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond34_reg_3172_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond35_reg_3176_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_152_reg_3180_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond36_reg_3184_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond37_reg_3188_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond38_reg_3192_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond39_reg_3196_pp0_it25)))))) then
                coordinates2_2 <= signal2_tempCoordinates_2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)) and not((ap_const_lv1_0 = or_cond7_fu_512_p2)))) then
                    lhs_V_1_cast_reg_2933(3 downto 0) <= lhs_V_1_cast_fu_849_p1(3 downto 0);
                tmp_18_reg_2938 <= tmp_18_fu_863_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and (ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2) and not((ap_const_lv1_0 = grp_fu_572_p2)))) then
                    lhs_V_2_cast_reg_3001(3 downto 0) <= lhs_V_2_cast_fu_1055_p1(3 downto 0);
                tmp_119_reg_3006 <= tmp_119_fu_1069_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)) and not((ap_const_lv1_0 = or_cond23_fu_609_p2)))) then
                    lhs_V_3_cast_reg_3015(3 downto 0) <= lhs_V_3_cast_fu_1075_p1(3 downto 0);
                tmp_106_reg_3020 <= tmp_106_fu_1089_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and (ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2) and not((ap_const_lv1_0 = grp_fu_475_p2)))) then
                    lhs_V_cast_reg_2919(3 downto 0) <= lhs_V_cast_fu_829_p1(3 downto 0);
                tmp_26_reg_2924 <= tmp_26_fu_843_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2)))) then
                or_cond10_reg_3080 <= or_cond10_fu_1513_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2)))) then
                or_cond11_reg_3084 <= or_cond11_fu_1531_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2)))) then
                or_cond12_reg_3088 <= or_cond12_fu_1559_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2)))) then
                or_cond13_reg_3092 <= or_cond13_fu_1577_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2)))) then
                or_cond14_reg_3096 <= or_cond14_fu_1595_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2)))) then
                or_cond15_reg_3100 <= or_cond15_fu_1635_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2)))) then
                or_cond16_reg_3108 <= or_cond16_fu_1659_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2)))) then
                or_cond17_reg_3112 <= or_cond17_fu_1681_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2)))) then
                or_cond18_reg_3116 <= or_cond18_fu_1703_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2)))) then
                or_cond19_reg_3120 <= or_cond19_fu_1721_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)))) then
                or_cond21_reg_3041 <= grp_fu_615_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)))) then
                or_cond22_reg_3025 <= or_cond22_fu_1107_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and not((ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2)))) then
                or_cond23_reg_3011 <= or_cond23_fu_609_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2))) then
                or_cond24_reg_3029 <= grp_fu_615_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21))))) then
                or_cond26_reg_3140 <= or_cond26_fu_2155_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2)))) then
                or_cond27_reg_3144 <= or_cond27_fu_2173_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2)))) then
                or_cond28_reg_3148 <= or_cond28_fu_2191_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2)))) then
                or_cond29_reg_3152 <= or_cond29_fu_2209_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21))))) then
                or_cond2_reg_3064 <= or_cond2_fu_1441_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2)))) then
                or_cond30_reg_3156 <= or_cond30_fu_2227_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2)))) then
                or_cond31_reg_3160 <= or_cond31_fu_2245_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2)))) then
                or_cond32_reg_3164 <= or_cond32_fu_2273_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2)))) then
                or_cond33_reg_3168 <= or_cond33_fu_2291_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2)))) then
                or_cond34_reg_3172 <= or_cond34_fu_2309_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2)))) then
                or_cond35_reg_3176 <= or_cond35_fu_2349_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2)))) then
                or_cond36_reg_3184 <= or_cond36_fu_2373_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2)))) then
                or_cond37_reg_3188 <= or_cond37_fu_2395_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2)))) then
                or_cond38_reg_3192 <= or_cond38_fu_2417_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2)))) then
                or_cond39_reg_3196 <= or_cond39_fu_2435_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2)))) then
                or_cond3_reg_3068 <= or_cond3_fu_1459_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2)))) then
                or_cond4_reg_3072 <= or_cond4_fu_1477_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)))) then
                or_cond5_reg_2959 <= grp_fu_518_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2)))) then
                or_cond6_reg_3076 <= or_cond6_fu_1495_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and not((ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2)))) then
                or_cond7_reg_2929 <= or_cond7_fu_512_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)))) then
                or_cond8_reg_2943 <= or_cond8_fu_881_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2))) then
                or_cond9_reg_2947 <= grp_fu_518_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21)) then
                signal1_next_out_byte_V_load_reg_3053 <= signal1_next_out_byte_V;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21)) then
                signal2_next_out_byte_V_load_reg_3129 <= signal2_next_out_byte_V;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2) and (ap_const_lv1_0 = tmp_i_i_i_fu_1037_p2))) then
                tmp_103_reg_2997 <= grp_fu_572_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)))) then
                tmp_108_reg_3033 <= grp_fu_572_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2) and (ap_const_lv1_0 = tmp_i_i_i1_fu_811_p2))) then
                tmp_11_reg_2915 <= grp_fu_475_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)))) then
                tmp_14_reg_2951 <= grp_fu_475_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2)))) then
                tmp_152_reg_3180 <= tmp_152_fu_2355_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2))) then
                tmp_195_reg_2907 <= tmp_195_fu_805_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2))) then
                tmp_1_reg_2903 <= tmp_1_fu_727_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and not((ap_const_lv1_0 = or_cond18_fu_1703_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and not((ap_const_lv1_0 = or_cond18_fu_1703_p2))))) then
                tmp_221_reg_3124 <= tmp_221_fu_1757_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2))) then
                tmp_234_reg_2989 <= tmp_234_fu_1031_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and not((ap_const_lv1_0 = or_cond38_fu_2417_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and not((ap_const_lv1_0 = or_cond38_fu_2417_p2))))) then
                tmp_258_reg_3200 <= tmp_258_fu_2471_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2)))) then
                tmp_60_reg_3104 <= tmp_60_fu_1641_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = tmp_1_fu_727_p2)))) then
                tmp_7_reg_2955 <= grp_fu_475_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2))) then
                tmp_91_reg_2985 <= tmp_91_fu_953_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = tmp_91_fu_953_p2)))) then
                tmp_97_reg_3037 <= grp_fu_572_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and (ap_const_lv1_0 = tmp_195_fu_805_p2))) then
                tmp_i_i_i1_reg_2911 <= tmp_i_i_i1_fu_811_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and (ap_const_lv1_0 = tmp_234_fu_1031_p2))) then
                tmp_i_i_i_reg_2993 <= tmp_i_i_i_fu_1037_p2;
            end if;
        end if;
    end process;
    lhs_V_cast_reg_2919(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it1(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it2(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it3(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it4(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it5(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it6(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it7(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it8(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it9(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it10(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it11(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it12(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it13(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it14(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it15(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it16(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it17(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it18(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it19(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it20(4) <= '0';
    ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it21(4) <= '0';
    lhs_V_1_cast_reg_2933(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it1(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it2(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it3(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it4(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it5(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it6(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it7(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it8(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it9(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it10(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it11(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it12(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it13(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it14(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it15(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it16(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it17(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it18(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it19(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it20(4) <= '0';
    ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it21(4) <= '0';
    lhs_V_2_cast_reg_3001(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it1(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it2(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it3(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it4(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it5(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it6(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it7(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it8(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it9(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it10(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it11(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it12(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it13(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it14(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it15(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it16(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it17(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it18(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it19(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it20(4) <= '0';
    ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it21(4) <= '0';
    lhs_V_3_cast_reg_3015(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it1(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it2(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it3(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it4(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it5(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it6(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it7(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it8(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it9(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it10(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it11(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it12(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it13(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it14(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it15(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it16(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it17(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it18(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it19(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it20(4) <= '0';
    ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it21(4) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_sig_pprstidle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_pp0_stg0_fsm_0 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    addconv_i_i_i1_fu_817_p2 <= std_logic_vector(signed(ap_const_lv16_FAED) + signed(signal1_count_V));
    addconv_i_i_i_fu_1043_p2 <= std_logic_vector(signed(ap_const_lv16_FAED) + signed(signal2_count_V));
    alert_V <= "1" when (signed(p_Val2_9_fu_2874_p3) > signed(ap_const_lv32_3E8)) else "0";
    ap_reg_phiprechg_signal1_ck_a_V_loc_1_reg_323pp0_it22 <= "XXXXXXXX";
    ap_reg_phiprechg_signal1_ck_b_V_loc_1_reg_335pp0_it22 <= "XXXXXXXX";
    ap_reg_phiprechg_signal2_ck_a_V_loc_1_reg_382pp0_it22 <= "XXXXXXXX";
    ap_reg_phiprechg_signal2_ck_b_V_loc_1_reg_394pp0_it22 <= "XXXXXXXX";
    ap_reg_phiprechg_storemerge1_reg_280pp0_it0 <= "X";
    ap_reg_phiprechg_storemerge2_reg_259pp0_it0 <= "XXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_storemerge3_reg_269pp0_it0 <= "X";
    ap_reg_phiprechg_storemerge4_reg_291pp0_it0 <= "XXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_storemerge5_reg_301pp0_it0 <= "X";
    ap_reg_phiprechg_storemerge_reg_312pp0_it0 <= "X";
    ap_reg_phiprechg_tmp_153_reg_406pp0_it22 <= "XXXXXX";
    ap_reg_phiprechg_tmp_61_reg_347pp0_it22 <= "XXXXXX";
    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;

    -- ap_sig_bdd_2727 assign process. --
    ap_sig_bdd_2727_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, or_cond2_fu_1441_p2, or_cond3_fu_1459_p2, or_cond4_fu_1477_p2, or_cond6_fu_1495_p2, or_cond10_fu_1513_p2, or_cond11_fu_1531_p2, or_cond12_fu_1559_p2, or_cond13_fu_1577_p2, or_cond14_fu_1595_p2, or_cond15_fu_1635_p2, tmp_60_fu_1641_p2, or_cond16_fu_1659_p2, or_cond17_fu_1681_p2, or_cond18_fu_1703_p2)
    begin
                ap_sig_bdd_2727 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and (ap_const_lv1_0 = or_cond17_fu_1681_p2) and (ap_const_lv1_0 = or_cond18_fu_1703_p2)));
    end process;


    -- ap_sig_bdd_3359 assign process. --
    ap_sig_bdd_3359_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, or_cond26_fu_2155_p2, or_cond27_fu_2173_p2, or_cond28_fu_2191_p2, or_cond29_fu_2209_p2, or_cond30_fu_2227_p2, or_cond31_fu_2245_p2, or_cond32_fu_2273_p2, or_cond33_fu_2291_p2, or_cond34_fu_2309_p2, or_cond35_fu_2349_p2, tmp_152_fu_2355_p2, or_cond36_fu_2373_p2, or_cond37_fu_2395_p2, or_cond38_fu_2417_p2)
    begin
                ap_sig_bdd_3359 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and (ap_const_lv1_0 = or_cond37_fu_2395_p2) and (ap_const_lv1_0 = or_cond38_fu_2417_p2)));
    end process;


    -- ap_sig_bdd_3525 assign process. --
    ap_sig_bdd_3525_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, tmp_216_fu_1367_p2)
    begin
                ap_sig_bdd_3525 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = tmp_216_fu_1367_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = tmp_216_fu_1367_p2)));
    end process;


    -- ap_sig_bdd_3543 assign process. --
    ap_sig_bdd_3543_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, tmp_216_fu_1367_p2, or_cond1_fu_1411_p2)
    begin
                ap_sig_bdd_3543 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond1_fu_1411_p2)) and not((ap_const_lv1_0 = tmp_216_fu_1367_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond1_fu_1411_p2)) and not((ap_const_lv1_0 = tmp_216_fu_1367_p2))));
    end process;


    -- ap_sig_bdd_3549 assign process. --
    ap_sig_bdd_3549_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, tmp_216_fu_1367_p2, or_cond1_fu_1411_p2)
    begin
                ap_sig_bdd_3549 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond1_fu_1411_p2) and not((ap_const_lv1_0 = tmp_216_fu_1367_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond1_fu_1411_p2) and not((ap_const_lv1_0 = tmp_216_fu_1367_p2))));
    end process;


    -- ap_sig_bdd_3804 assign process. --
    ap_sig_bdd_3804_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, tmp_253_fu_2081_p2)
    begin
                ap_sig_bdd_3804 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = tmp_253_fu_2081_p2)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = tmp_253_fu_2081_p2)));
    end process;


    -- ap_sig_bdd_3822 assign process. --
    ap_sig_bdd_3822_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, tmp_253_fu_2081_p2, or_cond25_fu_2125_p2)
    begin
                ap_sig_bdd_3822 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond25_fu_2125_p2)) and not((ap_const_lv1_0 = tmp_253_fu_2081_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond25_fu_2125_p2)) and not((ap_const_lv1_0 = tmp_253_fu_2081_p2))));
    end process;


    -- ap_sig_bdd_3828 assign process. --
    ap_sig_bdd_3828_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, tmp_253_fu_2081_p2, or_cond25_fu_2125_p2)
    begin
                ap_sig_bdd_3828 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond25_fu_2125_p2) and not((ap_const_lv1_0 = tmp_253_fu_2081_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond25_fu_2125_p2) and not((ap_const_lv1_0 = tmp_253_fu_2081_p2))));
    end process;


    -- ap_sig_bdd_4161 assign process. --
    ap_sig_bdd_4161_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, or_cond2_fu_1441_p2, or_cond3_fu_1459_p2, or_cond4_fu_1477_p2, or_cond6_fu_1495_p2, or_cond10_fu_1513_p2, or_cond11_fu_1531_p2, or_cond12_fu_1559_p2, or_cond13_fu_1577_p2, or_cond14_fu_1595_p2, or_cond15_fu_1635_p2, tmp_60_fu_1641_p2, or_cond16_fu_1659_p2, or_cond17_fu_1681_p2)
    begin
                ap_sig_bdd_4161 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and not((ap_const_lv1_0 = or_cond17_fu_1681_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and (ap_const_lv1_0 = or_cond16_fu_1659_p2) and not((ap_const_lv1_0 = or_cond17_fu_1681_p2))));
    end process;


    -- ap_sig_bdd_4167 assign process. --
    ap_sig_bdd_4167_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, or_cond2_fu_1441_p2, or_cond3_fu_1459_p2, or_cond4_fu_1477_p2, or_cond6_fu_1495_p2, or_cond10_fu_1513_p2, or_cond11_fu_1531_p2, or_cond12_fu_1559_p2, or_cond13_fu_1577_p2, or_cond14_fu_1595_p2, or_cond15_fu_1635_p2, tmp_60_fu_1641_p2, or_cond16_fu_1659_p2)
    begin
                ap_sig_bdd_4167 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and not((ap_const_lv1_0 = or_cond16_fu_1659_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and (ap_const_lv1_0 = tmp_60_fu_1641_p2) and not((ap_const_lv1_0 = or_cond16_fu_1659_p2))));
    end process;


    -- ap_sig_bdd_4265 assign process. --
    ap_sig_bdd_4265_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25, ap_reg_ppstg_tmp_reg_2894_pp0_it25, ap_reg_ppstg_tmp_1_reg_2903_pp0_it25, ap_reg_ppstg_tmp_195_reg_2907_pp0_it25, ap_reg_ppstg_or_cond8_reg_2943_pp0_it25, ap_reg_ppstg_or_cond9_reg_2947_pp0_it25, ap_reg_ppstg_tmp_14_reg_2951_pp0_it25, ap_reg_ppstg_or_cond2_reg_3064_pp0_it25, ap_reg_ppstg_or_cond3_reg_3068_pp0_it25, ap_reg_ppstg_or_cond4_reg_3072_pp0_it25, ap_reg_ppstg_or_cond6_reg_3076_pp0_it25, ap_reg_ppstg_or_cond10_reg_3080_pp0_it25, ap_reg_ppstg_or_cond11_reg_3084_pp0_it25, ap_reg_ppstg_or_cond12_reg_3088_pp0_it25, ap_reg_ppstg_or_cond13_reg_3092_pp0_it25, ap_reg_ppstg_or_cond14_reg_3096_pp0_it25, ap_reg_ppstg_or_cond15_reg_3100_pp0_it25, ap_reg_ppstg_tmp_60_reg_3104_pp0_it25, ap_reg_ppstg_or_cond16_reg_3108_pp0_it25, ap_reg_ppstg_or_cond17_reg_3112_pp0_it25, ap_reg_ppstg_or_cond18_reg_3116_pp0_it25)
    begin
                ap_sig_bdd_4265 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3064_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3068_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_3072_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond6_reg_3076_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond10_reg_3080_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond11_reg_3084_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond12_reg_3088_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond13_reg_3092_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond14_reg_3096_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond15_reg_3100_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_3104_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond16_reg_3108_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond17_reg_3112_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond18_reg_3116_pp0_it25)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3064_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3068_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_3072_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond6_reg_3076_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond10_reg_3080_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond11_reg_3084_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond12_reg_3088_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond13_reg_3092_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond14_reg_3096_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond15_reg_3100_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_3104_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond16_reg_3108_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond17_reg_3112_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond18_reg_3116_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it25))));
    end process;


    -- ap_sig_bdd_4271 assign process. --
    ap_sig_bdd_4271_assign_proc : process(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25, ap_reg_ppstg_tmp_reg_2894_pp0_it25, ap_reg_ppstg_tmp_1_reg_2903_pp0_it25, ap_reg_ppstg_tmp_195_reg_2907_pp0_it25, ap_reg_ppstg_or_cond8_reg_2943_pp0_it25, ap_reg_ppstg_or_cond9_reg_2947_pp0_it25, ap_reg_ppstg_tmp_14_reg_2951_pp0_it25, ap_reg_ppstg_or_cond2_reg_3064_pp0_it25, ap_reg_ppstg_or_cond3_reg_3068_pp0_it25, ap_reg_ppstg_or_cond4_reg_3072_pp0_it25, ap_reg_ppstg_or_cond6_reg_3076_pp0_it25, ap_reg_ppstg_or_cond10_reg_3080_pp0_it25, ap_reg_ppstg_or_cond11_reg_3084_pp0_it25, ap_reg_ppstg_or_cond12_reg_3088_pp0_it25, ap_reg_ppstg_or_cond13_reg_3092_pp0_it25, ap_reg_ppstg_or_cond14_reg_3096_pp0_it25, ap_reg_ppstg_or_cond15_reg_3100_pp0_it25, ap_reg_ppstg_tmp_60_reg_3104_pp0_it25, ap_reg_ppstg_or_cond16_reg_3108_pp0_it25, ap_reg_ppstg_or_cond17_reg_3112_pp0_it25, ap_reg_ppstg_or_cond18_reg_3116_pp0_it25)
    begin
                ap_sig_bdd_4271 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3064_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3068_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_3072_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond6_reg_3076_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond10_reg_3080_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond11_reg_3084_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond12_reg_3088_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond13_reg_3092_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond14_reg_3096_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond15_reg_3100_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_3104_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond16_reg_3108_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond17_reg_3112_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond18_reg_3116_pp0_it25))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond2_reg_3064_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_3068_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond4_reg_3072_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond6_reg_3076_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond10_reg_3080_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond11_reg_3084_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond12_reg_3088_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond13_reg_3092_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond14_reg_3096_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond15_reg_3100_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_3104_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond16_reg_3108_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond17_reg_3112_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond18_reg_3116_pp0_it25))));
    end process;


    -- ap_sig_bdd_4384 assign process. --
    ap_sig_bdd_4384_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, or_cond26_fu_2155_p2, or_cond27_fu_2173_p2, or_cond28_fu_2191_p2, or_cond29_fu_2209_p2, or_cond30_fu_2227_p2, or_cond31_fu_2245_p2, or_cond32_fu_2273_p2, or_cond33_fu_2291_p2, or_cond34_fu_2309_p2, or_cond35_fu_2349_p2, tmp_152_fu_2355_p2, or_cond36_fu_2373_p2, or_cond37_fu_2395_p2)
    begin
                ap_sig_bdd_4384 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and not((ap_const_lv1_0 = or_cond37_fu_2395_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and (ap_const_lv1_0 = or_cond36_fu_2373_p2) and not((ap_const_lv1_0 = or_cond37_fu_2395_p2))));
    end process;


    -- ap_sig_bdd_4390 assign process. --
    ap_sig_bdd_4390_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, or_cond26_fu_2155_p2, or_cond27_fu_2173_p2, or_cond28_fu_2191_p2, or_cond29_fu_2209_p2, or_cond30_fu_2227_p2, or_cond31_fu_2245_p2, or_cond32_fu_2273_p2, or_cond33_fu_2291_p2, or_cond34_fu_2309_p2, or_cond35_fu_2349_p2, tmp_152_fu_2355_p2, or_cond36_fu_2373_p2)
    begin
                ap_sig_bdd_4390 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and not((ap_const_lv1_0 = or_cond36_fu_2373_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and (ap_const_lv1_0 = tmp_152_fu_2355_p2) and not((ap_const_lv1_0 = or_cond36_fu_2373_p2))));
    end process;


    -- ap_sig_bdd_4488 assign process. --
    ap_sig_bdd_4488_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25, ap_reg_ppstg_tmp_90_reg_2976_pp0_it25, ap_reg_ppstg_tmp_91_reg_2985_pp0_it25, ap_reg_ppstg_tmp_234_reg_2989_pp0_it25, ap_reg_ppstg_or_cond22_reg_3025_pp0_it25, ap_reg_ppstg_or_cond24_reg_3029_pp0_it25, ap_reg_ppstg_tmp_108_reg_3033_pp0_it25, ap_reg_ppstg_or_cond26_reg_3140_pp0_it25, ap_reg_ppstg_or_cond27_reg_3144_pp0_it25, ap_reg_ppstg_or_cond28_reg_3148_pp0_it25, ap_reg_ppstg_or_cond29_reg_3152_pp0_it25, ap_reg_ppstg_or_cond30_reg_3156_pp0_it25, ap_reg_ppstg_or_cond31_reg_3160_pp0_it25, ap_reg_ppstg_or_cond32_reg_3164_pp0_it25, ap_reg_ppstg_or_cond33_reg_3168_pp0_it25, ap_reg_ppstg_or_cond34_reg_3172_pp0_it25, ap_reg_ppstg_or_cond35_reg_3176_pp0_it25, ap_reg_ppstg_tmp_152_reg_3180_pp0_it25, ap_reg_ppstg_or_cond36_reg_3184_pp0_it25, ap_reg_ppstg_or_cond37_reg_3188_pp0_it25, ap_reg_ppstg_or_cond38_reg_3192_pp0_it25)
    begin
                ap_sig_bdd_4488 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond26_reg_3140_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond27_reg_3144_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond28_reg_3148_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond29_reg_3152_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond30_reg_3156_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond31_reg_3160_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond32_reg_3164_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond33_reg_3168_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond34_reg_3172_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond35_reg_3176_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_152_reg_3180_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond36_reg_3184_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond37_reg_3188_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond38_reg_3192_pp0_it25)) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond26_reg_3140_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond27_reg_3144_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond28_reg_3148_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond29_reg_3152_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond30_reg_3156_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond31_reg_3160_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond32_reg_3164_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond33_reg_3168_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond34_reg_3172_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond35_reg_3176_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_152_reg_3180_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond36_reg_3184_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond37_reg_3188_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond38_reg_3192_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it25))));
    end process;


    -- ap_sig_bdd_4494 assign process. --
    ap_sig_bdd_4494_assign_proc : process(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25, ap_reg_ppstg_tmp_90_reg_2976_pp0_it25, ap_reg_ppstg_tmp_91_reg_2985_pp0_it25, ap_reg_ppstg_tmp_234_reg_2989_pp0_it25, ap_reg_ppstg_or_cond22_reg_3025_pp0_it25, ap_reg_ppstg_or_cond24_reg_3029_pp0_it25, ap_reg_ppstg_tmp_108_reg_3033_pp0_it25, ap_reg_ppstg_or_cond26_reg_3140_pp0_it25, ap_reg_ppstg_or_cond27_reg_3144_pp0_it25, ap_reg_ppstg_or_cond28_reg_3148_pp0_it25, ap_reg_ppstg_or_cond29_reg_3152_pp0_it25, ap_reg_ppstg_or_cond30_reg_3156_pp0_it25, ap_reg_ppstg_or_cond31_reg_3160_pp0_it25, ap_reg_ppstg_or_cond32_reg_3164_pp0_it25, ap_reg_ppstg_or_cond33_reg_3168_pp0_it25, ap_reg_ppstg_or_cond34_reg_3172_pp0_it25, ap_reg_ppstg_or_cond35_reg_3176_pp0_it25, ap_reg_ppstg_tmp_152_reg_3180_pp0_it25, ap_reg_ppstg_or_cond36_reg_3184_pp0_it25, ap_reg_ppstg_or_cond37_reg_3188_pp0_it25, ap_reg_ppstg_or_cond38_reg_3192_pp0_it25)
    begin
                ap_sig_bdd_4494 <= (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond26_reg_3140_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond27_reg_3144_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond28_reg_3148_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond29_reg_3152_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond30_reg_3156_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond31_reg_3160_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond32_reg_3164_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond33_reg_3168_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond34_reg_3172_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond35_reg_3176_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_152_reg_3180_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond36_reg_3184_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond37_reg_3188_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond38_reg_3192_pp0_it25))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it25)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond26_reg_3140_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond27_reg_3144_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond28_reg_3148_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond29_reg_3152_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond30_reg_3156_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond31_reg_3160_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond32_reg_3164_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond33_reg_3168_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond34_reg_3172_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond35_reg_3176_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_152_reg_3180_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond36_reg_3184_pp0_it25) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond37_reg_3188_pp0_it25) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it25)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond38_reg_3192_pp0_it25))));
    end process;


    -- ap_sig_bdd_5507 assign process. --
    ap_sig_bdd_5507_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, tmp_fu_708_p2)
    begin
                ap_sig_bdd_5507 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and not((ap_const_lv1_0 = tmp_fu_708_p2)));
    end process;


    -- ap_sig_bdd_5541 assign process. --
    ap_sig_bdd_5541_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, tmp_90_fu_934_p2)
    begin
                ap_sig_bdd_5541 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and not((ap_const_lv1_0 = tmp_90_fu_934_p2)));
    end process;


    -- ap_sig_bdd_5955 assign process. --
    ap_sig_bdd_5955_assign_proc : process(uart1_V_read_read_fu_240_p2, or_cond_fu_911_p2)
    begin
                ap_sig_bdd_5955 <= ((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and (ap_const_lv1_0 = or_cond_fu_911_p2));
    end process;


    -- ap_sig_bdd_5958 assign process. --
    ap_sig_bdd_5958_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, tmp_fu_708_p2, tmp_1_fu_727_p2, tmp_195_fu_805_p2, or_cond8_fu_881_p2)
    begin
                ap_sig_bdd_5958 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_fu_708_p2) and (ap_const_lv1_0 = tmp_1_fu_727_p2) and not((ap_const_lv1_0 = tmp_195_fu_805_p2)) and not((ap_const_lv1_0 = or_cond8_fu_881_p2)));
    end process;


    -- ap_sig_bdd_5959 assign process. --
    ap_sig_bdd_5959_assign_proc : process(uart1_V_read_read_fu_240_p2, grp_fu_475_p2)
    begin
                ap_sig_bdd_5959 <= (not((ap_const_lv1_0 = grp_fu_475_p2)) and not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2)));
    end process;


    -- ap_sig_bdd_5961 assign process. --
    ap_sig_bdd_5961_assign_proc : process(uart1_V_read_read_fu_240_p2, grp_fu_518_p2)
    begin
                ap_sig_bdd_5961 <= ((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2) and not((ap_const_lv1_0 = grp_fu_518_p2)));
    end process;


    -- ap_sig_bdd_5964 assign process. --
    ap_sig_bdd_5964_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_0, tmp_90_fu_934_p2, tmp_91_fu_953_p2, tmp_234_fu_1031_p2, or_cond22_fu_1107_p2)
    begin
                ap_sig_bdd_5964 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_lv1_0 = tmp_90_fu_934_p2) and (ap_const_lv1_0 = tmp_91_fu_953_p2) and not((ap_const_lv1_0 = tmp_234_fu_1031_p2)) and not((ap_const_lv1_0 = or_cond22_fu_1107_p2)));
    end process;


    -- ap_sig_bdd_5965 assign process. --
    ap_sig_bdd_5965_assign_proc : process(uart2_V_read_read_fu_246_p2, grp_fu_572_p2)
    begin
                ap_sig_bdd_5965 <= (not((ap_const_lv1_0 = grp_fu_572_p2)) and not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2)));
    end process;


    -- ap_sig_bdd_5967 assign process. --
    ap_sig_bdd_5967_assign_proc : process(uart2_V_read_read_fu_246_p2, grp_fu_615_p2)
    begin
                ap_sig_bdd_5967 <= ((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and not((ap_const_lv1_0 = grp_fu_615_p2)));
    end process;


    -- ap_sig_bdd_5970 assign process. --
    ap_sig_bdd_5970_assign_proc : process(uart2_V_read_read_fu_246_p2, or_cond20_fu_1137_p2)
    begin
                ap_sig_bdd_5970 <= ((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2) and (ap_const_lv1_0 = or_cond20_fu_1137_p2));
    end process;


    -- ap_sig_bdd_77 assign process. --
    ap_sig_bdd_77_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_77 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_0_assign_proc : process(ap_sig_bdd_77)
    begin
        if (ap_sig_bdd_77) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_pprstidle_pp0 <= ap_const_logic_0;
    grp_fu_441_ce <= ap_const_logic_1;
    grp_fu_445_ce <= ap_const_logic_1;
    grp_fu_449_ce <= ap_const_logic_1;
    grp_fu_453_ce <= ap_const_logic_1;
    grp_fu_457_ce <= ap_const_logic_1;
    grp_fu_461_ce <= ap_const_logic_1;
    grp_fu_464_ce <= ap_const_logic_1;
    grp_fu_467_ce <= ap_const_logic_1;
    grp_fu_470_ce <= ap_const_logic_1;
    grp_fu_475_p2 <= "1" when (unsigned(signal1_count_V) > unsigned(ap_const_lv16_546)) else "0";
    grp_fu_480_p2 <= std_logic_vector(unsigned(signal1_count_V) + unsigned(ap_const_lv16_1));
    grp_fu_491_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(signal1_uart_state_V));
    grp_fu_502_p2 <= "1" when (unsigned(signal1_count_V) < unsigned(ap_const_lv16_546)) else "0";
    grp_fu_507_p2 <= "1" when (unsigned(signal1_count_V) > unsigned(ap_const_lv16_4E2)) else "0";
    grp_fu_518_p2 <= (grp_fu_502_p2 and grp_fu_507_p2);
    grp_fu_554_p2 <= std_logic_vector(unsigned(signal1_count_V) + unsigned(ap_const_lv16_FAED));
    grp_fu_572_p2 <= "1" when (unsigned(signal2_count_V) > unsigned(ap_const_lv16_546)) else "0";
    grp_fu_577_p2 <= std_logic_vector(unsigned(signal2_count_V) + unsigned(ap_const_lv16_1));
    grp_fu_588_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(signal2_uart_state_V));
    grp_fu_599_p2 <= "1" when (unsigned(signal2_count_V) < unsigned(ap_const_lv16_546)) else "0";
    grp_fu_604_p2 <= "1" when (unsigned(signal2_count_V) > unsigned(ap_const_lv16_4E2)) else "0";
    grp_fu_615_p2 <= (grp_fu_599_p2 and grp_fu_604_p2);
    grp_fu_651_p2 <= std_logic_vector(unsigned(signal2_count_V) + unsigned(ap_const_lv16_FAED));
    grp_fu_669_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(signal1_gnss_state_V));
    grp_fu_686_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(signal2_gnss_state_V));
    icmp3_fu_1617_p2 <= "0" when (tmp_218_fu_1607_p4 = ap_const_lv7_0) else "1";
    icmp6_fu_2267_p2 <= "1" when (tmp_254_fu_2257_p4 = ap_const_lv2_0) else "0";
    icmp9_fu_2331_p2 <= "0" when (tmp_255_fu_2321_p4 = ap_const_lv7_0) else "1";
    icmp_fu_1553_p2 <= "1" when (tmp_217_fu_1543_p4 = ap_const_lv2_0) else "0";
    isNeg_fu_2788_p3 <= sh_assign_fu_2782_p2(11 downto 11);
    lhs_V_1_cast_fu_849_p1 <= std_logic_vector(resize(unsigned(signal1_uart_state_V),5));
    lhs_V_2_cast_fu_1055_p1 <= std_logic_vector(resize(unsigned(signal2_uart_state_V),5));
    lhs_V_3_cast_fu_1075_p1 <= std_logic_vector(resize(unsigned(signal2_uart_state_V),5));
    lhs_V_cast_fu_829_p1 <= std_logic_vector(resize(unsigned(signal1_uart_state_V),5));
    loc_V_1_fu_2762_p1 <= p_Val2_s_fu_2741_p1(52 - 1 downto 0);
    loc_V_fu_2752_p4 <= p_Val2_s_fu_2741_p1(62 downto 52);
    or_cond10_fu_1513_p2 <= (tmp_47_fu_1501_p2 and tmp_48_fu_1507_p2);
    or_cond11_fu_1531_p2 <= (tmp_49_fu_1519_p2 and tmp_50_fu_1525_p2);
    or_cond12_fu_1559_p2 <= (tmp_51_fu_1537_p2 and icmp_fu_1553_p2);
    or_cond13_fu_1577_p2 <= (tmp_53_fu_1565_p2 and tmp_54_fu_1571_p2);
    or_cond14_fu_1595_p2 <= (tmp_55_fu_1583_p2 and tmp_56_fu_1589_p2);
    or_cond15_fu_1635_p2 <= (tmp4_fu_1629_p2 and tmp_57_fu_1601_p2);
    or_cond16_fu_1659_p2 <= (tmp_63_fu_1647_p2 and tmp_64_fu_1653_p2);
    or_cond17_fu_1681_p2 <= (tmp_72_fu_1669_p2 and tmp_73_fu_1675_p2);
    or_cond18_fu_1703_p2 <= (tmp_80_fu_1691_p2 and tmp_81_fu_1697_p2);
    or_cond19_fu_1721_p2 <= (tmp_88_fu_1709_p2 and tmp_89_fu_1715_p2);
    or_cond1_fu_1411_p2 <= (tmp_37_fu_1399_p2 and tmp_38_fu_1405_p2);
    or_cond20_fu_1137_p2 <= (signal2_previous_input_V and tmp_92_fu_1131_p2);
    or_cond22_fu_1107_p2 <= (tmp_98_fu_1095_p2 and tmp_99_fu_1101_p2);
    or_cond23_fu_609_p2 <= (grp_fu_599_p2 and grp_fu_604_p2);
    or_cond25_fu_2125_p2 <= (tmp_129_fu_2113_p2 and tmp_130_fu_2119_p2);
    or_cond26_fu_2155_p2 <= (tmp_131_fu_2143_p2 and tmp_132_fu_2149_p2);
    or_cond27_fu_2173_p2 <= (tmp_133_fu_2161_p2 and tmp_134_fu_2167_p2);
    or_cond28_fu_2191_p2 <= (tmp_135_fu_2179_p2 and tmp_136_fu_2185_p2);
    or_cond29_fu_2209_p2 <= (tmp_137_fu_2197_p2 and tmp_138_fu_2203_p2);
    or_cond2_fu_1441_p2 <= (tmp_39_fu_1429_p2 and tmp_40_fu_1435_p2);
    or_cond30_fu_2227_p2 <= (tmp_139_fu_2215_p2 and tmp_140_fu_2221_p2);
    or_cond31_fu_2245_p2 <= (tmp_141_fu_2233_p2 and tmp_142_fu_2239_p2);
    or_cond32_fu_2273_p2 <= (tmp_143_fu_2251_p2 and icmp6_fu_2267_p2);
    or_cond33_fu_2291_p2 <= (tmp_145_fu_2279_p2 and tmp_146_fu_2285_p2);
    or_cond34_fu_2309_p2 <= (tmp_147_fu_2297_p2 and tmp_148_fu_2303_p2);
    or_cond35_fu_2349_p2 <= (tmp5_fu_2343_p2 and tmp_149_fu_2315_p2);
    or_cond36_fu_2373_p2 <= (tmp_155_fu_2361_p2 and tmp_156_fu_2367_p2);
    or_cond37_fu_2395_p2 <= (tmp_163_fu_2383_p2 and tmp_164_fu_2389_p2);
    or_cond38_fu_2417_p2 <= (tmp_171_fu_2405_p2 and tmp_172_fu_2411_p2);
    or_cond39_fu_2435_p2 <= (tmp_179_fu_2423_p2 and tmp_180_fu_2429_p2);
    or_cond3_fu_1459_p2 <= (tmp_41_fu_1447_p2 and tmp_42_fu_1453_p2);
    or_cond4_fu_1477_p2 <= (tmp_43_fu_1465_p2 and tmp_44_fu_1471_p2);
    or_cond6_fu_1495_p2 <= (tmp_45_fu_1483_p2 and tmp_46_fu_1489_p2);
    or_cond7_fu_512_p2 <= (grp_fu_502_p2 and grp_fu_507_p2);
    or_cond8_fu_881_p2 <= (tmp_9_fu_869_p2 and tmp_3_fu_875_p2);
    or_cond_fu_911_p2 <= (signal1_previous_input_V and tmp_2_fu_905_p2);
    p_Result_1_fu_2766_p3 <= (ap_const_lv1_1 & loc_V_1_fu_2762_p1);
    p_Result_s_fu_2744_p3 <= p_Val2_s_fu_2741_p1(63 downto 63);
    p_Val2_3_fu_2860_p3 <= 
        tmp_198_fu_2846_p1 when (isNeg_fu_2788_p3(0) = '1') else 
        tmp_199_fu_2850_p4;
    p_Val2_7_i_i_fu_2868_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_3_fu_2860_p3));
    p_Val2_9_fu_2874_p3 <= 
        p_Val2_7_i_i_fu_2868_p2 when (p_Result_s_fu_2744_p3(0) = '1') else 
        p_Val2_3_fu_2860_p3;
    p_Val2_s_fu_2741_p1 <= x_assign_reg_3263;
    r_V_10_fu_1873_p2 <= std_logic_vector(signed(ap_const_lv5_1E) + signed(ap_reg_ppstg_lhs_V_2_cast_reg_3001_pp0_it21));
    r_V_11_fu_1926_p2 <= std_logic_vector(signed(ap_const_lv5_1E) + signed(ap_reg_ppstg_lhs_V_3_cast_reg_3015_pp0_it21));
    r_V_2_fu_1192_p3 <= 
        tmp_31_fu_1185_p1 when (tmp_200_fu_1164_p3(0) = '1') else 
        tmp_201_fu_1188_p1;
    r_V_4_fu_1959_p3 <= 
        tmp_113_fu_1952_p1 when (tmp_235_fu_1931_p3(0) = '1') else 
        tmp_236_fu_1955_p1;
    r_V_6_fu_1906_p3 <= 
        tmp_122_fu_1899_p1 when (tmp_237_fu_1878_p3(0) = '1') else 
        tmp_238_fu_1902_p1;
    r_V_8_fu_1159_p2 <= std_logic_vector(signed(ap_const_lv5_1E) + signed(ap_reg_ppstg_lhs_V_cast_reg_2919_pp0_it21));
    r_V_9_fu_1212_p2 <= std_logic_vector(signed(ap_const_lv5_1E) + signed(ap_reg_ppstg_lhs_V_1_cast_reg_2933_pp0_it21));
    r_V_fu_1245_p3 <= 
        tmp_23_fu_1238_p1 when (tmp_196_fu_1217_p3(0) = '1') else 
        tmp_197_fu_1241_p1;
        sh_assign_1_cast_fu_2814_p1 <= std_logic_vector(resize(signed(sh_assign_1_fu_2806_p3),32));

    sh_assign_1_fu_2806_p3 <= 
        tmp_i_i_cast_fu_2802_p1 when (isNeg_fu_2788_p3(0) = '1') else 
        sh_assign_fu_2782_p2;
    sh_assign_fu_2782_p2 <= std_logic_vector(signed(ap_const_lv12_C01) + signed(tmp_i_i_i2_cast6_fu_2778_p1));

    -- signal1_ck_a_V_loc_1_phi_fu_326_p6 assign process. --
    signal1_ck_a_V_loc_1_phi_fu_326_p6_assign_proc : process(signal1_ck_a_V, ap_reg_ppiten_pp0_it22, tmp_35_fu_1373_p2, ap_reg_phiprechg_signal1_ck_a_V_loc_1_reg_323pp0_it22, ap_sig_bdd_3525, ap_sig_bdd_3549, ap_sig_bdd_3543)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
            if (ap_sig_bdd_3549) then 
                signal1_ck_a_V_loc_1_phi_fu_326_p6 <= ap_const_lv8_0;
            elsif (ap_sig_bdd_3543) then 
                signal1_ck_a_V_loc_1_phi_fu_326_p6 <= signal1_ck_a_V;
            elsif (ap_sig_bdd_3525) then 
                signal1_ck_a_V_loc_1_phi_fu_326_p6 <= tmp_35_fu_1373_p2;
            else 
                signal1_ck_a_V_loc_1_phi_fu_326_p6 <= ap_reg_phiprechg_signal1_ck_a_V_loc_1_reg_323pp0_it22;
            end if;
        else 
            signal1_ck_a_V_loc_1_phi_fu_326_p6 <= ap_reg_phiprechg_signal1_ck_a_V_loc_1_reg_323pp0_it22;
        end if; 
    end process;


    -- signal1_ck_b_V_loc_1_phi_fu_338_p6 assign process. --
    signal1_ck_b_V_loc_1_phi_fu_338_p6_assign_proc : process(signal1_ck_b_V, ap_reg_ppiten_pp0_it22, tmp_36_fu_1386_p2, ap_reg_phiprechg_signal1_ck_b_V_loc_1_reg_335pp0_it22, ap_sig_bdd_3525, ap_sig_bdd_3549, ap_sig_bdd_3543)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
            if (ap_sig_bdd_3549) then 
                signal1_ck_b_V_loc_1_phi_fu_338_p6 <= ap_const_lv8_0;
            elsif (ap_sig_bdd_3543) then 
                signal1_ck_b_V_loc_1_phi_fu_338_p6 <= signal1_ck_b_V;
            elsif (ap_sig_bdd_3525) then 
                signal1_ck_b_V_loc_1_phi_fu_338_p6 <= tmp_36_fu_1386_p2;
            else 
                signal1_ck_b_V_loc_1_phi_fu_338_p6 <= ap_reg_phiprechg_signal1_ck_b_V_loc_1_reg_335pp0_it22;
            end if;
        else 
            signal1_ck_b_V_loc_1_phi_fu_338_p6 <= ap_reg_phiprechg_signal1_ck_b_V_loc_1_reg_335pp0_it22;
        end if; 
    end process;


    -- signal2_ck_a_V_loc_1_phi_fu_385_p6 assign process. --
    signal2_ck_a_V_loc_1_phi_fu_385_p6_assign_proc : process(signal2_ck_a_V, ap_reg_ppiten_pp0_it22, tmp_127_fu_2087_p2, ap_reg_phiprechg_signal2_ck_a_V_loc_1_reg_382pp0_it22, ap_sig_bdd_3804, ap_sig_bdd_3828, ap_sig_bdd_3822)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
            if (ap_sig_bdd_3828) then 
                signal2_ck_a_V_loc_1_phi_fu_385_p6 <= ap_const_lv8_0;
            elsif (ap_sig_bdd_3822) then 
                signal2_ck_a_V_loc_1_phi_fu_385_p6 <= signal2_ck_a_V;
            elsif (ap_sig_bdd_3804) then 
                signal2_ck_a_V_loc_1_phi_fu_385_p6 <= tmp_127_fu_2087_p2;
            else 
                signal2_ck_a_V_loc_1_phi_fu_385_p6 <= ap_reg_phiprechg_signal2_ck_a_V_loc_1_reg_382pp0_it22;
            end if;
        else 
            signal2_ck_a_V_loc_1_phi_fu_385_p6 <= ap_reg_phiprechg_signal2_ck_a_V_loc_1_reg_382pp0_it22;
        end if; 
    end process;


    -- signal2_ck_b_V_loc_1_phi_fu_397_p6 assign process. --
    signal2_ck_b_V_loc_1_phi_fu_397_p6_assign_proc : process(signal2_ck_b_V, ap_reg_ppiten_pp0_it22, tmp_128_fu_2100_p2, ap_reg_phiprechg_signal2_ck_b_V_loc_1_reg_394pp0_it22, ap_sig_bdd_3804, ap_sig_bdd_3828, ap_sig_bdd_3822)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22)) then
            if (ap_sig_bdd_3828) then 
                signal2_ck_b_V_loc_1_phi_fu_397_p6 <= ap_const_lv8_0;
            elsif (ap_sig_bdd_3822) then 
                signal2_ck_b_V_loc_1_phi_fu_397_p6 <= signal2_ck_b_V;
            elsif (ap_sig_bdd_3804) then 
                signal2_ck_b_V_loc_1_phi_fu_397_p6 <= tmp_128_fu_2100_p2;
            else 
                signal2_ck_b_V_loc_1_phi_fu_397_p6 <= ap_reg_phiprechg_signal2_ck_b_V_loc_1_reg_394pp0_it22;
            end if;
        else 
            signal2_ck_b_V_loc_1_phi_fu_397_p6 <= ap_reg_phiprechg_signal2_ck_b_V_loc_1_reg_394pp0_it22;
        end if; 
    end process;


    -- storemerge1_phi_fu_283_p4 assign process. --
    storemerge1_phi_fu_283_p4_assign_proc : process(uart1_V_read_read_fu_240_p2, ap_reg_phiprechg_storemerge1_reg_280pp0_it0, ap_sig_bdd_5955, ap_sig_bdd_5507)
    begin
        if (ap_sig_bdd_5507) then
            if (ap_sig_bdd_5955) then 
                storemerge1_phi_fu_283_p4 <= ap_const_lv1_0;
            elsif (not((ap_const_lv1_0 = uart1_V_read_read_fu_240_p2))) then 
                storemerge1_phi_fu_283_p4 <= ap_const_lv1_1;
            else 
                storemerge1_phi_fu_283_p4 <= ap_reg_phiprechg_storemerge1_reg_280pp0_it0;
            end if;
        else 
            storemerge1_phi_fu_283_p4 <= ap_reg_phiprechg_storemerge1_reg_280pp0_it0;
        end if; 
    end process;


    -- storemerge2_phi_fu_262_p4 assign process. --
    storemerge2_phi_fu_262_p4_assign_proc : process(grp_fu_554_p2, ap_reg_phiprechg_storemerge2_reg_259pp0_it0, ap_sig_bdd_5959, ap_sig_bdd_5961, ap_sig_bdd_5958)
    begin
        if (ap_sig_bdd_5958) then
            if (ap_sig_bdd_5961) then 
                storemerge2_phi_fu_262_p4 <= ap_const_lv16_1;
            elsif (ap_sig_bdd_5959) then 
                storemerge2_phi_fu_262_p4 <= grp_fu_554_p2;
            else 
                storemerge2_phi_fu_262_p4 <= ap_reg_phiprechg_storemerge2_reg_259pp0_it0;
            end if;
        else 
            storemerge2_phi_fu_262_p4 <= ap_reg_phiprechg_storemerge2_reg_259pp0_it0;
        end if; 
    end process;


    -- storemerge3_phi_fu_272_p4 assign process. --
    storemerge3_phi_fu_272_p4_assign_proc : process(ap_reg_phiprechg_storemerge3_reg_269pp0_it0, ap_sig_bdd_5959, ap_sig_bdd_5961, ap_sig_bdd_5958)
    begin
        if (ap_sig_bdd_5958) then
            if (ap_sig_bdd_5961) then 
                storemerge3_phi_fu_272_p4 <= ap_const_lv1_0;
            elsif (ap_sig_bdd_5959) then 
                storemerge3_phi_fu_272_p4 <= ap_const_lv1_1;
            else 
                storemerge3_phi_fu_272_p4 <= ap_reg_phiprechg_storemerge3_reg_269pp0_it0;
            end if;
        else 
            storemerge3_phi_fu_272_p4 <= ap_reg_phiprechg_storemerge3_reg_269pp0_it0;
        end if; 
    end process;


    -- storemerge4_phi_fu_294_p4 assign process. --
    storemerge4_phi_fu_294_p4_assign_proc : process(grp_fu_651_p2, ap_reg_phiprechg_storemerge4_reg_291pp0_it0, ap_sig_bdd_5965, ap_sig_bdd_5967, ap_sig_bdd_5964)
    begin
        if (ap_sig_bdd_5964) then
            if (ap_sig_bdd_5967) then 
                storemerge4_phi_fu_294_p4 <= ap_const_lv16_1;
            elsif (ap_sig_bdd_5965) then 
                storemerge4_phi_fu_294_p4 <= grp_fu_651_p2;
            else 
                storemerge4_phi_fu_294_p4 <= ap_reg_phiprechg_storemerge4_reg_291pp0_it0;
            end if;
        else 
            storemerge4_phi_fu_294_p4 <= ap_reg_phiprechg_storemerge4_reg_291pp0_it0;
        end if; 
    end process;


    -- storemerge5_phi_fu_304_p4 assign process. --
    storemerge5_phi_fu_304_p4_assign_proc : process(ap_reg_phiprechg_storemerge5_reg_301pp0_it0, ap_sig_bdd_5965, ap_sig_bdd_5967, ap_sig_bdd_5964)
    begin
        if (ap_sig_bdd_5964) then
            if (ap_sig_bdd_5967) then 
                storemerge5_phi_fu_304_p4 <= ap_const_lv1_0;
            elsif (ap_sig_bdd_5965) then 
                storemerge5_phi_fu_304_p4 <= ap_const_lv1_1;
            else 
                storemerge5_phi_fu_304_p4 <= ap_reg_phiprechg_storemerge5_reg_301pp0_it0;
            end if;
        else 
            storemerge5_phi_fu_304_p4 <= ap_reg_phiprechg_storemerge5_reg_301pp0_it0;
        end if; 
    end process;


    -- storemerge_phi_fu_315_p4 assign process. --
    storemerge_phi_fu_315_p4_assign_proc : process(uart2_V_read_read_fu_246_p2, ap_reg_phiprechg_storemerge_reg_312pp0_it0, ap_sig_bdd_5970, ap_sig_bdd_5541)
    begin
        if (ap_sig_bdd_5541) then
            if (ap_sig_bdd_5970) then 
                storemerge_phi_fu_315_p4 <= ap_const_lv1_0;
            elsif (not((ap_const_lv1_0 = uart2_V_read_read_fu_246_p2))) then 
                storemerge_phi_fu_315_p4 <= ap_const_lv1_1;
            else 
                storemerge_phi_fu_315_p4 <= ap_reg_phiprechg_storemerge_reg_312pp0_it0;
            end if;
        else 
            storemerge_phi_fu_315_p4 <= ap_reg_phiprechg_storemerge_reg_312pp0_it0;
        end if; 
    end process;

    tmp4_fu_1629_p2 <= (icmp3_fu_1617_p2 and tmp_59_fu_1623_p2);
    tmp5_fu_2343_p2 <= (icmp9_fu_2331_p2 and tmp_151_fu_2337_p2);
    tmp_104_fu_1939_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_signal2_previous_input_V_load_reg_2980_pp0_it21),32));
    tmp_105_fu_1083_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) - unsigned(lhs_V_3_cast_fu_1075_p1));
    tmp_106_fu_1089_p2 <= std_logic_vector(shift_right(unsigned(tmp_112_cast_fu_1079_p1),to_integer(unsigned('0' & tmp_105_fu_1083_p2(5-1 downto 0)))));
        tmp_111_fu_1942_p1 <= std_logic_vector(resize(signed(r_V_11_fu_1926_p2),32));

    tmp_112_cast_fu_1079_p1 <= std_logic_vector(resize(unsigned(signal2_previous_input_V),5));
    tmp_112_fu_1946_p2 <= std_logic_vector(shift_left(unsigned(tmp_104_fu_1939_p1),to_integer(unsigned('0' & tmp_111_fu_1942_p1(31-1 downto 0)))));
    tmp_113_fu_1952_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_106_reg_3020_pp0_it21),8));
    tmp_114_fu_769_p2 <= (tmp_93_fu_763_p2 or tmp_66_fu_757_p2);
    tmp_115_fu_1967_p2 <= (signal2_next_out_byte_V or r_V_4_fu_1959_p3);
    tmp_117_fu_1886_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21),32));
    tmp_118_fu_1063_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) - unsigned(lhs_V_2_cast_fu_1055_p1));
    tmp_119_cast_fu_1059_p1 <= std_logic_vector(resize(unsigned(uart2_V),5));
    tmp_119_fu_1069_p2 <= std_logic_vector(shift_right(unsigned(tmp_119_cast_fu_1059_p1),to_integer(unsigned('0' & tmp_118_fu_1063_p2(5-1 downto 0)))));
        tmp_120_fu_1889_p1 <= std_logic_vector(resize(signed(r_V_10_fu_1873_p2),32));

    tmp_121_fu_1893_p2 <= std_logic_vector(shift_left(unsigned(tmp_117_fu_1886_p1),to_integer(unsigned('0' & tmp_120_fu_1889_p1(31-1 downto 0)))));
    tmp_122_fu_1899_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_119_reg_3006_pp0_it21),8));
    tmp_123_fu_775_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_B) else "0";
    tmp_124_fu_1914_p2 <= (signal2_next_out_byte_V or r_V_6_fu_1906_p3);
    tmp_127_fu_2087_p2 <= std_logic_vector(unsigned(signal2_ck_a_V) + unsigned(signal2_next_out_byte_V));
    tmp_128_fu_2100_p2 <= std_logic_vector(unsigned(signal2_ck_b_V) + unsigned(tmp_127_fu_2087_p2));
    tmp_129_fu_2113_p2 <= "1" when (unsigned(signal2_gnss_state_V) > unsigned(ap_const_lv6_39)) else "0";
    tmp_12_fu_1225_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_signal1_previous_input_V_load_reg_2898_pp0_it21),32));
    tmp_130_fu_2119_p2 <= "1" when (unsigned(signal2_gnss_state_V) < unsigned(ap_const_lv6_3C)) else "0";
    tmp_131_fu_2143_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_0) else "0";
    tmp_132_fu_2149_p2 <= "1" when (signal2_next_out_byte_V = ap_const_lv8_B5) else "0";
    tmp_133_fu_2161_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_1) else "0";
    tmp_134_fu_2167_p2 <= "1" when (signal2_next_out_byte_V = ap_const_lv8_62) else "0";
    tmp_135_fu_2179_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_2) else "0";
    tmp_136_fu_2185_p2 <= "1" when (signal2_next_out_byte_V = ap_const_lv8_1) else "0";
    tmp_137_fu_2197_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3) else "0";
    tmp_138_fu_2203_p2 <= "1" when (signal2_next_out_byte_V = ap_const_lv8_6) else "0";
    tmp_139_fu_2215_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_4) else "0";
    tmp_140_fu_2221_p2 <= "1" when (signal2_next_out_byte_V = ap_const_lv8_34) else "0";
    tmp_141_fu_2233_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_5) else "0";
    tmp_142_fu_2239_p2 <= "1" when (signal2_next_out_byte_V = ap_const_lv8_0) else "0";
    tmp_143_fu_2251_p2 <= "1" when (unsigned(signal2_gnss_state_V) > unsigned(ap_const_lv6_5)) else "0";
    tmp_144_fu_781_p2 <= (tmp_123_fu_775_p2 or tmp_114_fu_769_p2);
    tmp_145_fu_2279_p2 <= "1" when (unsigned(signal2_gnss_state_V) > unsigned(ap_const_lv6_1D)) else "0";
    tmp_146_fu_2285_p2 <= "1" when (unsigned(signal2_gnss_state_V) < unsigned(ap_const_lv6_3A)) else "0";
    tmp_147_fu_2297_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3A) else "0";
    tmp_148_fu_2303_p2 <= "1" when (signal2_next_out_byte_V = signal2_ck_a_V_loc_1_phi_fu_385_p6) else "0";
    tmp_149_fu_2315_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_10) else "0";
    tmp_150_fu_787_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_A) else "0";
    tmp_151_fu_2337_p2 <= "1" when (unsigned(signal2_next_out_byte_V) < unsigned(ap_const_lv8_5)) else "0";
    tmp_152_fu_2355_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_11) else "0";

    -- tmp_153_phi_fu_409_p22 assign process. --
    tmp_153_phi_fu_409_p22_assign_proc : process(signal2_gnss_state_V, ap_reg_ppiten_pp0_it22, ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21, ap_reg_ppstg_tmp_90_reg_2976_pp0_it21, ap_reg_ppstg_tmp_91_reg_2985_pp0_it21, ap_reg_ppstg_tmp_234_reg_2989_pp0_it21, ap_reg_ppstg_or_cond22_reg_3025_pp0_it21, ap_reg_ppstg_or_cond24_reg_3029_pp0_it21, ap_reg_ppstg_tmp_108_reg_3033_pp0_it21, or_cond26_fu_2155_p2, or_cond27_fu_2173_p2, or_cond28_fu_2191_p2, or_cond29_fu_2209_p2, or_cond30_fu_2227_p2, or_cond31_fu_2245_p2, or_cond32_fu_2273_p2, or_cond33_fu_2291_p2, or_cond34_fu_2309_p2, or_cond35_fu_2349_p2, tmp_152_fu_2355_p2, ap_reg_phiprechg_tmp_153_reg_406pp0_it22)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and not((ap_const_lv1_0 = or_cond35_fu_2349_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and not((ap_const_lv1_0 = or_cond35_fu_2349_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_10;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and not((ap_const_lv1_0 = or_cond34_fu_2309_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and not((ap_const_lv1_0 = or_cond34_fu_2309_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_3A;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and not((ap_const_lv1_0 = or_cond31_fu_2245_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and not((ap_const_lv1_0 = or_cond31_fu_2245_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and not((ap_const_lv1_0 = or_cond30_fu_2227_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and not((ap_const_lv1_0 = or_cond30_fu_2227_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_4;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and not((ap_const_lv1_0 = or_cond29_fu_2209_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and not((ap_const_lv1_0 = or_cond29_fu_2209_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and not((ap_const_lv1_0 = or_cond28_fu_2191_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and not((ap_const_lv1_0 = or_cond28_fu_2191_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and not((ap_const_lv1_0 = or_cond27_fu_2173_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and not((ap_const_lv1_0 = or_cond27_fu_2173_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and not((ap_const_lv1_0 = or_cond26_fu_2155_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and not((ap_const_lv1_0 = or_cond26_fu_2155_p2)))))) then 
            tmp_153_phi_fu_409_p22 <= ap_const_lv6_0;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and not((ap_const_lv1_0 = tmp_152_fu_2355_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and (ap_const_lv1_0 = or_cond33_fu_2291_p2) and (ap_const_lv1_0 = or_cond34_fu_2309_p2) and (ap_const_lv1_0 = or_cond35_fu_2349_p2) and not((ap_const_lv1_0 = tmp_152_fu_2355_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and not((ap_const_lv1_0 = or_cond32_fu_2273_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and not((ap_const_lv1_0 = or_cond32_fu_2273_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond24_reg_3029_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and not((ap_const_lv1_0 = or_cond33_fu_2291_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_90_reg_2976_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_91_reg_2985_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_234_reg_2989_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond22_reg_3025_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart2_V_read_reg_2971_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_108_reg_3033_pp0_it21)) and (ap_const_lv1_0 = or_cond26_fu_2155_p2) and (ap_const_lv1_0 = or_cond27_fu_2173_p2) and (ap_const_lv1_0 = or_cond28_fu_2191_p2) and (ap_const_lv1_0 = or_cond29_fu_2209_p2) and (ap_const_lv1_0 = or_cond30_fu_2227_p2) and (ap_const_lv1_0 = or_cond31_fu_2245_p2) and (ap_const_lv1_0 = or_cond32_fu_2273_p2) and not((ap_const_lv1_0 = or_cond33_fu_2291_p2))))))) then 
            tmp_153_phi_fu_409_p22 <= signal2_gnss_state_V;
        else 
            tmp_153_phi_fu_409_p22 <= ap_reg_phiprechg_tmp_153_reg_406pp0_it22;
        end if; 
    end process;

    tmp_154_fu_2571_p2 <= std_logic_vector(unsigned(tmp_153_phi_fu_409_p22) + unsigned(ap_const_lv6_1));
    tmp_155_fu_2361_p2 <= "1" when (unsigned(signal2_gnss_state_V) > unsigned(ap_const_lv6_11)) else "0";
    tmp_156_fu_2367_p2 <= "1" when (unsigned(signal2_gnss_state_V) < unsigned(ap_const_lv6_16)) else "0";
    tmp_157_fu_2523_p1 <= std_logic_vector(resize(unsigned(signal2_next_out_byte_V),32));
    tmp_158_fu_2531_p3 <= (tmp_256_fu_2527_p1 & ap_const_lv3_0);
    tmp_159_fu_2543_p2 <= std_logic_vector(signed(ap_const_lv9_170) + signed(tmp_162_cast_fu_2539_p1));
    tmp_160_fu_2553_p2 <= std_logic_vector(shift_left(unsigned(tmp_157_fu_2523_p1),to_integer(unsigned('0' & tmp_163_cast_fu_2549_p1(31-1 downto 0)))));
    tmp_161_fu_2559_p2 <= (signal2_tempCoordinates_0 or tmp_160_fu_2553_p2);
    tmp_162_cast_fu_2539_p1 <= std_logic_vector(resize(unsigned(tmp_158_fu_2531_p3),9));
        tmp_163_cast_fu_2549_p1 <= std_logic_vector(resize(signed(tmp_159_fu_2543_p2),32));

    tmp_163_fu_2383_p2 <= "1" when (unsigned(signal2_gnss_state_V) > unsigned(ap_const_lv6_15)) else "0";
    tmp_164_fu_2389_p2 <= "1" when (unsigned(signal2_gnss_state_V) < unsigned(ap_const_lv6_1A)) else "0";
    tmp_165_fu_2475_p1 <= std_logic_vector(resize(unsigned(signal2_next_out_byte_V),32));
    tmp_166_fu_2483_p3 <= (tmp_257_fu_2479_p1 & ap_const_lv3_0);
    tmp_167_fu_2495_p2 <= std_logic_vector(signed(ap_const_lv9_150) + signed(tmp_171_cast_fu_2491_p1));
    tmp_168_fu_2505_p2 <= std_logic_vector(shift_left(unsigned(tmp_165_fu_2475_p1),to_integer(unsigned('0' & tmp_172_cast_fu_2501_p1(31-1 downto 0)))));
    tmp_169_fu_2511_p2 <= (signal2_tempCoordinates_1 or tmp_168_fu_2505_p2);
    tmp_171_cast_fu_2491_p1 <= std_logic_vector(resize(unsigned(tmp_166_fu_2483_p3),9));
    tmp_171_fu_2405_p2 <= "1" when (unsigned(signal2_gnss_state_V) > unsigned(ap_const_lv6_19)) else "0";
        tmp_172_cast_fu_2501_p1 <= std_logic_vector(resize(signed(tmp_167_fu_2495_p2),32));

    tmp_172_fu_2411_p2 <= "1" when (unsigned(signal2_gnss_state_V) < unsigned(ap_const_lv6_1E)) else "0";
    tmp_173_fu_2685_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_signal2_next_out_byte_V_load_reg_3129_pp0_it25),32));
    tmp_174_fu_2688_p3 <= (ap_reg_ppstg_tmp_258_reg_3200_pp0_it25 & ap_const_lv3_0);
    tmp_175_fu_2699_p2 <= std_logic_vector(signed(ap_const_lv9_130) + signed(tmp_180_cast_fu_2695_p1));
    tmp_176_fu_2709_p2 <= std_logic_vector(shift_left(unsigned(tmp_173_fu_2685_p1),to_integer(unsigned('0' & tmp_181_cast_fu_2705_p1(31-1 downto 0)))));
    tmp_177_fu_2715_p2 <= (signal2_tempCoordinates_2 or tmp_176_fu_2709_p2);
    tmp_179_fu_2423_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3B) else "0";
    tmp_17_fu_857_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) - unsigned(lhs_V_1_cast_fu_849_p1));
    tmp_180_cast_fu_2695_p1 <= std_logic_vector(resize(unsigned(tmp_174_fu_2688_p3),9));
    tmp_180_fu_2429_p2 <= "1" when (signal2_next_out_byte_V = signal2_ck_b_V_loc_1_phi_fu_397_p6) else "0";
        tmp_181_cast_fu_2705_p1 <= std_logic_vector(resize(signed(tmp_175_fu_2699_p2),32));

    tmp_181_fu_2591_p2 <= std_logic_vector(unsigned(coordinates1_0) - unsigned(coordinates2_0));
    tmp_184_fu_2605_p2 <= std_logic_vector(unsigned(coordinates1_1) - unsigned(coordinates2_1));
    tmp_188_fu_2735_p2 <= std_logic_vector(unsigned(coordinates1_2) - unsigned(coordinates2_2));
    tmp_18_cast_fu_853_p1 <= std_logic_vector(resize(unsigned(signal1_previous_input_V),5));
    tmp_18_fu_863_p2 <= std_logic_vector(shift_right(unsigned(tmp_18_cast_fu_853_p1),to_integer(unsigned('0' & tmp_17_fu_857_p2(5-1 downto 0)))));
    tmp_193_fu_793_p2 <= (tmp_150_fu_787_p2 or tmp_144_fu_781_p2);
    tmp_194_fu_799_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_0) else "0";
    tmp_195_fu_805_p2 <= (tmp_194_fu_799_p2 or tmp_193_fu_793_p2);
    tmp_196_fu_1217_p3 <= r_V_9_fu_1212_p2(4 downto 4);
    tmp_197_fu_1241_p1 <= tmp_20_fu_1232_p2(8 - 1 downto 0);
    tmp_198_fu_2846_p1 <= std_logic_vector(resize(unsigned(tmp_262_fu_2838_p3),32));
    tmp_199_fu_2850_p4 <= tmp_204_i_i_fu_2832_p2(83 downto 52);
        tmp_19_fu_1228_p1 <= std_logic_vector(resize(signed(r_V_9_fu_1212_p2),32));

    tmp_1_fu_727_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_1) else "0";
    tmp_200_fu_1164_p3 <= r_V_8_fu_1159_p2(4 downto 4);
    tmp_201_fu_1188_p1 <= tmp_22_fu_1179_p2(8 - 1 downto 0);
    tmp_201_i_i_cast_fu_2822_p1 <= std_logic_vector(resize(unsigned(sh_assign_1_cast_fu_2814_p1),53));
    tmp_201_i_i_fu_2818_p1 <= std_logic_vector(resize(unsigned(sh_assign_1_cast_fu_2814_p1),136));
    tmp_202_fu_1283_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3F) else "0";
    tmp_202_i_i_fu_2826_p2 <= std_logic_vector(shift_right(unsigned(p_Result_1_fu_2766_p3),to_integer(unsigned('0' & tmp_201_i_i_cast_fu_2822_p1(31-1 downto 0)))));
    tmp_203_fu_1289_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3E) else "0";
    tmp_204_fu_1295_p2 <= (tmp_203_fu_1289_p2 or tmp_202_fu_1283_p2);
    tmp_204_i_i_fu_2832_p2 <= std_logic_vector(shift_left(unsigned(tmp_i_i_fu_2774_p1),to_integer(unsigned('0' & tmp_201_i_i_fu_2818_p1(31-1 downto 0)))));
    tmp_205_fu_1301_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3D) else "0";
    tmp_206_fu_1307_p2 <= (tmp_205_fu_1301_p2 or tmp_204_fu_1295_p2);
    tmp_207_fu_1313_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3C) else "0";
    tmp_208_fu_1319_p2 <= (tmp_207_fu_1313_p2 or tmp_206_fu_1307_p2);
    tmp_209_fu_1325_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3B) else "0";
    tmp_20_fu_1232_p2 <= std_logic_vector(shift_left(unsigned(tmp_12_fu_1225_p1),to_integer(unsigned('0' & tmp_19_fu_1228_p1(31-1 downto 0)))));
    tmp_210_fu_1331_p2 <= (tmp_209_fu_1325_p2 or tmp_208_fu_1319_p2);
    tmp_211_fu_1337_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3A) else "0";
    tmp_212_fu_1343_p2 <= (tmp_211_fu_1337_p2 or tmp_210_fu_1331_p2);
    tmp_213_fu_1349_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_1) else "0";
    tmp_214_fu_1355_p2 <= (tmp_213_fu_1349_p2 or tmp_212_fu_1343_p2);
    tmp_215_fu_1361_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_0) else "0";
    tmp_216_fu_1367_p2 <= (tmp_215_fu_1361_p2 or tmp_214_fu_1355_p2);
    tmp_217_fu_1543_p4 <= signal1_gnss_state_V(5 downto 4);
    tmp_218_fu_1607_p4 <= signal1_next_out_byte_V(7 downto 1);
    tmp_219_fu_1813_p1 <= signal1_gnss_state_V(5 - 1 downto 0);
        tmp_21_fu_1175_p1 <= std_logic_vector(resize(signed(r_V_8_fu_1159_p2),32));

    tmp_220_fu_1765_p1 <= signal1_gnss_state_V(5 - 1 downto 0);
    tmp_221_fu_1757_p1 <= signal1_gnss_state_V(5 - 1 downto 0);
    tmp_222_fu_959_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_F) else "0";
    tmp_223_fu_965_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_E) else "0";
    tmp_224_fu_971_p2 <= (tmp_223_fu_965_p2 or tmp_222_fu_959_p2);
    tmp_225_fu_977_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_D) else "0";
    tmp_226_fu_983_p2 <= (tmp_225_fu_977_p2 or tmp_224_fu_971_p2);
    tmp_227_fu_989_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_C) else "0";
    tmp_228_fu_995_p2 <= (tmp_227_fu_989_p2 or tmp_226_fu_983_p2);
    tmp_229_fu_1001_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_B) else "0";
    tmp_22_fu_1179_p2 <= std_logic_vector(shift_left(unsigned(tmp_24_fu_1172_p1),to_integer(unsigned('0' & tmp_21_fu_1175_p1(31-1 downto 0)))));
    tmp_230_fu_1007_p2 <= (tmp_229_fu_1001_p2 or tmp_228_fu_995_p2);
    tmp_231_fu_1013_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_A) else "0";
    tmp_232_fu_1019_p2 <= (tmp_231_fu_1013_p2 or tmp_230_fu_1007_p2);
    tmp_233_fu_1025_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_0) else "0";
    tmp_234_fu_1031_p2 <= (tmp_233_fu_1025_p2 or tmp_232_fu_1019_p2);
    tmp_235_fu_1931_p3 <= r_V_11_fu_1926_p2(4 downto 4);
    tmp_236_fu_1955_p1 <= tmp_112_fu_1946_p2(8 - 1 downto 0);
    tmp_237_fu_1878_p3 <= r_V_10_fu_1873_p2(4 downto 4);
    tmp_238_fu_1902_p1 <= tmp_121_fu_1893_p2(8 - 1 downto 0);
    tmp_239_fu_1997_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3F) else "0";
    tmp_23_fu_1238_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_18_reg_2938_pp0_it21),8));
    tmp_240_fu_2003_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3E) else "0";
    tmp_241_fu_2009_p2 <= (tmp_240_fu_2003_p2 or tmp_239_fu_1997_p2);
    tmp_242_fu_2015_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3D) else "0";
    tmp_243_fu_2021_p2 <= (tmp_242_fu_2015_p2 or tmp_241_fu_2009_p2);
    tmp_244_fu_2027_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3C) else "0";
    tmp_245_fu_2033_p2 <= (tmp_244_fu_2027_p2 or tmp_243_fu_2021_p2);
    tmp_246_fu_2039_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3B) else "0";
    tmp_247_fu_2045_p2 <= (tmp_246_fu_2039_p2 or tmp_245_fu_2033_p2);
    tmp_248_fu_2051_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_3A) else "0";
    tmp_249_fu_2057_p2 <= (tmp_248_fu_2051_p2 or tmp_247_fu_2045_p2);
    tmp_24_cast_fu_833_p1 <= std_logic_vector(resize(unsigned(uart1_V),5));
    tmp_24_fu_1172_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21),32));
    tmp_250_fu_2063_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_1) else "0";
    tmp_251_fu_2069_p2 <= (tmp_250_fu_2063_p2 or tmp_249_fu_2057_p2);
    tmp_252_fu_2075_p2 <= "1" when (signal2_gnss_state_V = ap_const_lv6_0) else "0";
    tmp_253_fu_2081_p2 <= (tmp_252_fu_2075_p2 or tmp_251_fu_2069_p2);
    tmp_254_fu_2257_p4 <= signal2_gnss_state_V(5 downto 4);
    tmp_255_fu_2321_p4 <= signal2_next_out_byte_V(7 downto 1);
    tmp_256_fu_2527_p1 <= signal2_gnss_state_V(5 - 1 downto 0);
    tmp_257_fu_2479_p1 <= signal2_gnss_state_V(5 - 1 downto 0);
    tmp_258_fu_2471_p1 <= signal2_gnss_state_V(5 - 1 downto 0);
    tmp_25_fu_837_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) - unsigned(lhs_V_cast_fu_829_p1));
    tmp_262_fu_2838_p3 <= tmp_202_i_i_fu_2826_p2(52 downto 52);
    tmp_26_fu_843_p2 <= std_logic_vector(shift_right(unsigned(tmp_24_cast_fu_833_p1),to_integer(unsigned('0' & tmp_25_fu_837_p2(5-1 downto 0)))));
    tmp_28_fu_733_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_F) else "0";
    tmp_29_fu_1253_p2 <= (signal1_next_out_byte_V or r_V_fu_1245_p3);
    tmp_2_fu_905_p2 <= "1" when (signal1_count_V = ap_const_lv16_37DC) else "0";
    tmp_31_fu_1185_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_26_reg_2924_pp0_it21),8));
    tmp_32_fu_739_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_E) else "0";
    tmp_33_fu_1200_p2 <= (signal1_next_out_byte_V or r_V_2_fu_1192_p3);
    tmp_35_fu_1373_p2 <= std_logic_vector(unsigned(signal1_ck_a_V) + unsigned(signal1_next_out_byte_V));
    tmp_36_fu_1386_p2 <= std_logic_vector(unsigned(signal1_ck_b_V) + unsigned(tmp_35_fu_1373_p2));
    tmp_37_fu_1399_p2 <= "1" when (unsigned(signal1_gnss_state_V) > unsigned(ap_const_lv6_39)) else "0";
    tmp_38_fu_1405_p2 <= "1" when (unsigned(signal1_gnss_state_V) < unsigned(ap_const_lv6_3C)) else "0";
    tmp_39_fu_1429_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_0) else "0";
    tmp_3_fu_875_p2 <= "1" when (unsigned(signal1_uart_state_V) < unsigned(ap_const_lv4_D)) else "0";
    tmp_40_fu_1435_p2 <= "1" when (signal1_next_out_byte_V = ap_const_lv8_B5) else "0";
    tmp_41_fu_1447_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_1) else "0";
    tmp_42_fu_1453_p2 <= "1" when (signal1_next_out_byte_V = ap_const_lv8_62) else "0";
    tmp_43_fu_1465_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_2) else "0";
    tmp_44_fu_1471_p2 <= "1" when (signal1_next_out_byte_V = ap_const_lv8_1) else "0";
    tmp_45_fu_1483_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3) else "0";
    tmp_46_fu_1489_p2 <= "1" when (signal1_next_out_byte_V = ap_const_lv8_6) else "0";
    tmp_47_fu_1501_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_4) else "0";
    tmp_48_fu_1507_p2 <= "1" when (signal1_next_out_byte_V = ap_const_lv8_34) else "0";
    tmp_49_fu_1519_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_5) else "0";
    tmp_50_fu_1525_p2 <= "1" when (signal1_next_out_byte_V = ap_const_lv8_0) else "0";
    tmp_51_fu_1537_p2 <= "1" when (unsigned(signal1_gnss_state_V) > unsigned(ap_const_lv6_5)) else "0";
    tmp_52_fu_745_p2 <= (tmp_32_fu_739_p2 or tmp_28_fu_733_p2);
    tmp_53_fu_1565_p2 <= "1" when (unsigned(signal1_gnss_state_V) > unsigned(ap_const_lv6_1D)) else "0";
    tmp_54_fu_1571_p2 <= "1" when (unsigned(signal1_gnss_state_V) < unsigned(ap_const_lv6_3A)) else "0";
    tmp_55_fu_1583_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3A) else "0";
    tmp_56_fu_1589_p2 <= "1" when (signal1_next_out_byte_V = signal1_ck_a_V_loc_1_phi_fu_326_p6) else "0";
    tmp_57_fu_1601_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_10) else "0";
    tmp_58_fu_751_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_D) else "0";
    tmp_59_fu_1623_p2 <= "1" when (unsigned(signal1_next_out_byte_V) < unsigned(ap_const_lv8_5)) else "0";
    tmp_60_fu_1641_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_11) else "0";

    -- tmp_61_phi_fu_350_p22 assign process. --
    tmp_61_phi_fu_350_p22_assign_proc : process(signal1_gnss_state_V, ap_reg_ppiten_pp0_it22, ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21, ap_reg_ppstg_tmp_reg_2894_pp0_it21, ap_reg_ppstg_tmp_1_reg_2903_pp0_it21, ap_reg_ppstg_tmp_195_reg_2907_pp0_it21, ap_reg_ppstg_or_cond8_reg_2943_pp0_it21, ap_reg_ppstg_or_cond9_reg_2947_pp0_it21, ap_reg_ppstg_tmp_14_reg_2951_pp0_it21, or_cond2_fu_1441_p2, or_cond3_fu_1459_p2, or_cond4_fu_1477_p2, or_cond6_fu_1495_p2, or_cond10_fu_1513_p2, or_cond11_fu_1531_p2, or_cond12_fu_1559_p2, or_cond13_fu_1577_p2, or_cond14_fu_1595_p2, or_cond15_fu_1635_p2, tmp_60_fu_1641_p2, ap_reg_phiprechg_tmp_61_reg_347pp0_it22)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and not((ap_const_lv1_0 = or_cond15_fu_1635_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and not((ap_const_lv1_0 = or_cond15_fu_1635_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_10;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and not((ap_const_lv1_0 = or_cond14_fu_1595_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and not((ap_const_lv1_0 = or_cond14_fu_1595_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_3A;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and not((ap_const_lv1_0 = or_cond11_fu_1531_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and not((ap_const_lv1_0 = or_cond11_fu_1531_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_5;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and not((ap_const_lv1_0 = or_cond10_fu_1513_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and not((ap_const_lv1_0 = or_cond10_fu_1513_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_4;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and not((ap_const_lv1_0 = or_cond6_fu_1495_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and not((ap_const_lv1_0 = or_cond6_fu_1495_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and not((ap_const_lv1_0 = or_cond4_fu_1477_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and not((ap_const_lv1_0 = or_cond4_fu_1477_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_2;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and not((ap_const_lv1_0 = or_cond3_fu_1459_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and not((ap_const_lv1_0 = or_cond3_fu_1459_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and not((ap_const_lv1_0 = or_cond2_fu_1441_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and not((ap_const_lv1_0 = or_cond2_fu_1441_p2)))))) then 
            tmp_61_phi_fu_350_p22 <= ap_const_lv6_0;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and not((ap_const_lv1_0 = tmp_60_fu_1641_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and (ap_const_lv1_0 = or_cond13_fu_1577_p2) and (ap_const_lv1_0 = or_cond14_fu_1595_p2) and (ap_const_lv1_0 = or_cond15_fu_1635_p2) and not((ap_const_lv1_0 = tmp_60_fu_1641_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and not((ap_const_lv1_0 = or_cond12_fu_1559_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and not((ap_const_lv1_0 = or_cond12_fu_1559_p2))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and (((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and (ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond9_reg_2947_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and not((ap_const_lv1_0 = or_cond13_fu_1577_p2))) or ((ap_const_lv1_0 = ap_reg_ppstg_tmp_reg_2894_pp0_it21) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_1_reg_2903_pp0_it21) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_195_reg_2907_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond8_reg_2943_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_uart1_V_read_reg_2889_pp0_it21)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_14_reg_2951_pp0_it21)) and (ap_const_lv1_0 = or_cond2_fu_1441_p2) and (ap_const_lv1_0 = or_cond3_fu_1459_p2) and (ap_const_lv1_0 = or_cond4_fu_1477_p2) and (ap_const_lv1_0 = or_cond6_fu_1495_p2) and (ap_const_lv1_0 = or_cond10_fu_1513_p2) and (ap_const_lv1_0 = or_cond11_fu_1531_p2) and (ap_const_lv1_0 = or_cond12_fu_1559_p2) and not((ap_const_lv1_0 = or_cond13_fu_1577_p2))))))) then 
            tmp_61_phi_fu_350_p22 <= signal1_gnss_state_V;
        else 
            tmp_61_phi_fu_350_p22 <= ap_reg_phiprechg_tmp_61_reg_347pp0_it22;
        end if; 
    end process;

    tmp_62_fu_1857_p2 <= std_logic_vector(unsigned(tmp_61_phi_fu_350_p22) + unsigned(ap_const_lv6_1));
    tmp_63_fu_1647_p2 <= "1" when (unsigned(signal1_gnss_state_V) > unsigned(ap_const_lv6_11)) else "0";
    tmp_64_fu_1653_p2 <= "1" when (unsigned(signal1_gnss_state_V) < unsigned(ap_const_lv6_16)) else "0";
    tmp_65_fu_1809_p1 <= std_logic_vector(resize(unsigned(signal1_next_out_byte_V),32));
    tmp_66_fu_757_p2 <= (tmp_58_fu_751_p2 or tmp_52_fu_745_p2);
    tmp_67_fu_1817_p3 <= (tmp_219_fu_1813_p1 & ap_const_lv3_0);
    tmp_68_cast_fu_1825_p1 <= std_logic_vector(resize(unsigned(tmp_67_fu_1817_p3),9));
    tmp_68_fu_1829_p2 <= std_logic_vector(signed(ap_const_lv9_170) + signed(tmp_68_cast_fu_1825_p1));
        tmp_69_cast_fu_1835_p1 <= std_logic_vector(resize(signed(tmp_68_fu_1829_p2),32));

    tmp_69_fu_1839_p2 <= std_logic_vector(shift_left(unsigned(tmp_65_fu_1809_p1),to_integer(unsigned('0' & tmp_69_cast_fu_1835_p1(31-1 downto 0)))));
    tmp_70_fu_1845_p2 <= (signal1_tempCoordinates_0 or tmp_69_fu_1839_p2);
    tmp_72_fu_1669_p2 <= "1" when (unsigned(signal1_gnss_state_V) > unsigned(ap_const_lv6_15)) else "0";
    tmp_73_fu_1675_p2 <= "1" when (unsigned(signal1_gnss_state_V) < unsigned(ap_const_lv6_1A)) else "0";
    tmp_74_fu_1761_p1 <= std_logic_vector(resize(unsigned(signal1_next_out_byte_V),32));
    tmp_75_fu_1769_p3 <= (tmp_220_fu_1765_p1 & ap_const_lv3_0);
    tmp_76_fu_1781_p2 <= std_logic_vector(signed(ap_const_lv9_150) + signed(tmp_77_cast_fu_1777_p1));
    tmp_77_cast_fu_1777_p1 <= std_logic_vector(resize(unsigned(tmp_75_fu_1769_p3),9));
    tmp_77_fu_1791_p2 <= std_logic_vector(shift_left(unsigned(tmp_74_fu_1761_p1),to_integer(unsigned('0' & tmp_78_cast_fu_1787_p1(31-1 downto 0)))));
        tmp_78_cast_fu_1787_p1 <= std_logic_vector(resize(signed(tmp_76_fu_1781_p2),32));

    tmp_78_fu_1797_p2 <= (signal1_tempCoordinates_1 or tmp_77_fu_1791_p2);
    tmp_80_fu_1691_p2 <= "1" when (unsigned(signal1_gnss_state_V) > unsigned(ap_const_lv6_19)) else "0";
    tmp_81_fu_1697_p2 <= "1" when (unsigned(signal1_gnss_state_V) < unsigned(ap_const_lv6_1E)) else "0";
    tmp_82_fu_2627_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_signal1_next_out_byte_V_load_reg_3053_pp0_it25),32));
    tmp_83_fu_2630_p3 <= (ap_reg_ppstg_tmp_221_reg_3124_pp0_it25 & ap_const_lv3_0);
    tmp_84_fu_2641_p2 <= std_logic_vector(signed(ap_const_lv9_130) + signed(tmp_86_cast_fu_2637_p1));
    tmp_85_fu_2651_p2 <= std_logic_vector(shift_left(unsigned(tmp_82_fu_2627_p1),to_integer(unsigned('0' & tmp_87_cast_fu_2647_p1(31-1 downto 0)))));
    tmp_86_cast_fu_2637_p1 <= std_logic_vector(resize(unsigned(tmp_83_fu_2630_p3),9));
    tmp_86_fu_2657_p2 <= (signal1_tempCoordinates_2 or tmp_85_fu_2651_p2);
        tmp_87_cast_fu_2647_p1 <= std_logic_vector(resize(signed(tmp_84_fu_2641_p2),32));

    tmp_88_fu_1709_p2 <= "1" when (signal1_gnss_state_V = ap_const_lv6_3B) else "0";
    tmp_89_fu_1715_p2 <= "1" when (signal1_next_out_byte_V = signal1_ck_b_V_loc_1_phi_fu_338_p6) else "0";
    tmp_90_fu_934_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_0) else "0";
    tmp_91_fu_953_p2 <= "1" when (signal2_uart_state_V = ap_const_lv4_1) else "0";
    tmp_92_fu_1131_p2 <= "1" when (signal2_count_V = ap_const_lv16_37DC) else "0";
    tmp_93_fu_763_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_C) else "0";
    tmp_98_fu_1095_p2 <= "1" when (unsigned(signal2_uart_state_V) > unsigned(ap_const_lv4_9)) else "0";
    tmp_99_fu_1101_p2 <= "1" when (unsigned(signal2_uart_state_V) < unsigned(ap_const_lv4_D)) else "0";
    tmp_9_fu_869_p2 <= "1" when (unsigned(signal1_uart_state_V) > unsigned(ap_const_lv4_9)) else "0";
    tmp_fu_708_p2 <= "1" when (signal1_uart_state_V = ap_const_lv4_0) else "0";
    tmp_i_i_10_fu_2796_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(loc_V_fu_2752_p4));
        tmp_i_i_cast_fu_2802_p1 <= std_logic_vector(resize(signed(tmp_i_i_10_fu_2796_p2),12));

    tmp_i_i_fu_2774_p1 <= std_logic_vector(resize(unsigned(p_Result_1_fu_2766_p3),136));
    tmp_i_i_i1_fu_811_p2 <= (uart1_V xor signal1_previous_input_V);
    tmp_i_i_i2_cast6_fu_2778_p1 <= std_logic_vector(resize(unsigned(loc_V_fu_2752_p4),12));
    tmp_i_i_i_fu_1037_p2 <= (uart2_V xor signal2_previous_input_V);
    uart1_V_read_read_fu_240_p2 <= uart1_V;
    uart2_V_read_read_fu_246_p2 <= uart2_V;
end behav;
