{
  "$schema": "https://json-schema.org/draft/2020-12/schema",
  "$id": "https://vyges.com/schema/v1/vyges-metadata.schema.json",
  "title": "Vyges IP Metadata",
  "description": "Metadata manifest for reusable silicon IP blocks in the Vyges ecosystem.",
  "x-version": "1.0.0",
  "contact": {
    "name": "Vyges Community",
    "url": "https://github.com/vyges/vyges-metadata-spec",
    "email": "https://github.com/vyges/vyges-metadata-spec/issues"
  },
  "x-author": "Shivaram Mysore",
  "x-company": "Vyges Inc.",
  "x-copyright": "Copyright Â© 2025 Vyges Inc. All rights reserved.",
  "x-documentation": "https://github.com/vyges/vyges-metadata-spec",
  "x-support": "https://github.com/vyges/vyges-metadata-spec/issues",
  "x-api-version": "v1",
  "x-case-convention": {
    "parameters": "camelCase",
    "enums": "SCREAMING_SNAKE_CASE",
    "endpoints": "kebab-case"
  },
  "type": "object",
  "required": ["name", "x-version", "version", "license", "interfaces", "template", "target", "design_type", "maturity"],
  "properties": {
    "target": {
      "type": "array",
      "description": "Target platforms this IP supports",
      "items": {
        "type": "string",
        "enum": ["asic", "fpga"]
      },
      "minItems": 1,
      "examples": [["asic"], ["fpga"], ["asic", "fpga"]]
    },
    "design_type": {
      "type": "array",
      "description": "Design types this IP supports",
      "items": {
        "type": "string",
        "enum": ["digital", "analog", "mixed-signal", "hard-ip"]
      },
      "minItems": 1,
      "examples": [["digital"], ["analog"], ["mixed-signal"], ["digital", "analog"]]
    },
    "name": {
      "type": "string",
      "description": "Unique package name, typically in the format 'namespace/ip-name'",
      "examples": ["vyges/spi-controller", "acme/pcie-phy", "openhw/cva6"]
    },
    "x-version": {
      "type": "string",
      "description": "Schema version for tracking purposes - indicates which version of the Vyges Metadata Schema this metadata file conforms to. This should be the same across all metadata files using the same schema version.",
      "examples": ["1.0.0", "2.0.0"]
    },
    "version": {
      "type": "string",
      "description": "Semantic version of this IP block (e.g. 1.2.3). This is the version of the actual IP block being described and is used for dependency resolution, downloading specific versions, and release management. Each IP block has its own independent version.",
      "examples": ["1.0.0", "2.1.3", "0.5.0"]
    },
    "created": {
      "type": "string",
      "format": "date-time",
      "description": "ISO 8601 timestamp when this IP was first created",
      "examples": ["2024-01-15T10:30:00Z", "2023-12-01T09:15:00Z"]
    },
    "updated": {
      "type": "string",
      "format": "date-time",
      "description": "ISO 8601 timestamp when this IP was last updated",
      "examples": ["2024-01-20T14:45:00Z", "2024-01-15T16:20:00Z"]
    },
    "description": {
      "type": "string",
      "description": "Short description of what the IP block does",
      "examples": ["SPI master controller with configurable clock divider", "High-speed PCIe Gen4 PHY with encrypted RTL payload"]
    },
    "license": {
      "type": "string",
      "description": "SPDX-compatible license identifier (e.g., Apache-2.0, MIT, CERN-OHL-S)",
      "examples": ["Apache-2.0", "MIT", "CERN-OHL-S", "GPL-3.0", "Proprietary"]
    },
    "maturity": {
      "type": "string",
      "enum": ["prototype", "alpha", "beta", "production", "deprecated"],
      "description": "Indicates readiness or lifecycle state of the IP",
      "examples": ["production", "beta", "prototype"]
    },
    "automation": {
      "type": "object",
      "description": "Automation requirements and capabilities",
      "properties": {
        "minimal_required": {
          "type": "array",
          "items": {
            "type": "string",
            "enum": ["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"]
          },
          "description": "Minimum fields required for basic automation",
          "examples": [["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"]]
        },
        "recommended_for_automation": {
          "type": "array",
          "items": {
            "type": "string",
            "enum": ["parameters", "dependencies", "toolRequirements", "performance", "reliability", "packaging", "commercial", "community", "security"]
          },
          "description": "Recommended fields for enhanced automation",
          "examples": [["parameters", "dependencies", "toolRequirements", "performance", "reliability", "packaging", "community", "security"]]
        },
        "automation_level": {
          "type": "string",
          "enum": ["basic", "enhanced", "full"],
          "description": "Level of automation support this IP provides",
          "default": "basic",
          "examples": ["basic", "enhanced", "full"]
        },
        "blocking_issues": {
          "type": "array",
          "items": { "type": "string" },
          "description": "Issues that prevent automation (e.g., missing source, encrypted IP)",
          "examples": [["encrypted_ip", "requires_nda"], ["missing_source"], []]
        },
        "security_policy": {
          "type": "object",
          "description": "Project-wide security policy for automation",
          "properties": {
            "min_security_level": {
              "type": "string",
              "enum": ["low", "medium", "high", "critical"],
              "description": "Minimum security level required for all IPs in this project",
              "examples": ["medium", "high", "critical"]
            },
            "require_assertions": {
              "type": "boolean",
              "description": "Whether security assertions are required for all IPs",
              "default": false,
              "examples": [true, false]
            },
            "require_secure_testbench": {
              "type": "boolean",
              "description": "Whether secure testbench generation is required",
              "default": false,
              "examples": [true, false]
            },
            "require_formal_verification": {
              "type": "boolean",
              "description": "Whether formal verification is required for security properties",
              "default": false,
              "examples": [true, false]
            },
            "tag_high_risk_ips": {
              "type": "boolean",
              "description": "Whether to automatically tag high-risk IPs",
              "default": true,
              "examples": [true, false]
            },
            "enforced_standards": {
              "type": "array",
              "items": { "type": "string" },
              "description": "Security standards that must be enforced",
              "examples": [
                ["iso_26262", "iec_61508"],
                ["fips_140", "nist_sp_800"]
              ]
            },
            "automated_checks": {
              "type": "array",
              "items": { "type": "string" },
              "description": "Automated security checks to run",
              "examples": [
                ["assertion_coverage", "fuzzing_tests", "formal_verification"],
                ["side_channel_analysis", "threat_modeling", "compliance_check"]
              ]
            }
          },
          "examples": [
            {
              "min_security_level": "medium",
              "require_assertions": true,
              "require_secure_testbench": true,
              "tag_high_risk_ips": true,
              "enforced_standards": ["iso_26262"],
              "automated_checks": ["assertion_coverage", "fuzzing_tests"]
            },
            {
              "min_security_level": "critical",
              "require_assertions": true,
              "require_secure_testbench": true,
              "require_formal_verification": true,
              "tag_high_risk_ips": true,
              "enforced_standards": ["fips_140", "nist_sp_800"],
              "automated_checks": ["assertion_coverage", "fuzzing_tests", "formal_verification", "side_channel_analysis"]
            }
          ]
        }
      },
      "examples": [
        {
          "automation_level": "enhanced",
          "minimal_required": ["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"],
          "recommended_for_automation": ["parameters", "dependencies", "toolRequirements", "performance", "reliability", "packaging", "community", "security"],
          "security_policy": {
            "min_security_level": "medium",
            "require_assertions": true,
            "require_secure_testbench": true,
            "tag_high_risk_ips": true,
            "enforced_standards": ["iso_26262"],
            "automated_checks": ["assertion_coverage", "fuzzing_tests"]
          }
        },
        {
          "automation_level": "basic",
          "minimal_required": ["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"],
          "recommended_for_automation": ["commercial", "compliance", "security"],
          "blocking_issues": ["encrypted_ip", "requires_nda"]
        }
      ]
    },
    "maintainers": {
      "type": "array",
      "description": "List of maintainers responsible for this IP block",
      "items": {
        "type": "object",
        "properties": {
          "name": { 
            "type": "string",
            "description": "Full name of the maintainer",
            "examples": ["Shivaram Mysore", "John Doe", "Jane Smith"]
          },
          "email": { 
            "type": "string", 
            "format": "email",
            "description": "Contact email address",
            "examples": ["shivaram@vyges.com", "john.doe@acme.com"]
          },
          "github": { 
            "type": "string",
            "description": "GitHub username for collaboration",
            "examples": ["smysore", "johndoe", "janesmith"]
          }
        },
        "required": ["name"]
      },
      "examples": [
        [
          {
            "name": "Shivaram Mysore",
            "email": "shivaram@vyges.com",
            "github": "smysore"
          }
        ],
        [
          {
            "name": "John Doe",
            "email": "john.doe@acme.com",
            "github": "johndoe"
          },
          {
            "name": "Jane Smith",
            "github": "janesmith"
          }
        ]
      ]
    },
    "branding": {
      "type": "object",
      "description": "Optional branding metadata for provider attribution.",
      "properties": {
        "provider": {
          "type": "string",
          "description": "Name of the company, organization, or individual maintaining the IP.",
          "examples": ["Vyges Inc.", "Acme Semiconductor", "OpenHW Group"]
        },
        "logo": {
          "type": "string",
          "format": "uri",
          "description": "URL to a logo image (SVG or PNG preferred).",
          "examples": ["https://vyges.com/images/logo.svg", "https://acme.com/logo.png"]
        },
        "website": {
          "type": "string",
          "format": "uri",
          "description": "Link to the official IP page or provider's site.",
          "examples": ["https://vyges.com", "https://acme.com/ip/pcie-phy"]
        },
        "usage": {
          "type": "string",
          "description": "Optional note describing how branding may be used (e.g., attribution only).",
          "examples": ["Attribution only", "Logo may be used in documentation", "Contact for commercial use"]
        }
      },
      "required": ["provider"],
      "additionalProperties": false,
      "examples": [
        {
          "provider": "Vyges Inc.",
          "logo": "https://vyges.com/images/logo.svg",
          "website": "https://vyges.com",
          "usage": "Attribution only"
        },
        {
          "provider": "Acme Semiconductor",
          "website": "https://acme.com/ip/pcie-phy",
          "usage": "Contact for commercial use"
        }
      ]
    },
    "template": {
      "type": "string",
      "pattern": "^[a-zA-Z0-9._-]+@[0-9]+\\.[0-9]+\\.[0-9]+$",
      "minLength": 3,
      "description": "Name and version of the template used (e.g., vyges-ip-template@1.0.0)",
      "examples": ["vyges-ip-template@1.0.0"]
    },
    "meta": {
      "type": "object",
      "description": "Additional metadata for future extensibility",
      "properties": {
        "template": {
          "type": "object",
          "description": "Template-related metadata",
          "properties": {
            "generator": {
              "type": "string",
              "description": "Tool or service that generated this IP from the template",
              "examples": ["vyges-cli", "cookiecutter", "github-template"]
            },
            "init_tool": {
              "type": "string",
              "description": "Initialization tool used (e.g., vyges-cli, cookiecutter)",
              "examples": ["vyges-cli", "cookiecutter", "yo"]
            },
            "template_version": {
              "type": "string",
              "description": "Version of the template when this IP was generated",
              "examples": ["1.0.0", "2.1.0"]
            },
            "generated_at": {
              "type": "string",
              "format": "date-time",
              "description": "ISO 8601 timestamp when this IP was generated from the template",
              "examples": ["2024-01-15T10:30:00Z", "2023-12-01T09:15:00Z"]
            }
          },
          "examples": [
            {
              "generator": "vyges-cli",
              "init_tool": "vyges-cli",
              "template_version": "1.0.0",
              "generated_at": "2024-01-15T10:30:00Z"
            }
          ]
        },
        "generated_by": {
          "type": "string",
          "description": "Tool or service that created this metadata file",
          "examples": ["vyges-cli", "manual", "github-action"]
        },
        "schema": {
          "type": "object",
          "description": "Schema version and compatibility information",
          "properties": {
            "version": {
              "type": "string",
              "description": "Version of the vyges-metadata schema used",
              "pattern": "^[0-9]+\\.[0-9]+\\.[0-9]+$",
              "examples": ["1.0.0", "0.1.0"]
            },
            "compatible_versions": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of compatible schema versions",
              "examples": [["1.0.0", "1.1.0"], ["0.1.0", "0.2.0"]]
            },
            "generated_with": {
              "type": "string",
              "description": "Tool that generated this metadata file",
              "examples": ["vyges-cli", "json-schema-generator"]
            }
          },
          "required": ["version"],
          "examples": [
            {
              "version": "1.0.0",
              "compatible_versions": ["1.0.0", "1.1.0"],
              "generated_with": "vyges-cli"
            }
          ]
        }
      },
      "additionalProperties": true,
      "examples": [
        {
          "template": {
            "generator": "vyges-cli",
            "init_tool": "vyges-cli",
            "template_version": "1.0.0",
            "generated_at": "2024-01-15T10:30:00Z"
          },
          "generated_by": "vyges-cli",
          "schema": {
            "version": "1.0.0",
            "compatible_versions": ["1.0.0", "1.1.0"],
            "generated_with": "vyges-cli"
          }
        }
      ]
    },
    "source": {
      "type": "object",
      "description": "Source code location and versioning information",
      "properties": {
        "type": {
          "type": "string",
          "enum": ["git", "archive"],
          "description": "Type of source reference",
          "examples": ["git", "archive"]
        },
        "url": { 
          "type": "string", 
          "format": "uri",
          "description": "URL to the source repository or archive",
          "examples": ["https://github.com/vyges/spi-controller", "https://github.com/acme/pcie-phy-encrypted"]
        },
        "commit": { 
          "type": "string",
          "description": "Git commit hash or version identifier",
          "examples": ["a1b2c3d", "main", "v1.0.0"]
        },
        "hash": { 
          "type": "string", 
          "description": "SHA256 for archive-based sources",
          "examples": ["sha256:abc123...", "sha256:def456..."]
        },
        "private": {
          "type": "boolean",
          "description": "Whether the repository is private or contains proprietary content",
          "examples": [false, true]
        },
        "containsEncryptedPayload": {
          "type": "boolean",
          "description": "Whether the repository contains encrypted or proprietary IP",
          "examples": [false, true]
        },
        "indexing": {
          "type": "boolean",
          "description": "Whether Vyges should index the repository contents",
          "default": true,
          "examples": [true, false]
        }
      },
      "required": ["type", "url"],
      "examples": [
        {
          "type": "git",
          "url": "https://github.com/vyges/spi-controller",
          "commit": "a1b2c3d",
          "private": false,
          "containsEncryptedPayload": false,
          "indexing": true
        },
        {
          "type": "git",
          "url": "https://github.com/acme/pcie-phy-encrypted",
          "private": true,
          "containsEncryptedPayload": true,
          "indexing": false
        }
      ]
    },
    "sourceFiles": {
      "type": "array",
      "description": "List of source RTL files constituting the IP block.",
      "items": {
        "type": "object",
        "required": ["path", "type", "owner", "version", "license"],
        "properties": {
          "path": { "type": "string", "description": "Relative path to the file." },
          "type": { "type": "string", "enum": ["rtl", "testbench", "constraint", "doc", "header"], "description": "File category." },
          "owner": { "type": "string", "description": "Maintainer or owner of this file." },
          "version": { "type": "string", "description": "Version or commit identifier of the file." },
          "license": { "type": "string", "description": "SPDX license identifier for this file." },
          "vendor": {
            "type": "object",
            "description": "Vendor information for the IP",
            "properties": {
              "name": {
                "type": "string",
                "description": "Name of the vendor or organization"
              },
              "docs": {
                "type": "array",
                "description": "Documentation links from vendor.",
                "items": {
                  "type": "object",
                  "properties": {
                    "title": { "type": "string" },
                    "url": { "type": "string", "format": "uri" },
                    "type": { "type": "string", "enum": ["datasheet","user_guide","api_ref","app_note","reference_manual","integration_guide","other"] }
                  },
                  "required": ["title", "url"]
                }
              },
              "contact": {
                "type": "object",
                "description": "Contact information for vendor support",
                "properties": {
                  "email": {
                    "type": "string",
                    "format": "email",
                    "description": "Primary support email address"
                  },
                  "url": {
                    "type": "string",
                    "format": "uri",
                    "description": "Support page or contact form URL"
                  },
                  "phone": {
                    "type": "string",
                    "description": "Support phone number (optional)"
                  }
                },
                "anyOf": [
                  {"required": ["email"]},
                  {"required": ["url"]}
                ]
              }
            },
            "required": ["name"]
          },
          "block": { 
            "type": "string", 
            "description": "Logical block name or namespace this file belongs to. Used for organization and to avoid naming conflicts between different functional blocks within the same IP.",
            "examples": ["spi_core", "uart_interface", "memory_controller", "clock_gen", "reset_logic"]
          }
        }
      },
      "examples": [
        {
          "path": "rtl/spi_controller.sv",
          "type": "rtl",
          "owner": "vyges-team",
          "version": "1.0.0",
          "license": "Apache-2.0",
          "block": "spi_core"
        },
        {
          "path": "rtl/third_party/uart_core.v",
          "type": "rtl",
          "owner": "acme-corp",
          "version": "2.1.0",
          "license": "MIT",
          "vendor": {
            "name": "ACME Corporation",
            "docs": [
              {
                "title": "UART Core Datasheet",
                "url": "https://acme.com/docs/uart-core-datasheet.pdf",
                "type": "datasheet"
              },
              {
                "title": "UART Core User Guide",
                "url": "https://acme.com/docs/uart-core-user-guide.pdf",
                "type": "user_guide"
              }
            ],
            "contact": {
              "email": "support@acme.com",
              "url": "https://acme.com/support"
            }
          },
          "block": "uart_interface"
        },
        {
          "path": "tb/spi_controller_tb.sv",
          "type": "testbench",
          "owner": "vyges-team",
          "version": "1.0.0",
          "license": "Apache-2.0",
          "block": "spi_test"
        },
        {
          "path": "rtl/third_party/memory_controller.v",
          "type": "rtl",
          "owner": "memory-tech-inc",
          "version": "3.2.1",
          "license": "Proprietary",
          "vendor": {
            "name": "Example Memory Technology Inc.",
            "docs": [
              {
                "title": "Memory Controller Reference Manual",
                "url": "https://example.com/docs/mc-ref-manual.pdf",
                "type": "reference_manual"
              },
              {
                "title": "Integration Guide for SoC Design",
                "url": "https://example.com/docs/mc-integration-guide.pdf",
                "type": "integration_guide"
              }
            ],
            "contact": {
              "email": "tech-support@example.com",
              "url": "https://example.com/support",
              "phone": "+1-555-0123"
            }
          },
          "block": "memory_interface"
        }
      ]
    },
    "interfaces": {
      "type": "array",
      "description": "One or more external interfaces this IP exposes",
      "items": {
        "type": "object",
        "required": ["type"],
        "properties": {
          "type": {
            "type": "string",
            "enum": ["bus", "io", "interrupt", "clock", "reset", "chiplet"],
            "description": "Interface type category",
            "examples": ["bus", "io", "interrupt", "chiplet"]
          },
          "direction": {
            "type": "string",
            "enum": ["input", "output", "inout"],
            "description": "Signal direction: input (to IP), output (from IP), or inout (bidirectional)",
            "examples": ["input", "output", "inout"]
          },
          "protocol": {
            "type": "string",
            "description": "Bus protocol name, e.g. AXI4-Lite, APB, TileLink",
            "examples": ["APB", "AXI4-Lite", "TileLink", "SPI", "I2C"]
          },
          "width": { 
            "type": "integer",
            "description": "Interface width in bits (for bus interfaces)",
            "examples": [32, 64, 128, 8]
          },
          "signals": {
            "type": "array",
            "description": "List of signals in this interface",
            "items": {
              "type": "object",
              "required": ["name", "direction"],
              "properties": {
                "name": {
                  "type": "string",
                  "description": "Signal name as it appears in the RTL",
                  "examples": ["PCLK", "PRESETn", "PADDR", "PWDATA", "PRDATA"]
                },
                "direction": {
                  "type": "string",
                  "enum": ["input", "output", "inout"],
                  "description": "Signal direction relative to the IP block",
                  "examples": ["input", "output", "inout"]
                },
                "width": {
                  "type": "integer",
                  "minimum": 1,
                  "description": "Signal width in bits (1 for single-bit signals)",
                  "examples": [1, 8, 32, 64]
                },
                "type": {
                  "type": "string",
                  "enum": ["data", "control", "clock", "reset", "interrupt", "status"],
                  "description": "Signal category for better understanding",
                  "examples": ["clock", "reset", "data", "control"]
                },
                "description": {
                  "type": "string",
                  "description": "Human-readable description of the signal's purpose",
                  "examples": ["APB clock signal", "APB reset signal", "APB address bus"]
                },
                "active_level": {
                  "type": "string",
                  "enum": ["high", "low"],
                  "description": "Active level for control signals (e.g., reset, enable)",
                  "examples": ["high", "low"]
                }
              },
              "examples": [
                {
                  "name": "PCLK",
                  "direction": "input",
                  "type": "clock",
                  "description": "APB clock signal"
                },
                {
                  "name": "PRESETn",
                  "direction": "input",
                  "type": "reset",
                  "active_level": "low",
                  "description": "APB reset signal"
                }
              ]
            }
          }
        }
      },
      "examples": [
        [
          {
            "type": "bus",
            "direction": "input",
            "protocol": "APB",
            "width": 32,
            "signals": [
              {
                "name": "PCLK",
                "direction": "input",
                "type": "clock",
                "description": "APB clock signal"
              },
              {
                "name": "PRESETn",
                "direction": "input",
                "type": "reset",
                "active_level": "low",
                "description": "APB reset signal"
              }
            ]
          }
        ],
        [
          {
            "type": "chiplet",
            "direction": "inout",
            "protocol": "UCIe",
            "width": 64,
            "signals": [
              {
                "name": "ucie_clk",
                "direction": "input",
                "type": "clock",
                "description": "UCIe clock signal"
              },
              {
                "name": "ucie_rst_n",
                "direction": "input",
                "type": "reset",
                "active_level": "low",
                "description": "UCIe reset signal"
              },
              {
                "name": "ucie_tx_data",
                "direction": "output",
                "type": "data",
                "width": 64,
                "description": "UCIe transmit data"
              },
              {
                "name": "ucie_rx_data",
                "direction": "input",
                "type": "data",
                "width": 64,
                "description": "UCIe receive data"
              }
            ]
          }
        ]
      ]
    },
    "parameters": {
      "type": "array",
      "description": "Parameterizable configuration fields",
      "items": {
        "type": "object",
        "required": ["name", "type"],
        "properties": {
          "name": { 
            "type": "string",
            "description": "Parameter name as used in the RTL",
            "examples": ["CLOCK_DIV", "DATA_WIDTH", "ENABLE_FEATURE", "FREQUENCY_MHZ"]
          },
          "type": { 
            "type": "string", 
            "enum": ["int", "bool", "string", "real"],
            "description": "Parameter data type",
            "examples": ["int", "bool", "string", "real"]
          },
          "default": {
            "description": "Default value for the parameter",
            "examples": [8, true, "default_value", 100.5]
          },
          "description": { 
            "type": "string",
            "description": "Human-readable description of the parameter's purpose",
            "examples": ["Clock divider for SPI clock generation", "Enable advanced features", "Target frequency in MHz"]
          },
          "range": {
            "type": "object",
            "properties": {
              "min": { "description": "Minimum allowed value", "examples": [2, 0, 1.0] },
              "max": { "description": "Maximum allowed value", "examples": [256, 100, 1000.0] },
              "step": { "description": "Step size for numeric parameters", "examples": [1, 0.1, 10] }
            },
            "description": "Valid range for the parameter",
            "examples": [
              { "min": 2, "max": 256, "step": 1 },
              { "min": 0, "max": 100 },
              { "min": 1.0, "max": 1000.0, "step": 0.1 }
            ]
          },
          "units": {
            "type": "string",
            "description": "Units for the parameter (e.g., MHz, bits, cycles)",
            "examples": ["cycles", "bits", "MHz", "ns", "bytes"]
          },
          "required": {
            "type": "boolean",
            "description": "Whether this parameter is required",
            "default": false,
            "examples": [true, false]
          }
        },
        "examples": [
          {
            "name": "CLOCK_DIV",
            "type": "int",
            "default": 8,
            "description": "Clock divider for SPI clock generation",
            "range": { "min": 2, "max": 256 },
            "units": "cycles",
            "required": false
          },
          {
            "name": "DATA_WIDTH",
            "type": "int",
            "default": 8,
            "description": "Data width for SPI transactions",
            "range": { "min": 1, "max": 32 },
            "units": "bits",
            "required": true
          }
        ]
      },
      "examples": [
        [
          {
            "name": "CLOCK_DIV",
            "type": "int",
            "default": 8,
            "description": "Clock divider for SPI clock generation",
            "range": { "min": 2, "max": 256 },
            "units": "cycles",
            "required": false
          },
          {
            "name": "DATA_WIDTH",
            "type": "int",
            "default": 8,
            "description": "Data width for SPI transactions",
            "range": { "min": 1, "max": 32 },
            "units": "bits",
            "required": true
          }
        ]
      ]
    },
    "verification": {
      "type": "object",
      "description": "Legacy verification metadata (use 'test' and 'flows' sections instead)",
      "properties": {
        "testbenches": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of testbench files or frameworks",
          "examples": [["test_spi_controller.py", "test_apb_interface.py"], ["tb_spi.v"]]
        },
        "framework": {
          "type": "string",
          "description": "Test framework used (e.g., cocotb, UVM)",
          "examples": ["cocotb", "UVM", "SystemVerilog", "VUnit"]
        },
        "coverage": {
          "type": "object",
          "description": "Code coverage metrics",
          "properties": {
            "lines": { 
              "type": "number", 
              "minimum": 0, 
              "maximum": 100,
              "description": "Line coverage percentage",
              "examples": [95, 88, 100]
            },
            "branches": { 
              "type": "number", 
              "minimum": 0, 
              "maximum": 100,
              "description": "Branch coverage percentage",
              "examples": [88, 92, 100]
            }
          },
          "examples": [
            { "lines": 95, "branches": 88 },
            { "lines": 100, "branches": 100 }
          ]
        },
        "formal": {
          "type": "object",
          "description": "Formal verification results",
          "properties": {
            "tools": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of formal verification tools used",
              "examples": [["yosys-smtbmc", "sby"], ["jtag", "symbiyosys"]]
            },
            "status": {
              "type": "string",
              "enum": ["passed", "partial", "failed", "untested"],
              "description": "Formal verification status",
              "examples": ["passed", "partial", "untested"]
            }
          },
          "examples": [
            {
              "tools": ["yosys-smtbmc", "sby"],
              "status": "passed"
            },
            {
              "tools": ["jtag"],
              "status": "partial"
            }
          ]
        }
      },
      "examples": [
        {
          "testbenches": ["test_spi_controller.py"],
          "framework": "cocotb",
          "coverage": { "lines": 95, "branches": 88 },
          "formal": {
            "tools": ["yosys-smtbmc"],
            "status": "passed"
          }
        }
      ]
    },
    "test": {
      "type": "object",
      "description": "Testing and verification status information",
      "properties": {
        "coverage": {
          "type": "boolean",
          "description": "Whether code coverage is enabled for this IP",
          "examples": [true, false]
        },
        "testbenches": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of testbench frameworks used (e.g., cocotb, UVM, SystemVerilog)",
          "examples": [["cocotb"], ["UVM", "SystemVerilog"], ["VUnit"]]
        },
        "simulators": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of simulators used for testing (e.g., verilator, iverilog, ModelSim)",
          "examples": [["verilator"], ["iverilog", "ModelSim"], ["VCS", "Xcelium"]]
        },
        "status": {
          "type": "string",
          "enum": ["passing", "failing", "partial", "untested"],
          "description": "Overall test status",
          "examples": ["passing", "partial", "untested"]
        }
      },
      "required": ["status"],
      "examples": [
        {
          "coverage": true,
          "testbenches": ["cocotb"],
          "simulators": ["verilator"],
          "status": "passing"
        },
        {
          "testbenches": ["UVM"],
          "simulators": ["VCS"],
          "status": "partial"
        }
      ]
    },
    "flows": {
      "type": "object",
      "description": "Design flow verification status for different tools and processes",
      "properties": {
        "verilator": {
          "type": "object",
          "properties": {
            "status": {
              "type": "string",
              "enum": ["verified", "partial", "failed", "untested"],
              "description": "Verilator simulation and linting status",
              "examples": ["verified", "partial", "untested"]
            }
          },
          "required": ["status"],
          "examples": [
            { "status": "verified" },
            { "status": "partial" }
          ]
        },
        "openlane": {
          "type": "object",
          "properties": {
            "pdks": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of PDKs tested with OpenLane (e.g., sky130B, gf180mcuC, ihp-sg13g2)",
              "examples": [["sky130B", "gf180mcuC"], ["sky130B"], ["ihp-sg13g2"]]
            },
            "status": {
              "type": "string",
              "enum": ["tested", "partial", "failed", "untested"],
              "description": "OpenLane synthesis and place-and-route status",
              "examples": ["tested", "partial", "untested"]
            }
          },
          "required": ["status"],
          "examples": [
            {
              "pdks": ["sky130B", "gf180mcuC", "ihp-sg13g2"],
              "status": "tested"
            },
            {
              "pdks": ["sky130B"],
              "status": "partial"
            }
          ]
        },
        "vivado": {
          "type": "object",
          "properties": {
            "status": {
              "type": "string",
              "enum": ["verified", "partial", "failed", "untested"],
              "description": "Xilinx Vivado synthesis and implementation status",
              "examples": ["verified", "partial", "untested"]
            }
          },
          "required": ["status"],
          "examples": [
            { "status": "verified" },
            { "status": "partial" }
          ]
        }
      },
      "examples": [
        {
          "verilator": { "status": "verified" },
          "openlane": { 
            "pdks": ["sky130B", "gf180mcuC", "ihp-sg13g2"],
            "status": "tested"
          },
          "vivado": { "status": "verified" }
        },
        {
          "verilator": { "status": "partial" },
          "openlane": { 
            "pdks": ["sky130B"],
            "status": "partial"
          }
        }
      ]
    },
    "tools": {
      "type": "object",
      "description": "Comprehensive tool categorization for different design flows and security testing",
      "properties": {
        "asic": {
          "type": "object",
          "description": "ASIC design and verification tools",
          "properties": {
            "open_source": {
              "type": "object",
              "description": "Open-source ASIC tools",
              "properties": {
                "synthesis": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source synthesis tools",
                  "examples": [["yosys", "abc"], ["yosys"]]
                },
                "place_route": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source place and route tools",
                  "examples": [["openroad", "tritonroute"], ["openroad"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source verification tools",
                  "examples": [["verilator", "iverilog"], ["verilator"]]
                },
                "formal": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source formal verification tools",
                  "examples": [["yosys-smtbmc", "sby", "symbiyosys"], ["yosys-smtbmc"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source security testing tools",
                  "examples": [["custom_python", "numpy", "scipy"], ["chipwhisperer"]]
                },
                "layout": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source layout tools",
                  "examples": [["magic", "klayout"], ["magic"]]
                },
                "drc_lvs": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source DRC/LVS tools",
                  "examples": [["magic", "netgen"], ["magic"]]
                }
              }
            },
            "commercial": {
              "type": "object",
              "description": "Commercial ASIC tools",
              "properties": {
                "synthesis": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial synthesis tools",
                  "examples": [["design_compiler", "synplify"], ["design_compiler"]]
                },
                "place_route": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial place and route tools",
                  "examples": [["ic_compiler", "innovus"], ["ic_compiler"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial verification tools",
                  "examples": [["vcs", "xcelium", "questa"], ["vcs"]]
                },
                "formal": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial formal verification tools",
                  "examples": [["onespin", "jasper", "vc_formal"], ["onespin"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial security testing tools",
                  "examples": [["secure_ic", "rambus_dpa"], ["secure_ic"]]
                },
                "layout": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial layout tools",
                  "examples": [["virtuoso", "laker"], ["virtuoso"]]
                },
                "drc_lvs": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial DRC/LVS tools",
                  "examples": [["calibre", "hercules"], ["calibre"]]
                }
              }
            }
          }
        },
        "fpga": {
          "type": "object",
          "description": "FPGA design and verification tools",
          "properties": {
            "open_source": {
              "type": "object",
              "description": "Open-source FPGA tools",
              "properties": {
                "synthesis": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source FPGA synthesis tools",
                  "examples": [["yosys", "nextpnr"], ["yosys"]]
                },
                "place_route": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source FPGA place and route tools",
                  "examples": [["nextpnr", "vpr"], ["nextpnr"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source FPGA verification tools",
                  "examples": [["verilator", "iverilog"], ["verilator"]]
                },
                "formal": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source FPGA formal verification tools",
                  "examples": [["yosys-smtbmc", "sby"], ["yosys-smtbmc"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source FPGA security testing tools",
                  "examples": [["custom_python", "numpy"], ["chipwhisperer"]]
                },
                "programming": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source FPGA programming tools",
                  "examples": [["openfpgaloader", "fujprog"], ["openfpgaloader"]]
                }
              }
            },
            "commercial": {
              "type": "object",
              "description": "Commercial FPGA tools",
              "properties": {
                "synthesis": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial FPGA synthesis tools",
                  "examples": [["vivado", "quartus"], ["vivado"]]
                },
                "place_route": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial FPGA place and route tools",
                  "examples": [["vivado", "quartus"], ["vivado"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial FPGA verification tools",
                  "examples": [["modelsim", "questa"], ["modelsim"]]
                },
                "formal": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial FPGA formal verification tools",
                  "examples": [["questa_formal", "jasper"], ["questa_formal"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial FPGA security testing tools",
                  "examples": [["secure_ic", "rohde_schwarz"], ["secure_ic"]]
                },
                "programming": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial FPGA programming tools",
                  "examples": [["vivado", "quartus"], ["vivado"]]
                }
              }
            }
          }
        },
        "chiplet": {
          "type": "object",
          "description": "Chiplet design and verification tools",
          "properties": {
            "open_source": {
              "type": "object",
              "description": "Open-source chiplet tools",
              "properties": {
                "design": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source chiplet design tools",
                  "examples": [["yosys", "openroad"], ["yosys"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source chiplet verification tools",
                  "examples": [["verilator", "cocotb"], ["verilator"]]
                },
                "formal": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source chiplet formal verification tools",
                  "examples": [["yosys-smtbmc", "sby"], ["yosys-smtbmc"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source chiplet security testing tools",
                  "examples": [["custom_python", "numpy"], ["chipwhisperer"]]
                },
                "integration": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source chiplet integration tools",
                  "examples": [["openroad", "magic"], ["openroad"]]
                }
              }
            },
            "commercial": {
              "type": "object",
              "description": "Commercial chiplet tools",
              "properties": {
                "design": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial chiplet design tools",
                  "examples": [["innovus", "virtuoso"], ["innovus"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial chiplet verification tools",
                  "examples": [["vcs", "questa"], ["vcs"]]
                },
                "formal": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial chiplet formal verification tools",
                  "examples": [["onespin", "jasper"], ["onespin"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial chiplet security testing tools",
                  "examples": [["secure_ic", "rambus_dpa"], ["secure_ic"]]
                },
                "integration": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial chiplet integration tools",
                  "examples": [["innovus", "virtuoso"], ["innovus"]]
                }
              }
            }
          }
        },
        "analog": {
          "type": "object",
          "description": "Analog design and verification tools",
          "properties": {
            "open_source": {
              "type": "object",
              "description": "Open-source analog tools",
              "properties": {
                "schematic": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source schematic capture tools",
                  "examples": [["xschem", "kicad"], ["xschem"]]
                },
                "simulation": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source analog simulation tools",
                  "examples": [["ngspice", "xyce"], ["ngspice"]]
                },
                "layout": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source analog layout tools",
                  "examples": [["magic", "klayout"], ["magic"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source analog verification tools",
                  "examples": [["ngspice", "custom_python"], ["ngspice"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source analog security testing tools",
                  "examples": [["custom_python", "numpy"], ["chipwhisperer"]]
                }
              }
            },
            "commercial": {
              "type": "object",
              "description": "Commercial analog tools",
              "properties": {
                "schematic": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial schematic capture tools",
                  "examples": [["virtuoso", "composer"], ["virtuoso"]]
                },
                "simulation": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial analog simulation tools",
                  "examples": [["spectre", "hspice", "ams_designer"], ["spectre"]]
                },
                "layout": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial analog layout tools",
                  "examples": [["virtuoso", "laker"], ["virtuoso"]]
                },
                "verification": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial analog verification tools",
                  "examples": [["spectre", "ams_designer"], ["spectre"]]
                },
                "security": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial analog security testing tools",
                  "examples": [["secure_ic", "rohde_schwarz"], ["secure_ic"]]
                }
              }
            }
          }
        }
      },
      "examples": [
        {
          "asic": {
            "open_source": {
              "synthesis": ["yosys"],
              "place_route": ["openroad"],
              "verification": ["verilator"],
              "formal": ["yosys-smtbmc"],
              "security": ["custom_python", "numpy"],
              "layout": ["magic"],
              "drc_lvs": ["magic"]
            },
            "commercial": {
              "synthesis": [],
              "place_route": [],
              "verification": [],
              "formal": [],
              "security": [],
              "layout": [],
              "drc_lvs": []
            }
          },
          "fpga": {
            "open_source": {
              "synthesis": ["yosys"],
              "place_route": ["nextpnr"],
              "verification": ["verilator"],
              "formal": ["yosys-smtbmc"],
              "security": ["custom_python"],
              "programming": ["openfpgaloader"]
            },
            "commercial": {
              "synthesis": [],
              "place_route": [],
              "verification": [],
              "formal": [],
              "security": [],
              "programming": []
            }
          }
        }
      ]
    },
    "toolchain_support": {
      "type": "array",
      "items": { "type": "string" },
      "description": "List of EDA tools or simulators this IP has been tested with (legacy field)",
      "examples": [["verilator", "yosys"], ["VCS", "Design Compiler"], ["iverilog", "ModelSim"]]
    },
    "target_pdks": {
      "type": "array",
      "items": { "type": "string" },
      "description": "PDKs this IP has been validated against (e.g., sky130B, gf180mcuC, ihp-sg13g2)",
      "examples": [["sky130B", "gf180mcuC"], ["sky130B"], ["tsmc28", "gf12"]]
    },
    "integration": {
      "type": "object",
      "description": "Integration examples and wrappers",
      "properties": {
        "examples": {
          "type": "array",
          "description": "List of integration examples",
          "items": {
            "type": "object",
            "properties": {
              "target": { 
                "type": "string",
                "enum": ["simulation", "fpga", "asic"],
                "description": "Target platform for the example",
                "examples": ["simulation", "fpga", "asic"]
              },
              "wrapper": { 
                "type": "string",
                "description": "Path to wrapper file or module name",
                "examples": ["examples/spi_wrapper.v", "examples/fpga_wrapper.v", "spi_top"]
              },
              "tb": { 
                "type": "string",
                "description": "Path to testbench file",
                "examples": ["examples/spi_tb.v", "test/spi_integration_tb.py", "tb_spi.v"]
              }
            },
            "examples": [
              {
                "target": "simulation",
                "wrapper": "examples/spi_wrapper.v",
                "tb": "examples/spi_tb.v"
              },
              {
                "target": "fpga",
                "wrapper": "examples/fpga_wrapper.v",
                "tb": "test/spi_integration_tb.py"
              }
            ]
          }
        }
      },
      "examples": [
        {
          "examples": [
            {
              "target": "simulation",
              "wrapper": "examples/spi_wrapper.v",
              "tb": "examples/spi_tb.v"
            },
            {
              "target": "fpga",
              "wrapper": "examples/fpga_wrapper.v",
              "tb": "test/spi_integration_tb.py"
            }
          ]
        }
      ]
    },
    "trust_profile": {
      "type": "object",
      "description": "Security and trust indicators for the IP",
      "properties": {
        "reproducible_build": { 
          "type": "boolean",
          "description": "Whether the build is reproducible from source",
          "examples": [true, false]
        },
        "fuzzed": { 
          "type": "boolean",
          "description": "Whether the IP has been fuzz tested",
          "examples": [true, false]
        },
        "lint_clean": { 
          "type": "boolean",
          "description": "Whether the IP passes linting checks",
          "examples": [true, false]
        },
        "signed": { 
          "type": "boolean",
          "description": "Whether the IP is cryptographically signed",
          "examples": [true, false]
        }
      },
      "examples": [
        {
          "reproducible_build": true,
          "fuzzed": true,
          "lint_clean": true,
          "signed": false
        },
        {
          "reproducible_build": true,
          "lint_clean": true,
          "fuzzed": false,
          "signed": true
        }
      ]
    },
    "tags": {
      "type": "array",
      "items": { "type": "string" },
      "description": "Searchable tags for categorizing and discovering the IP",
      "examples": [["spi", "controller", "apb", "master"], ["pcie", "phy", "encrypted", "mixed-signal"], ["uart", "serial", "communication"]]
    },
    "keywords": {
      "type": "array",
      "items": { "type": "string" },
      "description": "Keywords for search and discovery",
      "examples": [["serial", "protocol", "master", "slave", "communication"], ["high-speed", "phy", "gen4", "encrypted"], ["asynchronous", "serial", "uart"]]
    },
    "registry": {
      "type": "object",
      "description": "Registry information for catalog discovery and management",
      "properties": {
        "status": {
          "type": "string",
          "enum": ["draft", "submitted", "approved", "rejected", "deprecated"],
          "description": "Current status in the registry approval process",
          "default": "draft",
          "examples": ["draft", "submitted", "approved", "rejected"]
        },
        "submission_date": {
          "type": "string",
          "format": "date-time",
          "description": "ISO 8601 timestamp when this IP was submitted to the registry",
          "examples": ["2024-01-15T10:30:00Z", "2024-01-16T14:20:00Z"]
        },
        "approval_date": {
          "type": "string",
          "format": "date-time",
          "description": "ISO 8601 timestamp when this IP was approved for the registry",
          "examples": ["2024-01-16T14:20:00Z", "2024-01-17T09:15:00Z"]
        },
        "verified_by": {
          "type": "string",
          "description": "GitHub username of the person who verified this IP for registry inclusion",
          "examples": ["vyges-team", "smysore", "johndoe"]
        },
        "registry_id": {
          "type": "string",
          "pattern": "^[a-z0-9-]+$",
          "description": "Unique identifier for this IP in the registry (auto-generated if not provided)",
          "examples": ["spi-controller-v1", "pcie-phy-v3", "uart-controller-v2"]
        },
        "compliance_check": {
          "type": "object",
          "description": "Compliance validation results",
          "properties": {
            "status": {
              "type": "string",
              "enum": ["pending", "passing", "failing"],
              "description": "Current compliance status",
              "examples": ["pending", "passing", "failing"]
            },
            "last_checked": {
              "type": "string",
              "format": "date-time",
              "description": "ISO 8601 timestamp of last compliance check",
              "examples": ["2024-01-16T14:20:00Z", "2024-01-15T16:30:00Z"]
            },
            "checker_version": {
              "type": "string",
              "description": "Version of compliance checker used",
              "examples": ["1.0.0", "0.9.5", "2.1.0"]
            },
            "issues": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of compliance issues found",
              "examples": [[], ["missing_description", "invalid_license"], ["encrypted_ip"]]
            }
          },
          "examples": [
            {
              "status": "passing",
              "last_checked": "2024-01-16T14:20:00Z",
              "checker_version": "1.0.0",
              "issues": []
            },
            {
              "status": "failing",
              "last_checked": "2024-01-15T16:30:00Z",
              "checker_version": "0.9.5",
              "issues": ["missing_description", "invalid_license"]
            }
          ]
        }
      },
      "additionalProperties": false,
      "examples": [
        {
          "status": "approved",
          "submission_date": "2024-01-15T10:30:00Z",
          "approval_date": "2024-01-16T14:20:00Z",
          "verified_by": "vyges-team",
          "registry_id": "spi-controller-v1",
          "compliance_check": {
            "status": "passing",
            "last_checked": "2024-01-16T14:20:00Z",
            "checker_version": "1.0.0",
            "issues": []
          }
        },
        {
          "status": "draft",
          "registry_id": "pcie-phy-v3"
        }
      ]
    },
    "categories": {
      "type": "array",
      "description": "Catalog categories and subcategories for IP classification",
      "items": {
        "type": "object",
        "required": ["main_category"],
        "properties": {
          "main_category": {
        "type": "string",
            "enum": [
              "Analog & Mixed-Signal",
              "Arithmetic Units", 
              "Base Libraries",
              "Chiplet Integration",
              "Control Logic",
              "Converters",
              "Interface Controllers",
              "Memory Subsystems",
              "Miscellaneous",
              "Processing Cores",
              "Security IP",
              "Signal Processing",
              "Timing & Clocking",
              "Verification & Testing"
            ],
            "description": "Primary functional category for the IP block",
            "oneOf": [
              {
                "const": "Analog & Mixed-Signal",
                "title": "Analog & Mixed-Signal",
                "description": "Analog circuits, mixed-signal designs, and analog-to-digital interfaces"
              },
              {
                "const": "Arithmetic Units",
                "title": "Arithmetic Units", 
                "description": "Mathematical computation units and arithmetic logic blocks"
              },
              {
                "const": "Base Libraries",
                "title": "Base Libraries",
                "description": "Standard cell libraries and fundamental building blocks"
              },
              {
                "const": "Chiplet Integration",
                "title": "Chiplet Integration",
                "description": "Multi-die integration, chiplet interfaces, and die-to-die communication"
              },
              {
                "const": "Control Logic",
                "title": "Control Logic",
                "description": "Control and management logic blocks for system operation"
              },
              {
                "const": "Converters",
                "title": "Converters",
                "description": "Analog-to-digital and digital-to-analog converters"
              },
              {
                "const": "Interface Controllers",
                "title": "Interface Controllers",
                "description": "Communication interface IP blocks for serial and parallel protocols"
              },
              {
                "const": "Memory Subsystems",
                "title": "Memory Subsystems",
                "description": "Memory controllers, interfaces, and storage subsystems"
              },
              {
                "const": "Miscellaneous",
                "title": "Miscellaneous",
                "description": "Utility and specialized IP blocks"
              },
              {
                "const": "Processing Cores",
                "title": "Processing Cores",
                "description": "CPU cores, microcontrollers, and processing units"
              },
              {
                "const": "Security IP",
                "title": "Security IP",
                "description": "Cryptographic engines, secure boot, and security primitives"
              },
              {
                "const": "Signal Processing",
                "title": "Signal Processing",
                "description": "Digital signal processing blocks and algorithms"
              },
              {
                "const": "Timing & Clocking",
                "title": "Timing & Clocking",
                "description": "Clock generation, distribution, and timing management"
              },
              {
                "const": "Verification & Testing",
                "title": "Verification & Testing",
                "description": "Testbenches, verification IP, and testing infrastructure"
              }
            ]
          },
          "sub_category": {
            "type": "string",
            "description": "Secondary subcategory within the main category. Bandgap References: Voltage reference circuits. Comparators: Analog voltage comparators. Oscillators: Clock generation circuits. Temperature Sensors: Temperature sensing circuits. Voltage Regulators: Power management circuits. Basic: Basic arithmetic operations. Custom DSP Cores: Digital signal processing cores. Fixed-Point: Fixed-point arithmetic units. Floating-Point: Floating-point arithmetic units. Vector: Vector processing units. Arbiters: Bus arbitration logic. Counters & Timers: Counting and timing circuits. Crossbars: Crossbar switches. Decoders: Address and data decoders. Flip-Flops & Latches: Sequential logic elements. Muxes & Demuxes: Multiplexers and demultiplexers. Pipeline & Bypass Logic: Pipeline control logic. Priority Encoders: Priority encoding logic. Synchronizers: Clock domain crossing synchronizers. AIB Interfaces: Advanced Interface Bus. BoW Interfaces: Bunch of Wires interfaces. Die-to-Die Protocol IP: Die-to-die communication protocols. Interposer Models: Interposer design models. UCIe Interfaces: Universal Chiplet Interconnect Express. Chiplet Wrappers: Chiplet integration wrappers. Interrupt Controllers: Interrupt handling logic. Power Management Units: Power control and management. Reset & Clock Control: Reset and clock management. Sequencers: State sequencing logic. State Machines: Finite state machines. ADC: Analog-to-Digital Converters. Clock Domain Crossers: Clock domain crossing circuits. DAC: Digital-to-Analog Converters. Level Shifters: Voltage level conversion circuits. High-Speed Interfaces: High-speed communication interfaces. Parallel Interfaces: Parallel bus interfaces. Serial Interfaces: Serial communication interfaces. Cache Subsystems: Cache memory controllers. DRAM Controllers: DRAM memory controllers. FIFOs & Buffers: First-in-first-out buffers. Flash Interfaces: Flash memory interfaces. Register Files: Register file memories. SRAM Controllers: SRAM memory controllers. Custom Accelerators: Application-specific accelerators. IP Wrappers & Glue Logic: IP integration logic. LED Controllers: Light-emitting diode controllers. PWM Generators: Pulse-width modulation generators. Watchdog Timers: System watchdog timers. ARM-Compatible: ARM architecture compatible cores. Co-Processors: Co-processing units. Custom ISAs: Custom instruction set architectures. Microcontrollers: Microcontroller cores. RISC-V: RISC-V architecture cores. Vector Processors: Vector processing units. Crypto Engines: Cryptographic processing engines. Fuse Controllers: Fuse programming controllers. Secure Boot Blocks: Secure boot implementation. Tamper Detection: Tamper detection circuits. True Random Number Generators (TRNG): Random number generation. Codecs: Audio/video codecs. Filters: Digital filters. Transforms: Mathematical transforms. Clock Gating: Clock gating logic. Clock Tree Models: Clock distribution models. DLL: Delay-locked loops. Frequency Dividers: Clock frequency dividers. PLL: Phase-locked loops. Assertions: Verification assertions. Driver/Monitor Agents: Testbench agents. Formal Models: Formal verification models. Scoreboards: Verification scoreboards. Testbenches: Testbench infrastructure.",
            "oneOf": [
              {
                "if": {
                  "properties": { "main_category": { "const": "Analog & Mixed-Signal" } }
                },
                "then": {
                  "enum": [
                    "Bandgap References",
                    "Comparators",
                    "Oscillators", 
                    "Temperature Sensors",
                    "Voltage Regulators"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Arithmetic Units" } }
                },
                "then": {
                  "enum": [
                    "Basic",
                    "Custom DSP Cores",
                    "Fixed-Point",
                    "Floating-Point",
                    "Vector"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Base Libraries" } }
                },
                "then": {
                  "enum": [
                    "Arbiters",
                    "Counters & Timers",
                    "Crossbars",
                    "Decoders",
                    "Flip-Flops & Latches",
                    "Muxes & Demuxes",
                    "Pipeline & Bypass Logic",
                    "Priority Encoders",
                    "Synchronizers"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Chiplet Integration" } }
                },
                "then": {
                  "enum": [
                    "AIB Interfaces",
                    "BoW Interfaces",
                    "Die-to-Die Protocol IP",
                    "Interposer Models",
                    "UCIe Interfaces",
                    "Chiplet Wrappers"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Control Logic" } }
                },
                "then": {
                  "enum": [
                    "Interrupt Controllers",
                    "Power Management Units",
                    "Reset & Clock Control",
                    "Sequencers",
                    "State Machines"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Converters" } }
                },
                "then": {
                  "enum": [
                    "ADC",
                    "Clock Domain Crossers",
                    "DAC",
                    "Level Shifters"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Interface Controllers" } }
                },
                "then": {
                  "enum": [
                    "High-Speed Interfaces",
                    "Parallel Interfaces",
                    "Serial Interfaces"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Memory Subsystems" } }
                },
                "then": {
                  "enum": [
                    "Cache Subsystems",
                    "DRAM Controllers",
                    "FIFOs & Buffers",
                    "Flash Interfaces",
                    "Register Files",
                    "SRAM Controllers"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Miscellaneous" } }
                },
                "then": {
                  "enum": [
                    "Custom Accelerators",
                    "IP Wrappers & Glue Logic",
                    "LED Controllers",
                    "PWM Generators",
                    "Watchdog Timers"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Processing Cores" } }
                },
                "then": {
                  "enum": [
                    "ARM-Compatible",
                    "Co-Processors",
                    "Custom ISAs",
                    "Microcontrollers",
                    "RISC-V",
                    "Vector Processors"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Security IP" } }
                },
                "then": {
                  "enum": [
                    "Crypto Engines",
                    "Fuse Controllers",
                    "Secure Boot Blocks",
                    "Tamper Detection",
                    "True Random Number Generators (TRNG)"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Signal Processing" } }
                },
                "then": {
                  "enum": [
                    "Codecs",
                    "Filters",
                    "Transforms"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Timing & Clocking" } }
                },
                "then": {
                  "enum": [
                    "Clock Gating",
                    "Clock Tree Models",
                    "DLL",
                    "Frequency Dividers",
                    "PLL"
                  ]
                }
              },
              {
                "if": {
                  "properties": { "main_category": { "const": "Verification & Testing" } }
                },
                "then": {
                  "enum": [
                    "Assertions",
                    "Driver/Monitor Agents",
                    "Formal Models",
                    "Scoreboards",
                    "Testbenches"
                  ]
                }
              }
            ]
          },

          "description": {
            "type": "string",
            "description": "Optional description of why this category applies to the IP"
          }
        }
      },
      "examples": [
        [
          {
            "main_category": "Interface Controllers",
            "sub_category": "Serial Interfaces",
            "description": "SPI master controller for serial communication"
          }
        ],
        [
          {
            "main_category": "Signal Processing",
            "sub_category": "Transforms",
            "description": "Fast Fourier Transform implementation"
          }
        ],
        [
          {
            "main_category": "Converters",
            "sub_category": "ADC",
            "description": "Analog-to-Digital Converter"
          }
        ],
        [
          {
            "main_category": "Arithmetic Units",
            "sub_category": "Basic",
            "description": "Basic arithmetic operations"
          }
        ],
        [
          {
            "main_category": "Memory Subsystems",
            "sub_category": "SRAM Controllers",
            "description": "SRAM memory controller"
          }
        ],
        [
          {
            "main_category": "Security IP",
            "sub_category": "Crypto Engines",
            "description": "Advanced Encryption Standard implementation"
          }
        ],
        [
          {
            "main_category": "Analog & Mixed-Signal",
            "sub_category": "Voltage Regulators",
            "description": "Voltage regulation and power management"
          }
        ]
      ]
    },
    "dependencies": {
      "type": "array",
      "description": "List of other IP blocks or libraries this IP depends on",
      "items": {
        "type": "object",
        "required": ["name", "version"],
        "properties": {
          "name": {
            "type": "string",
            "description": "Name of the dependent IP or library",
            "examples": ["openhw/apb-bridge", "pulp-platform/common_cells", "lowrisc/prim"]
          },
          "version": {
            "type": "string",
            "description": "Required version range (e.g., ^1.2.0, >=2.0.0)",
            "examples": ["^1.0.0", ">=2.0.0", "~1.2.0", "1.0.0"]
          },
          "type": {
            "type": "string",
            "enum": ["ip", "library", "tool"],
            "description": "Type of dependency",
            "examples": ["ip", "library", "tool"]
          },
          "optional": {
            "type": "boolean",
            "description": "Whether this dependency is optional",
            "default": false,
            "examples": [true, false]
          },
          "license": {
            "type": "string",
            "description": "SPDX identifier of the dependency's license",
            "examples": ["Apache-2.0", "CERN-OHL-S", "MIT", "GPL-3.0"]
          },
          "source": {
            "type": "object",
            "properties": {
              "type": {
                "type": "string",
                "enum": ["git", "archive", "registry"],
                "examples": ["git", "archive", "registry"]
              },
              "url": {
                "type": "string",
                "format": "uri",
                "examples": ["https://github.com/openhwgroup/apb-bridge", "https://github.com/pulp-platform/common_cells"]
              },
              "commit": {
                "type": "string",
                "examples": ["a1b2c3d", "main", "v1.0.0"]
              },
              "hash": {
                "type": "string",
                "examples": ["sha256:abc123...", "sha256:def456..."]
              },
              "indexing": {
                "type": "boolean",
                "default": true,
                "examples": [true, false]
              }
            },
            "examples": [
              {
                "type": "git",
                "url": "https://github.com/openhwgroup/apb-bridge",
                "commit": "a1b2c3d",
                "indexing": true
              },
              {
                "type": "registry",
                "url": "https://registry.vyges.com/ip/apb-bridge",
                "indexing": false
              }
            ]
          },
          "autoFetch": {
            "type": "boolean",
            "description": "Whether this dependency should be auto-downloaded by the Vyges CLI",
            "default": false,
            "examples": [true, false]
          },
          "attribution": {
            "type": "string",
            "description": "Required attribution text or URL if OSS license demands it",
            "examples": ["Copyright 2024 OpenHW Group. Licensed under CERN-OHL-S.", "Portions Copyright 2023 FOSSi Foundation"]
          }
        },
        "examples": [
          {
            "name": "openhw/apb-bridge",
            "version": "^1.0.0",
            "type": "ip",
            "license": "CERN-OHL-S",
            "source": {
              "type": "git",
              "url": "https://github.com/openhwgroup/apb-bridge",
              "commit": "a1b2c3d"
            },
            "autoFetch": true,
            "attribution": "Copyright 2024 OpenHW Group. Licensed under CERN-OHL-S."
          },
          {
            "name": "pulp-platform/common_cells",
            "version": ">=1.0.0",
            "type": "library",
            "optional": true,
            "license": "Apache-2.0"
          }
        ]
      },
      "examples": [
        [
          {
            "name": "openhw/apb-bridge",
            "version": "^1.0.0",
            "type": "ip",
            "license": "CERN-OHL-S",
            "source": {
              "type": "git",
              "url": "https://github.com/openhwgroup/apb-bridge",
              "commit": "a1b2c3d"
            },
            "autoFetch": true,
            "attribution": "Copyright 2024 OpenHW Group. Licensed under CERN-OHL-S."
          }
        ],
        [
          {
            "name": "pulp-platform/common_cells",
            "version": ">=1.0.0",
            "type": "library",
            "optional": true,
            "license": "Apache-2.0"
          },
          {
            "name": "lowrisc/prim",
            "version": "~1.0.0",
            "type": "ip",
            "license": "Apache-2.0",
            "source": {
              "type": "git",
              "url": "https://github.com/lowrisc/opentitan",
              "commit": "main"
            }
          }
        ]
      ]
    },
    "documentation": {
      "type": "object",
      "description": "Documentation links and resources",
      "properties": {
        "readme": {
          "type": "string",
          "format": "uri",
          "description": "URL to the main README file",
          "examples": ["https://github.com/vyges/spi-controller/blob/main/README.md", "https://docs.vyges.com/spi-controller"]
        },
        "datasheet": {
          "type": "string",
          "format": "uri",
          "description": "URL to the datasheet or technical specification",
          "examples": ["https://docs.vyges.com/spi-controller/datasheet.pdf", "https://acme.com/pcie-phy/datasheet"]
        },
        "user_guide": {
          "type": "string",
          "format": "uri",
          "description": "URL to the user guide or manual",
          "examples": ["https://docs.vyges.com/spi-controller/user-guide", "https://acme.com/pcie-phy/manual"]
        },
        "api_docs": {
          "type": "string",
          "format": "uri",
          "description": "URL to API documentation",
          "examples": ["https://docs.vyges.com/spi-controller/api", "https://acme.com/pcie-phy/api"]
        }
      },
      "examples": [
        {
          "readme": "https://github.com/vyges/spi-controller/blob/main/README.md",
          "datasheet": "https://docs.vyges.com/spi-controller/datasheet.pdf",
          "user_guide": "https://docs.vyges.com/spi-controller/user-guide",
          "api_docs": "https://docs.vyges.com/spi-controller/api"
        },
        {
          "readme": "https://github.com/acme/pcie-phy-encrypted/blob/main/README.md",
          "datasheet": "https://acme.com/pcie-phy/datasheet"
        }
      ]
    },
    "fpga": {
      "type": "object",
      "description": "FPGA-specific configuration and requirements",
      "properties": {
        "toolchain": {
          "type": "string",
          "enum": ["vivado", "quartus", "yosys", "symbiflow"],
          "description": "Primary FPGA toolchain used",
          "examples": ["vivado", "quartus", "yosys", "symbiflow"]
        },
        "board": {
          "type": "string",
          "description": "Name of the supported FPGA board",
          "examples": ["arty-a7-35", "nexys-a7-100t", "de10-nano", "ice40-hx8k-b-evn"]
        },
        "cfu_playground_compatible": {
          "type": "boolean",
          "description": "Whether this IP is compatible with CFU Playground",
          "examples": [true, false]
        },
        "constraints": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of constraint files (.xdc, .sdc, etc.)",
          "examples": [["constraints.xdc", "timing.sdc"], ["arty-a7-35.xdc"], ["de10-nano.sdc"]]
        },
        "hard_ip": {
          "type": "boolean",
          "description": "Whether this is a hard IP block (vendor-provided)",
          "examples": [true, false]
        },
        "vendor": {
          "type": "string",
          "enum": ["xilinx", "intel", "lattice", "microchip"],
          "description": "FPGA vendor for hard IP blocks",
          "examples": ["xilinx", "intel", "lattice", "microchip"]
        }
      },
      "required": ["toolchain"],
      "examples": [
        {
          "toolchain": "vivado",
          "board": "arty-a7-35",
          "cfu_playground_compatible": true,
          "constraints": ["constraints.xdc", "timing.sdc"]
        },
        {
          "toolchain": "yosys",
          "board": "ice40-hx8k-b-evn",
          "constraints": ["ice40-hx8k-b-evn.pcf"]
        },
        {
          "toolchain": "quartus",
          "board": "de10-nano",
          "hard_ip": true,
          "vendor": "intel",
          "constraints": ["de10-nano.sdc"]
        }
      ]
    },
    "asic": {
      "type": "object",
      "description": "ASIC-specific configuration and requirements",
      "properties": {
        "flavor": {
          "type": "string",
          "enum": ["digital", "analog", "mixed-signal"],
          "description": "ASIC design type",
          "examples": ["digital", "analog", "mixed-signal"]
        },
        "pdks": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of supported PDKs (e.g., sky130B, gf180mcuC, ihp-sg13g2)",
          "examples": [["sky130B", "sky130A"], ["gf180mcuC"], ["ihp-sg13g2", "sky130B"]]
        },
        "synthesis_tool": {
          "type": "string",
          "enum": ["openlane", "design_compiler", "genus", "yosys"],
          "description": "Primary synthesis tool for digital flows",
          "examples": ["openlane", "design_compiler", "genus", "yosys"]
        },
        "clock_freq_mhz": {
          "type": "number",
          "description": "Target clock frequency in MHz",
          "examples": [100, 250, 500, 1000]
        },
        "constraints": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of constraint files (.sdc, etc.)",
          "examples": [["constraints.sdc"], ["timing.sdc", "area.sdc"], []]
        },
        "tools": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of tools used (e.g., ngspice, xschem for analog)",
          "examples": [["yosys", "openroad"], ["ngspice", "xschem"], ["openlane", "magic"]]
        },
        "analog_models": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of analog model files (.spice, .ams, etc.)",
          "examples": [["models.spice"], ["analog.ams", "models.spice"], []]
        },
        "symbol_views": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of symbol view files",
          "examples": [["symbol.sym"], ["spi_controller.sym"], []]
        },
        "layout_views": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of layout view files",
          "examples": [["layout.gds"], ["spi_controller.gds", "spi_controller.lef"], []]
        },
        "digital_partition": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of digital RTL files for mixed-signal flows",
          "examples": [["spi_controller.v"], ["spi_controller.sv", "spi_fifo.v"], []]
        },
        "analog_partition": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of analog files for mixed-signal flows",
          "examples": [["analog.spice"], ["analog.ams", "analog.spice"], []]
        },
        "co_simulation": {
          "type": "object",
          "description": "Co-simulation configuration for mixed-signal flows",
          "properties": {
            "tool": {
              "type": "string",
              "description": "Co-simulation tool (e.g., ams-designer)",
              "examples": ["ams-designer", "spectre", "hspice"]
            },
            "interface_signals": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of interface signals between digital and analog partitions",
              "examples": [["clk", "rst_n", "data_in", "data_out"], ["adc_in", "dac_out"], []]
            }
          },
          "examples": [
            {
              "tool": "ams-designer",
              "interface_signals": ["clk", "rst_n", "data_in", "data_out"]
            },
            {
              "tool": "spectre",
              "interface_signals": ["adc_in", "dac_out"]
            }
          ]
        }
      },
      "examples": [
        {
          "flavor": "digital",
          "pdks": ["sky130B", "sky130A"],
          "synthesis_tool": "openlane",
          "clock_freq_mhz": 100,
          "constraints": ["constraints.sdc"],
          "tools": ["yosys", "openroad"]
        },
        {
          "flavor": "analog",
          "pdks": ["sky130B"],
          "tools": ["ngspice", "xschem"],
          "analog_models": ["models.spice"],
          "symbol_views": ["symbol.sym"],
          "layout_views": ["layout.gds"]
        },
        {
          "flavor": "mixed-signal",
          "pdks": ["sky130B"],
          "synthesis_tool": "openlane",
          "clock_freq_mhz": 250,
          "digital_partition": ["spi_controller.v"],
          "analog_partition": ["analog.spice"],
          "co_simulation": {
            "tool": "ams-designer",
            "interface_signals": ["clk", "rst_n", "data_in", "data_out"]
          }
        }
      ]
    },
    "delivery": {
      "type": "object",
      "description": "IP delivery and access information",
      "properties": {
        "encryptedRTL": {
          "type": "boolean",
          "description": "Whether the RTL is encrypted or proprietary",
          "examples": [true, false]
        },
        "encryptedModels": {
          "type": "boolean",
          "description": "Whether analog models are encrypted",
          "examples": [true, false]
        },
        "formats": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of delivered file formats (e.g., verilog, vhdl, lib, db, gds, spice)",
          "examples": [["verilog", "vhdl"], ["spice", "gds"], ["verilog", "lib", "db"]]
        },
        "requiresNDA": {
          "type": "boolean",
          "description": "Whether an NDA is required for access",
          "examples": [true, false]
        },
        "access": {
          "type": "string",
          "description": "Contact information or URL for requesting access",
          "examples": ["https://acme.com/contact", "sales@acme.com", "Contact sales@vyges.com for access"]
        },
        "licenseModel": {
          "type": "string",
          "enum": ["evaluation", "per-project", "royalty", "proprietary"],
          "description": "Type of licensing model",
          "examples": ["evaluation", "per-project", "royalty", "proprietary"]
        },
        "partnerPortal": {
          "type": "string",
          "format": "uri",
          "description": "URL to partner portal for licensing",
          "examples": ["https://partners.acme.com", "https://licensing.vyges.com"]
        }
      },
      "examples": [
        {
          "encryptedRTL": false,
          "encryptedModels": false,
          "formats": ["verilog", "vhdl"],
          "requiresNDA": false
        },
        {
          "encryptedRTL": true,
          "encryptedModels": true,
          "formats": ["lib", "db", "gds"],
          "requiresNDA": true,
          "access": "https://acme.com/contact",
          "licenseModel": "per-project",
          "partnerPortal": "https://partners.acme.com"
        }
      ]
    },
    "toolRequirements": {
      "type": "object",
      "description": "Tool requirements for using this IP",
      "properties": {
        "simulation": {
          "type": "string",
          "description": "Required simulation tool (e.g., VCS, ModelSim, verilator)",
          "examples": ["verilator", "VCS", "ModelSim", "iverilog"]
        },
        "synthesis": {
          "type": "string",
          "description": "Required synthesis tool (e.g., Design Compiler, OpenLane)",
          "examples": ["yosys", "Design Compiler", "OpenLane", "genus"]
        },
        "physical": {
          "type": "string",
          "description": "Required physical design tool (e.g., Innovus, OpenLane)",
          "examples": ["openroad", "Innovus", "OpenLane", "icc"]
        },
        "layout": {
          "type": "string",
          "description": "Required layout tool (e.g., Virtuoso, Magic)",
          "examples": ["magic", "Virtuoso", "klayout", "xschem"]
        },
        "verification": {
          "type": "string",
          "description": "Required verification tool (e.g., Calibre, PVS)",
          "examples": ["calibre", "PVS", "klayout", "netgen"]
        },
        "version_notes": {
          "type": "object",
          "description": "Optional version requirements and compatibility notes for tools",
          "additionalProperties": {
            "type": "string"
          },
          "examples": [
            {
              "verilator": "4.0+ for SystemVerilog, 5.0+ for latest optimizations",
              "yosys": "0.9+ for basic synthesis, 0.23+ for advanced features",
              "vivado": "2023.1+ recommended for latest features",
              "edalock": "See EDA Lock manifest for exact tool versions and reproducible builds"
            }
          ]
        },
        "notes": {
          "type": "string",
          "description": "Additional notes about tool requirements",
          "examples": ["Requires commercial tools for full functionality", "Open-source toolchain supported", "See README for detailed setup instructions"]
        }
      },
      "examples": [
        {
          "simulation": "verilator",
          "synthesis": "yosys",
          "physical": "openroad",
          "layout": "magic",
          "verification": "netgen",
          "notes": "Open-source toolchain supported"
        },
        {
          "simulation": "VCS",
          "synthesis": "Design Compiler",
          "physical": "Innovus",
          "layout": "Virtuoso",
          "verification": "calibre",
          "version_notes": {
            "VCS": "2023.06+ required",
            "Design Compiler": "2023.03+ recommended"
          },
          "notes": "Requires commercial tools for full functionality"
        }
      ]
    },
    "commercial": {
      "type": "object",
      "description": "Commercial/licensing contact and monetization options",
      "properties": {
        "contact_email": {
          "type": "string",
          "format": "email",
          "description": "Contact email for commercial inquiries",
          "examples": ["sales@acme.com", "licensing@vyges.com", "contact@example.com"]
        },
        "sales_page": {
          "type": "string",
          "format": "uri",
          "description": "URL to sales or licensing page",
          "examples": ["https://acme.com/sales", "https://vyges.com/licensing", "https://example.com/pricing"]
        },
        "pricing_model": {
          "type": "string",
          "enum": ["free", "evaluation", "subscription", "one-time", "royalty", "custom", "contact-us"],
          "description": "Pricing model for this IP",
          "examples": ["free", "evaluation", "subscription", "one-time", "royalty", "custom", "contact-us"]
        },
        "available_regions": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of regions/countries this IP can be licensed in",
          "examples": [["US", "EU", "JP"], ["US", "CA"], ["Global"], ["US", "EU", "UK", "JP", "KR"]]
        }
      },
      "examples": [
        {
          "contact_email": "sales@acme.com",
          "sales_page": "https://acme.com/sales",
          "pricing_model": "one-time",
          "available_regions": ["US", "EU", "JP"]
        },
        {
          "pricing_model": "free",
          "available_regions": ["Global"]
        },
        {
          "contact_email": "licensing@vyges.com",
          "pricing_model": "contact-us",
          "available_regions": ["US", "EU", "UK", "JP", "KR"]
        }
      ]
    },
    "packaging": {
      "type": "object",
      "description": "Packaging and standard integration support",
      "properties": {
        "ipxact": {
          "type": "boolean",
          "description": "IP-XACT packaging compatibility",
          "examples": [true, false]
        },
        "edalock": {
          "type": "boolean",
          "description": "EDA Lock manifest support (for reproducible toolchains). When true, an EDA Lock manifest file should be present in the IP package.",
          "examples": [true, false]
        },
        "format": {
          "type": "string",
          "enum": ["verilog", "vhdl", "chisel", "spice", "ams", "mixed"],
          "description": "Primary HDL format",
          "examples": ["verilog", "vhdl", "chisel", "spice", "ams", "mixed"]
        }
      },
      "examples": [
        {
          "ipxact": true,
          "edalock": true,
          "format": "verilog"
        },
        {
          "ipxact": false,
          "edalock": true,
          "format": "vhdl"
        },
        {
          "ipxact": false,
          "edalock": false,
          "format": "spice"
        }
      ]
    },
    "compliance": {
      "type": "object",
      "description": "Security and compliance metadata",
      "properties": {
        "sbom": {
          "type": "string",
          "format": "uri",
          "description": "Link to Software Bill of Materials (SBOM)",
          "examples": ["https://github.com/vyges/spi-controller/blob/main/sbom.json", "https://acme.com/ip/sbom.xml"]
        },
        "known_cves": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of known CVE IDs affecting this IP (if applicable)",
          "examples": [[], ["CVE-2023-1234"], ["CVE-2023-5678", "CVE-2023-9012"]]
        },
        "threat_model": {
          "type": "string",
          "description": "Optional high-level threat model or attack surfaces",
          "examples": ["Side-channel attacks on cryptographic operations", "Timing attacks on memory access patterns", "Fault injection on control signals"]
        }
      },
      "examples": [
        {
          "sbom": "https://github.com/vyges/spi-controller/blob/main/sbom.json",
          "known_cves": [],
          "threat_model": "Side-channel attacks on cryptographic operations"
        },
        {
          "sbom": "https://acme.com/ip/sbom.xml",
          "known_cves": ["CVE-2023-1234"],
          "threat_model": "Timing attacks on memory access patterns"
        }
      ]
    },
    "security": {
      "type": "object",
      "description": "Security and safety-related metadata for RTL design validation",
      "properties": {
        "enabled": {
          "type": "boolean",
          "description": "Whether security validation is enabled for this IP (disabled by default to lower barrier to entry)",
          "default": false,
          "examples": [false, true]
        },
        "tool_availability": {
          "type": "string",
          "enum": ["open_source", "commercial", "hybrid"],
          "description": "Preferred tool availability for security testing (open-source by default for accessibility)",
          "default": "open_source",
          "examples": ["open_source", "commercial", "hybrid"]
        },
        "target_flow": {
          "type": "string",
          "enum": ["asic", "fpga", "chiplet", "analog"],
          "description": "Target design flow for security tool selection (references tools.{flow})",
          "default": "fpga",
          "examples": ["fpga", "asic", "chiplet", "analog"]
        },
        "security_level": {
          "type": "string",
          "enum": ["low", "medium", "high", "critical"],
          "description": "Severity or criticality of this IP from a security standpoint",
          "examples": ["low", "medium", "high", "critical"]
        },
        "risk_areas": {
          "type": "array",
          "items": {
            "type": "string",
            "enum": [
              "memory_access",
              "fsm_state_control", 
              "bus_protocol",
              "reset_glitch",
              "clock_domain_crossing",
              "side_channel",
              "input_overdrive",
              "address_decoding",
              "fifo_boundary",
              "signal_validation",
              "cryptographic_operations",
              "privilege_escalation",
              "data_integrity",
              "timing_attacks",
              "fault_injection"
            ]
          },
          "description": "Functional areas where security validation is critical",
          "examples": [
            ["memory_access", "fsm_state_control", "reset_glitch"],
            ["bus_protocol", "clock_domain_crossing", "side_channel"],
            ["cryptographic_operations", "timing_attacks", "fault_injection"]
          ]
        },
        "protection_features": {
          "type": "array",
          "items": { "type": "string" },
          "description": "Security-related design features implemented in the IP",
          "examples": [
            ["address_range_check", "fsm_default_state", "reset_assertion"],
            ["ecc_protection", "parity_checking", "crc_validation"],
            ["side_channel_protection", "constant_time_operations", "power_analysis_resistance"]
          ]
        },
        "recommended_tests": {
          "type": "array",
          "items": { "type": "string" },
          "description": "Suggested tests/assertions to validate security for this IP",
          "examples": [
            ["assert_illegal_address_access", "assert_fsm_stable_transitions", "reset_glitch_simulation"],
            ["assert_protocol_timing", "assert_cdc_synchronization", "assert_side_channel_protection"],
            ["assert_cryptographic_operations", "assert_timing_attack_resistance", "assert_fault_injection_resistance"]
          ]
        },
        "requires_secure_testbench": {
          "type": "boolean",
          "description": "Whether this IP requires security-focused testbench generation",
          "default": false,
          "examples": [true, false]
        },
        "assertion_coverage": {
          "type": "object",
          "description": "Security assertion coverage requirements",
          "properties": {
            "required_assertions": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of required security assertions",
              "examples": [
                ["address_bounds_check", "fsm_state_validity", "reset_synchronization"],
                ["protocol_timing", "cdc_synchronization", "side_channel_protection"]
              ]
            },
            "coverage_target": {
              "type": "number",
              "minimum": 0,
              "maximum": 100,
              "description": "Target assertion coverage percentage",
              "examples": [90, 95, 98, 100]
            },
            "critical_paths": {
              "type": "array",
              "items": { "type": "string" },
              "description": "Critical security paths that must be covered",
              "examples": [
                ["memory_access_control", "privilege_check", "cryptographic_key_path"],
                ["reset_recovery", "error_handling", "state_transition_validation"]
              ]
            }
          },
          "examples": [
            {
              "required_assertions": ["address_bounds_check", "fsm_state_validity"],
              "coverage_target": 95,
              "critical_paths": ["memory_access_control", "reset_recovery"]
            },
            {
              "required_assertions": ["protocol_timing", "cdc_synchronization"],
              "coverage_target": 98,
              "critical_paths": ["cryptographic_key_path", "privilege_check"]
            }
          ]
        },
        "fuzzing_config": {
          "type": "object",
          "description": "Configuration for security-focused fuzzing tests",
          "properties": {
            "enabled": {
              "type": "boolean",
              "description": "Whether fuzzing tests should be generated",
              "default": false,
              "examples": [true, false]
            },
            "input_ranges": {
              "type": "array",
              "items": {
                "type": "object",
                "properties": {
                  "signal": { "type": "string" },
                  "min_value": { "type": "integer" },
                  "max_value": { "type": "integer" },
                  "include_invalid": { "type": "boolean" }
                },
                "required": ["signal", "min_value", "max_value"]
              },
              "description": "Input signal ranges for fuzzing",
              "examples": [
                [
                  {
                    "signal": "addr",
                    "min_value": 0,
                    "max_value": 1023,
                    "include_invalid": true
                  },
                  {
                    "signal": "data",
                    "min_value": 0,
                    "max_value": 255,
                    "include_invalid": false
                  }
                ]
              ]
            },
            "test_duration": {
              "type": "integer",
              "description": "Duration of fuzzing tests in cycles",
              "examples": [1000, 10000, 100000]
            },
            "mutation_strategy": {
              "type": "string",
              "enum": ["random", "directed", "coverage_guided"],
              "description": "Fuzzing mutation strategy",
              "examples": ["random", "directed", "coverage_guided"]
            }
          },
          "examples": [
            {
              "enabled": true,
              "input_ranges": [
                {
                  "signal": "addr",
                  "min_value": 0,
                  "max_value": 1023,
                  "include_invalid": true
                }
              ],
              "test_duration": 10000,
              "mutation_strategy": "random"
            }
          ]
        },
        "formal_verification": {
          "type": "object",
          "description": "Formal verification requirements for security properties",
          "properties": {
            "enabled": {
              "type": "boolean",
              "description": "Whether formal verification is required",
              "default": false,
              "examples": [true, false]
            },
            "security_properties": {
              "type": "array",
              "items": { "type": "string" },
              "description": "Security properties to be formally verified",
              "examples": [
                ["no_illegal_memory_access", "fsm_reachability", "reset_recovery"],
                ["protocol_compliance", "cdc_safety", "side_channel_protection"]
              ]
            },
            "tools": {
              "type": "object",
              "description": "Formal verification tools categorized by availability",
              "properties": {
                "open_source": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source formal verification tools (references tools.{flow}.open_source.formal)",
                  "examples": [
                    ["yosys-smtbmc", "sby", "symbiyosys", "jtag"]
                  ]
                },
                "commercial": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial formal verification tools (references tools.{flow}.commercial.formal)",
                  "examples": [
                    ["oneSpin", "jasper", "vc_formal", "questa_formal"]
                  ]
                }
              },
              "examples": [
                {
                  "open_source": ["yosys-smtbmc", "sby"],
                  "commercial": ["oneSpin"]
                }
              ]
            },
            "timeout": {
              "type": "integer",
              "description": "Formal verification timeout in seconds",
              "examples": [300, 600, 1800]
            }
          },
          "examples": [
            {
              "enabled": true,
              "security_properties": ["no_illegal_memory_access", "fsm_reachability"],
              "tools": {
                "open_source": ["yosys-smtbmc", "sby"],
                "commercial": []
              },
              "timeout": 600
            }
          ]
        },
        "side_channel_analysis": {
          "type": "object",
          "description": "Side-channel analysis requirements and protections",
          "properties": {
            "enabled": {
              "type": "boolean",
              "description": "Whether side-channel analysis is required",
              "default": false,
              "examples": [true, false]
            },
            "attack_vectors": {
              "type": "array",
              "items": {
                "type": "string",
                "enum": ["timing", "power", "electromagnetic", "fault_injection"]
              },
              "description": "Side-channel attack vectors to protect against",
              "examples": [
                ["timing", "power"],
                ["timing", "power", "electromagnetic", "fault_injection"]
              ]
            },
            "protection_mechanisms": {
              "type": "array",
              "items": { "type": "string" },
              "description": "Implemented side-channel protection mechanisms",
              "examples": [
                ["constant_time_operations", "power_balancing"],
                ["randomization", "shielding", "fault_detection"]
              ]
            },
            "analysis_tools": {
              "type": "object",
              "description": "Side-channel analysis tools categorized by availability",
              "properties": {
                "open_source": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Open-source side-channel analysis tools (references tools.{flow}.open_source.security)",
                  "examples": [
                    ["custom_python", "numpy", "scipy", "chipwhisperer"]
                  ]
                },
                "commercial": {
                  "type": "array",
                  "items": { "type": "string" },
                  "description": "Commercial side-channel analysis tools (references tools.{flow}.commercial.security)",
                  "examples": [
                    ["secure_ic", "rambus_dpa", "rohde_schwarz"]
                  ]
                }
              },
              "examples": [
                {
                  "open_source": ["custom_python", "numpy"],
                  "commercial": ["secure_ic"]
                }
              ]
            }
          },
          "examples": [
            {
              "enabled": true,
              "attack_vectors": ["timing", "power"],
              "protection_mechanisms": ["constant_time_operations", "power_balancing"],
              "analysis_tools": {
                "open_source": ["custom_python", "numpy"],
                "commercial": ["secure_ic"]
              }
            }
          ]
        },
        "compliance_standards": {
          "type": "array",
          "items": {
            "type": "string",
            "enum": [
              "iso_26262",
              "iec_61508", 
              "do_254",
              "common_criteria",
              "fips_140",
              "nist_sp_800",
              "iso_21434",
              "custom"
            ]
          },
          "description": "Security compliance standards this IP adheres to",
          "examples": [
            ["iso_26262", "iec_61508"],
            ["fips_140", "nist_sp_800"],
            ["iso_21434", "custom"]
          ]
        },
        "security_documentation": {
          "type": "object",
          "description": "Links to security-related documentation",
          "properties": {
            "security_analysis": {
              "type": "string",
              "format": "uri",
              "description": "Link to security analysis report",
              "examples": [
                "https://github.com/vyges/spi-controller/blob/main/docs/security_analysis.md",
                "https://acme.com/ip/security_analysis.pdf"
              ]
            },
            "threat_model": {
              "type": "string",
              "format": "uri", 
              "description": "Link to detailed threat model",
              "examples": [
                "https://github.com/vyges/spi-controller/blob/main/docs/threat_model.md",
                "https://acme.com/ip/threat_model.pdf"
              ]
            },
            "penetration_testing": {
              "type": "string",
              "format": "uri",
              "description": "Link to penetration testing results",
              "examples": [
                "https://github.com/vyges/spi-controller/blob/main/docs/penetration_testing.md",
                "https://acme.com/ip/penetration_testing.pdf"
              ]
            }
          },
          "examples": [
            {
              "security_analysis": "https://github.com/vyges/spi-controller/blob/main/docs/security_analysis.md",
              "threat_model": "https://github.com/vyges/spi-controller/blob/main/docs/threat_model.md"
            }
          ]
        }
      },
      "required": ["enabled"],
      "examples": [
        {
          "enabled": true,
          "security_level": "high",
          "risk_areas": ["memory_access", "fsm_state_control", "reset_glitch"],
          "protection_features": ["address_range_check", "fsm_default_state", "reset_assertion"],
          "recommended_tests": ["assert_illegal_address_access", "assert_fsm_stable_transitions", "reset_glitch_simulation"],
          "requires_secure_testbench": true,
          "assertion_coverage": {
            "required_assertions": ["address_bounds_check", "fsm_state_validity"],
            "coverage_target": 95,
            "critical_paths": ["memory_access_control", "reset_recovery"]
          },
          "fuzzing_config": {
            "enabled": true,
            "input_ranges": [
              {
                "signal": "addr",
                "min_value": 0,
                "max_value": 1023,
                "include_invalid": true
              }
            ],
            "test_duration": 10000,
            "mutation_strategy": "random"
          },
          "formal_verification": {
            "enabled": true,
            "security_properties": ["no_illegal_memory_access", "fsm_reachability"],
            "tools": ["yosys-smtbmc", "sby"],
            "timeout": 600
          },
          "compliance_standards": ["iso_26262", "iec_61508"],
          "security_documentation": {
            "security_analysis": "https://github.com/vyges/spi-controller/blob/main/docs/security_analysis.md",
            "threat_model": "https://github.com/vyges/spi-controller/blob/main/docs/threat_model.md"
          }
        },
        {
          "enabled": true,
          "security_level": "critical",
          "risk_areas": ["cryptographic_operations", "timing_attacks", "fault_injection"],
          "protection_features": ["side_channel_protection", "constant_time_operations", "power_analysis_resistance"],
          "recommended_tests": ["assert_cryptographic_operations", "assert_timing_attack_resistance", "assert_fault_injection_resistance"],
          "requires_secure_testbench": true,
          "side_channel_analysis": {
            "enabled": true,
            "attack_vectors": ["timing", "power", "electromagnetic", "fault_injection"],
            "protection_mechanisms": ["randomization", "shielding", "fault_detection"],
            "analysis_tools": ["chipwhisperer", "power_analyzer", "em_analyzer"]
          },
          "compliance_standards": ["fips_140", "nist_sp_800"],
          "security_documentation": {
            "security_analysis": "https://acme.com/ip/security_analysis.pdf",
            "threat_model": "https://acme.com/ip/threat_model.pdf",
            "penetration_testing": "https://acme.com/ip/penetration_testing.pdf"
          }
        }
      ]
    },
    "community": {
      "type": "object",
      "description": "Community and ecosystem contributions",
      "properties": {
        "issues": {
          "type": "string",
          "format": "uri",
          "description": "Link to GitHub issues or support forum",
          "examples": ["https://github.com/vyges/spi-controller/issues", "https://forum.vyges.com", "https://acme.com/support"]
        },
        "contributions": {
          "type": "boolean",
          "description": "Is the project accepting external contributions?",
          "examples": [true, false]
        },
        "chat": {
          "type": "string",
          "format": "uri",
          "description": "Link to Discord, Gitter, Slack, or Zulip",
          "examples": ["https://discord.gg/vyges", "https://gitter.im/vyges/community", "https://vyges.slack.com"]
        }
      },
      "examples": [
        {
          "issues": "https://github.com/vyges/spi-controller/issues",
          "contributions": true,
          "chat": "https://discord.gg/vyges"
        },
        {
          "issues": "https://acme.com/support",
          "contributions": false,
          "chat": "https://acme.slack.com"
        }
      ]
    },
    "demo": {
      "type": "object",
      "description": "Interactive or downloadable demo availability",
      "properties": {
        "sandbox_link": {
          "type": "string",
          "format": "uri",
          "description": "URL to interactive demo or sandbox",
          "examples": ["https://demo.vyges.com/spi-controller", "https://acme.com/demo/pcie-phy", "https://playground.vyges.com"]
        },
        "emulation_video": {
          "type": "string",
          "format": "uri",
          "description": "URL to demonstration video",
          "examples": ["https://youtube.com/watch?v=abc123", "https://acme.com/demo/video.mp4", "https://vyges.com/demo/spi-controller.mp4"]
        },
        "testbench_example": {
          "type": "string",
          "format": "uri",
          "description": "URL to example testbench or simulation files",
          "examples": ["https://github.com/vyges/spi-controller/tree/main/tb", "https://acme.com/examples/testbench.zip"]
        },
        "integration_example": {
          "type": "string",
          "format": "uri",
          "description": "URL to integration example or wrapper code",
          "examples": ["https://github.com/vyges/spi-controller/tree/main/examples", "https://acme.com/examples/integration.zip"]
        }
      },
      "examples": [
        {
          "sandbox_link": "https://demo.vyges.com/spi-controller",
          "emulation_video": "https://youtube.com/watch?v=abc123",
          "testbench_example": "https://github.com/vyges/spi-controller/tree/main/tb",
          "integration_example": "https://github.com/vyges/spi-controller/tree/main/examples"
        },
        {
          "emulation_video": "https://acme.com/demo/video.mp4",
          "testbench_example": "https://acme.com/examples/testbench.zip"
        }
      ]
    },
    "performance": {
      "type": "object",
      "description": "Performance characteristics and benchmarks",
      "properties": {
        "max_frequency_mhz": {
          "type": "number",
          "description": "Maximum operating frequency in MHz",
          "examples": [100, 250, 500, 1000]
        },
        "power_consumption_mw": {
          "type": "number",
          "description": "Typical power consumption in milliwatts",
          "examples": [10, 50, 100, 500]
        },
        "area_mm2": {
          "type": "number",
          "description": "Silicon area in square millimeters",
          "examples": [0.01, 0.1, 1.0, 5.0]
        },
        "gate_count": {
          "type": "integer",
          "description": "Approximate gate count",
          "examples": [1000, 5000, 10000, 50000]
        },
        "benchmarks": {
          "type": "array",
          "items": {
            "type": "object",
            "properties": {
              "name": { 
                "type": "string",
                "examples": ["Throughput", "Latency", "Efficiency", "Bandwidth"]
              },
              "value": { 
                "type": "string",
                "examples": ["100", "5", "85%", "1.5"]
              },
              "unit": { 
                "type": "string",
                "examples": ["Mbps", "ns", "%", "Gbps"]
              },
              "description": { 
                "type": "string",
                "examples": ["Maximum data transfer rate", "End-to-end latency", "Power efficiency", "Memory bandwidth"]
              }
            },
            "required": ["name", "value"],
            "examples": [
              {
                "name": "Throughput",
                "value": "100",
                "unit": "Mbps",
                "description": "Maximum data transfer rate"
              },
              {
                "name": "Latency",
                "value": "5",
                "unit": "ns",
                "description": "End-to-end latency"
              }
            ]
          },
          "description": "Custom benchmark results",
          "examples": [
            [
              {
                "name": "Throughput",
                "value": "100",
                "unit": "Mbps",
                "description": "Maximum data transfer rate"
              },
              {
                "name": "Latency",
                "value": "5",
                "unit": "ns",
                "description": "End-to-end latency"
              }
            ],
            [
              {
                "name": "Efficiency",
                "value": "85",
                "unit": "%",
                "description": "Power efficiency"
              }
            ]
          ]
        }
      },
      "examples": [
        {
          "max_frequency_mhz": 100,
          "power_consumption_mw": 10,
          "area_mm2": 0.01,
          "gate_count": 1000,
          "benchmarks": [
            {
              "name": "Throughput",
              "value": "100",
              "unit": "Mbps",
              "description": "Maximum data transfer rate"
            }
          ]
        },
        {
          "max_frequency_mhz": 500,
          "power_consumption_mw": 100,
          "area_mm2": 1.0,
          "gate_count": 10000
        }
      ]
    },
    "reliability": {
      "type": "object",
      "description": "Reliability and quality metrics",
      "properties": {
        "fault_tolerance": {
          "type": "string",
          "enum": ["none", "basic", "advanced", "mission_critical"],
          "description": "Level of fault tolerance implemented",
          "examples": ["none", "basic", "advanced", "mission_critical"]
        },
        "error_detection": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of error detection mechanisms (e.g., parity, ECC, CRC)",
          "examples": [["parity"], ["ECC", "CRC"], ["parity", "ECC", "CRC", "checksum"]]
        },
        "test_coverage": {
          "type": "object",
          "properties": {
            "line_coverage": { 
              "type": "number", 
              "minimum": 0, 
              "maximum": 100,
              "examples": [85, 90, 95, 100]
            },
            "branch_coverage": { 
              "type": "number", 
              "minimum": 0, 
              "maximum": 100,
              "examples": [80, 85, 90, 95]
            },
            "functional_coverage": { 
              "type": "number", 
              "minimum": 0, 
              "maximum": 100,
              "examples": [90, 95, 98, 100]
            }
          },
          "description": "Test coverage percentages",
          "examples": [
            {
              "line_coverage": 90,
              "branch_coverage": 85,
              "functional_coverage": 95
            },
            {
              "line_coverage": 95,
              "branch_coverage": 90,
              "functional_coverage": 98
            }
          ]
        },
        "mtbf_hours": {
          "type": "number",
          "description": "Mean Time Between Failures in hours",
          "examples": [1000, 10000, 100000, 1000000]
        }
      },
      "examples": [
        {
          "fault_tolerance": "basic",
          "error_detection": ["parity", "CRC"],
          "test_coverage": {
            "line_coverage": 90,
            "branch_coverage": 85,
            "functional_coverage": 95
          },
          "mtbf_hours": 10000
        },
        {
          "fault_tolerance": "mission_critical",
          "error_detection": ["ECC", "CRC", "checksum"],
          "test_coverage": {
            "line_coverage": 95,
            "branch_coverage": 90,
            "functional_coverage": 98
          },
          "mtbf_hours": 100000
        }
      ]
    },
    "certification": {
      "type": "object",
      "description": "Industry certifications and standards compliance",
      "properties": {
        "iso_26262": {
          "type": "string",
          "enum": ["none", "qm", "asil_a", "asil_b", "asil_c", "asil_d"],
          "description": "ISO 26262 Automotive Safety Integrity Level",
          "examples": ["none", "qm", "asil_a", "asil_b", "asil_c", "asil_d"]
        },
        "ieee_1149_1": {
          "type": "boolean",
          "description": "IEEE 1149.1 JTAG boundary scan compliance",
          "examples": [true, false]
        },
        "ieee_1500": {
          "type": "boolean",
          "description": "IEEE 1500 embedded core test compliance",
          "examples": [true, false]
        },
        "other_certifications": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of other certifications or standards",
          "examples": [["DO-254"], ["IEC 61508"], ["ISO 9001", "DO-254"]]
        }
      },
      "examples": [
        {
          "iso_26262": "asil_b",
          "ieee_1149_1": true,
          "ieee_1500": false,
          "other_certifications": ["DO-254"]
        },
        {
          "iso_26262": "none",
          "ieee_1149_1": false,
          "ieee_1500": false,
          "other_certifications": []
        }
      ]
    },
    "ai_copilot": {
      "type": "object",
      "description": "AI copilot integration and prompts",
      "properties": {
        "prompt_to_generate_tb": {
          "type": "string",
          "description": "Suggested prompt to generate testbench using AI",
          "examples": [
            "Generate a SystemVerilog testbench for an SPI controller with configurable clock polarity and phase",
            "Create a comprehensive testbench for a PCIe PHY with multiple test scenarios",
            "Write a UVM testbench for a UART controller with FIFO support"
          ]
        },
        "prompt_to_instantiate": {
          "type": "string",
          "description": "Suggested prompt to instantiate in larger system",
          "examples": [
            "Instantiate an SPI controller in a SystemVerilog top-level module with APB interface",
            "Create a wrapper for PCIe PHY with clock generation and reset logic",
            "Integrate UART controller into a microcontroller system with interrupt handling"
          ]
        },
        "prompt_to_integrate": {
          "type": "string",
          "description": "Suggested prompt for system integration",
          "examples": [
            "Integrate SPI controller into a SoC with multiple peripherals and DMA support",
            "Connect PCIe PHY to a root complex with proper clock domain crossing",
            "Add UART controller to an embedded system with multiple communication protocols"
          ]
        },
        "ai_compatible": {
          "type": "boolean",
          "description": "Whether this IP is optimized for AI-assisted design",
          "examples": [true, false]
        }
      },
      "examples": [
        {
          "prompt_to_generate_tb": "Generate a SystemVerilog testbench for an SPI controller with configurable clock polarity and phase",
          "prompt_to_instantiate": "Instantiate an SPI controller in a SystemVerilog top-level module with APB interface",
          "prompt_to_integrate": "Integrate SPI controller into a SoC with multiple peripherals and DMA support",
          "ai_compatible": true
        },
        {
          "prompt_to_generate_tb": "Create a comprehensive testbench for a PCIe PHY with multiple test scenarios",
          "prompt_to_instantiate": "Create a wrapper for PCIe PHY with clock generation and reset logic",
          "ai_compatible": false
        }
      ]
    },
    "roadmap": {
      "type": "object",
      "description": "Future development plans and roadmap",
      "properties": {
        "planned_features": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of planned features or improvements",
          "examples": [
            ["DMA support", "Interrupt handling", "Power management"],
            ["Multi-lane support", "Advanced error correction"],
            ["Enhanced security features", "Performance optimizations"]
          ]
        },
        "deprecation_plan": {
          "type": "string",
          "description": "Deprecation timeline and migration path",
          "examples": [
            "Version 2.0 will be deprecated in Q4 2024. Migration guide available at https://docs.vyges.com/migration",
            "No deprecation planned",
            "Legacy interface will be removed in v3.0. Use new API for future development."
          ]
        },
        "version_schedule": {
          "type": "object",
          "properties": {
            "next_major": { 
              "type": "string", 
              "format": "date",
              "examples": ["2024-12-01", "2025-03-15", "2025-06-01"]
            },
            "next_minor": { 
              "type": "string", 
              "format": "date",
              "examples": ["2024-09-01", "2024-11-15", "2025-02-01"]
            },
            "maintenance_until": { 
              "type": "string", 
              "format": "date",
              "examples": ["2026-12-31", "2027-06-30", "2028-01-01"]
            }
          },
          "description": "Planned version release schedule",
          "examples": [
            {
              "next_major": "2024-12-01",
              "next_minor": "2024-09-01",
              "maintenance_until": "2026-12-31"
            },
            {
              "next_minor": "2024-11-15",
              "maintenance_until": "2027-06-30"
            }
          ]
        }
      },
      "examples": [
        {
          "planned_features": ["DMA support", "Interrupt handling", "Power management"],
          "deprecation_plan": "Version 2.0 will be deprecated in Q4 2024. Migration guide available at https://docs.vyges.com/migration",
          "version_schedule": {
            "next_major": "2024-12-01",
            "next_minor": "2024-09-01",
            "maintenance_until": "2026-12-31"
          }
        },
        {
          "planned_features": ["Multi-lane support", "Advanced error correction"],
          "deprecation_plan": "No deprecation planned"
        }
      ]
    },
    "compatibility": {
      "type": "object",
      "description": "Compatibility information and version constraints",
      "properties": {
        "min_vyges_version": {
          "type": "string",
          "description": "Minimum Vyges platform version required",
          "examples": ["1.0.0", "2.0.0", "3.0.0"]
        },
        "max_vyges_version": {
          "type": "string",
          "description": "Maximum Vyges platform version supported",
          "examples": ["3.0.0", "4.0.0", "latest"]
        },
        "breaking_changes": {
          "type": "array",
          "items": {
            "type": "object",
            "properties": {
              "version": { 
                "type": "string",
                "examples": ["2.0.0", "3.0.0", "4.0.0"]
              },
              "description": { 
                "type": "string",
                "examples": ["API interface changed", "Parameter names updated", "New required fields added"]
              },
              "migration_guide": { 
                "type": "string", 
                "format": "uri",
                "examples": ["https://docs.vyges.com/migration/v2", "https://docs.vyges.com/migration/v3"]
              }
            },
            "required": ["version", "description"],
            "examples": [
              {
                "version": "2.0.0",
                "description": "API interface changed",
                "migration_guide": "https://docs.vyges.com/migration/v2"
              },
              {
                "version": "3.0.0",
                "description": "Parameter names updated"
              }
            ]
          },
          "description": "List of breaking changes and migration guides",
          "examples": [
            [
              {
                "version": "2.0.0",
                "description": "API interface changed",
                "migration_guide": "https://docs.vyges.com/migration/v2"
              }
            ],
            [
              {
                "version": "3.0.0",
                "description": "Parameter names updated"
              },
              {
                "version": "4.0.0",
                "description": "New required fields added",
                "migration_guide": "https://docs.vyges.com/migration/v4"
              }
            ]
          ]
        },
        "deprecated_since": {
          "type": "string",
          "description": "Version when this IP was deprecated",
          "examples": ["2.0.0", "3.0.0", "4.0.0"]
        },
        "replacement": {
          "type": "string",
          "description": "Name of the replacement IP (if deprecated)",
          "examples": ["spi-controller-v2", "pcie-phy-v3", "uart-controller-v2"]
        }
      },
      "examples": [
        {
          "min_vyges_version": "1.0.0",
          "max_vyges_version": "3.0.0",
          "breaking_changes": [
            {
              "version": "2.0.0",
              "description": "API interface changed",
              "migration_guide": "https://docs.vyges.com/migration/v2"
            }
          ]
        },
        {
          "min_vyges_version": "2.0.0",
          "deprecated_since": "3.0.0",
          "replacement": "spi-controller-v2"
        }
      ]
    },
    "localization": {
      "type": "object",
      "description": "Internationalization and localization support",
      "properties": {
        "supported_languages": {
          "type": "array",
          "items": { "type": "string" },
          "description": "List of supported language codes (e.g., en, zh, ja)",
          "examples": [["en"], ["en", "zh"], ["en", "zh", "ja", "ko"]]
        },
        "documentation_languages": {
          "type": "array",
          "items": { "type": "string" },
          "description": "Languages in which documentation is available",
          "examples": [["en"], ["en", "zh"], ["en", "zh", "ja", "ko"]]
        },
        "localized_descriptions": {
          "type": "object",
          "additionalProperties": { "type": "string" },
          "description": "Description in different languages",
          "examples": [
            {
              "en": "High-performance SPI controller with configurable parameters",
              "zh": "é«æ§è½SPIæ§å¶å¨ï¼å·æå¯éç½®åæ°",
              "ja": "è¨­å®å¯è½ãªãã©ã¡ã¼ã¿ãæã¤é«æ§è½SPIã³ã³ãã­ã¼ã©ã¼"
            },
            {
              "en": "PCIe PHY supporting multiple generations",
              "zh": "æ¯æå¤ä»£PCIe PHY",
              "ja": "è¤æ°ã®ä¸ä»£ããµãã¼ãããPCIe PHY"
            }
          ]
        }
      },
      "examples": [
        {
          "supported_languages": ["en", "zh"],
          "documentation_languages": ["en", "zh"],
          "localized_descriptions": {
            "en": "High-performance SPI controller with configurable parameters",
            "zh": "é«æ§è½SPIæ§å¶å¨ï¼å·æå¯éç½®åæ°"
          }
        },
        {
          "supported_languages": ["en"],
          "documentation_languages": ["en"],
          "localized_descriptions": {
            "en": "PCIe PHY supporting multiple generations"
          }
        }
      ]
    },
    "chiplet": {
      "type": "object",
      "description": "Chiplet integration and packaging metadata",
      "properties": {
        "chiplet_ready": {
          "type": "boolean",
          "description": "Whether this IP is designed for chiplet integration",
          "default": false,
          "examples": [true, false]
        },
        "integration_level": {
          "type": "string",
          "enum": ["rtl", "netlist", "hard_ip"],
          "description": "Integration abstraction level for chiplet design",
          "examples": ["rtl", "netlist", "hard_ip"]
        },
        "die_to_die_interfaces": {
          "type": "array",
          "items": {
            "type": "string",
            "enum": ["ucie", "bow", "aib", "emib", "custom"]
          },
          "description": "Supported die-to-die interface protocols",
          "examples": [["ucie", "bow"], ["aib"], ["custom"]]
        },
        "packaging_considerations": {
          "type": "string",
          "description": "Notes about physical packaging requirements",
          "examples": [
            "Requires 2.5D interposer with 0.8mm bump pitch",
            "Compatible with organic substrate packaging",
            "Thermal considerations for high-power operation"
          ]
        },
        "interposer_constraints": {
          "type": "object",
          "description": "Interposer design constraints",
          "properties": {
            "technology": {
              "type": "string",
              "enum": ["silicon", "organic", "glass"],
              "description": "Interposer technology type",
              "examples": ["silicon", "organic", "glass"]
            },
            "routing_layers": {
              "type": "integer",
              "minimum": 1,
              "description": "Number of routing layers required",
              "examples": [2, 4, 6, 8]
            },
            "minimum_pitch": {
              "type": "number",
              "description": "Minimum routing pitch in micrometers",
              "examples": [0.8, 1.0, 1.2, 2.0]
            },
            "die_spacing": {
              "type": "number",
              "description": "Minimum spacing between dies in millimeters",
              "examples": [0.1, 0.2, 0.5, 1.0]
            }
          },
          "examples": [
            {
              "technology": "silicon",
              "routing_layers": 4,
              "minimum_pitch": 0.8,
              "die_spacing": 0.1
            },
            {
              "technology": "organic",
              "routing_layers": 2,
              "minimum_pitch": 2.0,
              "die_spacing": 0.5
            }
          ]
        },
        "bump_constraints": {
          "type": "object",
          "description": "Bump map and connectivity constraints",
          "properties": {
            "pitch": {
              "type": "number",
              "description": "Bump pitch in micrometers",
              "examples": [0.8, 1.0, 1.2, 2.0]
            },
            "size": {
              "type": "number",
              "description": "Bump size in micrometers",
              "examples": [0.4, 0.5, 0.6, 1.0]
            },
            "array": {
              "type": "string",
              "enum": ["full", "peripheral", "area"],
              "description": "Bump array configuration",
              "examples": ["full", "peripheral", "area"]
            },
            "power_bumps": {
              "type": "integer",
              "description": "Number of power/ground bumps required",
              "examples": [4, 8, 16, 32]
            },
            "signal_bumps": {
              "type": "integer",
              "description": "Number of signal bumps required",
              "examples": [16, 32, 64, 128]
            }
          },
          "examples": [
            {
              "pitch": 0.8,
              "size": 0.4,
              "array": "full",
              "power_bumps": 8,
              "signal_bumps": 32
            },
            {
              "pitch": 1.0,
              "size": 0.5,
              "array": "peripheral",
              "power_bumps": 4,
              "signal_bumps": 16
            }
          ]
        },
        "thermal_constraints": {
          "type": "object",
          "description": "Thermal analysis constraints",
          "properties": {
            "max_power_per_die": {
              "type": "number",
              "description": "Maximum power per die in watts",
              "examples": [1.0, 2.5, 5.0, 10.0]
            },
            "junction_temperature": {
              "type": "number",
              "description": "Maximum junction temperature in Celsius",
              "examples": [85, 100, 125, 150]
            },
            "thermal_resistance": {
              "type": "number",
              "description": "Thermal resistance in degrees C per watt",
              "examples": [10, 20, 50, 100]
            },
            "cooling_requirements": {
              "type": "string",
              "description": "Cooling requirements description",
              "examples": [
                "Passive cooling sufficient",
                "Active cooling required",
                "Liquid cooling recommended"
              ]
            }
          },
          "examples": [
            {
              "max_power_per_die": 5.0,
              "junction_temperature": 125,
              "thermal_resistance": 20,
              "cooling_requirements": "Active cooling required"
            },
            {
              "max_power_per_die": 1.0,
              "junction_temperature": 85,
              "thermal_resistance": 50,
              "cooling_requirements": "Passive cooling sufficient"
            }
          ]
        },
        "multi_die_testing": {
          "type": "object",
          "description": "Multi-die testing and validation requirements",
          "properties": {
            "test_access": {
              "type": "string",
              "enum": ["boundary_scan", "internal_access", "functional"],
              "description": "Test access method",
              "examples": ["boundary_scan", "internal_access", "functional"]
            },
            "test_coverage": {
              "type": "object",
              "properties": {
                "interconnect": {
                  "type": "number",
                  "minimum": 0,
                  "maximum": 100,
                  "description": "Interconnect test coverage percentage",
                  "examples": [90, 95, 98, 100]
                },
                "functionality": {
                  "type": "number",
                  "minimum": 0,
                  "maximum": 100,
                  "description": "Functional test coverage percentage",
                  "examples": [85, 90, 95, 100]
                }
              },
              "examples": [
                {
                  "interconnect": 95,
                  "functionality": 90
                },
                {
                  "interconnect": 100,
                  "functionality": 95
                }
              ]
            },
            "test_vectors": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of test vector files or formats",
              "examples": [["interconnect_test.v", "functional_test.v"], ["boundary_scan.pat"]]
            }
          },
          "examples": [
            {
              "test_access": "boundary_scan",
              "test_coverage": {
                "interconnect": 95,
                "functionality": 90
              },
              "test_vectors": ["interconnect_test.v", "functional_test.v"]
            },
            {
              "test_access": "functional",
              "test_coverage": {
                "interconnect": 100,
                "functionality": 95
              },
              "test_vectors": ["boundary_scan.pat"]
            }
          ]
        },
        "signal_conformance": {
          "type": "object",
          "description": "Signal and protocol conformance validation",
          "properties": {
            "protocol_reference": {
              "type": "string",
              "description": "Protocol specification version and reference",
              "examples": ["UCIe 1.1", "BoW 1.0", "AIB 1.0", "EMIB 2.0"]
            },
            "verified_against": {
              "type": "boolean",
              "description": "Whether interface was verified against protocol test suite",
              "examples": [true, false]
            },
            "test_suite": {
              "type": "string",
              "description": "Name and version of test suite used for verification",
              "examples": ["UCIe Compliance Test Suite v1.1", "BoW Validation Suite v1.0"]
            },
            "verification_date": {
              "type": "string",
              "format": "date",
              "description": "Date when protocol verification was completed",
              "examples": ["2024-01-15", "2024-03-20"]
            },
            "verification_tool": {
              "type": "string",
              "description": "Tool used for protocol verification",
              "examples": ["UCIe Compliance Checker", "Custom BoW Validator", "AIB Test Suite"]
            },
            "compliance_level": {
              "type": "string",
              "enum": ["basic", "full", "extended"],
              "description": "Level of protocol compliance achieved",
              "examples": ["basic", "full", "extended"]
            }
          },
          "examples": [
            {
              "protocol_reference": "UCIe 1.1",
              "verified_against": true,
              "test_suite": "UCIe Compliance Test Suite v1.1",
              "verification_date": "2024-01-15",
              "verification_tool": "UCIe Compliance Checker",
              "compliance_level": "full"
            },
            {
              "protocol_reference": "BoW 1.0",
              "verified_against": false,
              "compliance_level": "basic"
            }
          ]
        },
        "power_domains": {
          "type": "array",
          "description": "Power domain configuration for SoC/Chiplet partitioning",
          "items": {
            "type": "object",
            "properties": {
              "name": {
                "type": "string",
                "description": "Power domain name",
                "examples": ["core_pd", "io_pd", "analog_pd", "always_on"]
              },
              "voltage": {
                "type": "number",
                "description": "Operating voltage in volts",
                "examples": [0.8, 1.0, 1.2, 1.8, 3.3]
              },
              "type": {
                "type": "string",
                "enum": ["logic", "memory", "analog", "io", "mixed"],
                "description": "Type of circuitry in this power domain",
                "examples": ["logic", "memory", "analog", "io"]
              },
              "isolation_required": {
                "type": "boolean",
                "description": "Whether power isolation is required",
                "examples": [true, false]
              },
              "retention_required": {
                "type": "boolean",
                "description": "Whether state retention is required during power down",
                "examples": [true, false]
              },
              "max_current_ma": {
                "type": "number",
                "description": "Maximum current draw in milliamps",
                "examples": [10, 50, 100, 500, 1000]
              },
              "description": {
                "type": "string",
                "description": "Description of power domain purpose",
                "examples": ["Core logic domain", "I/O interface domain", "Always-on domain for critical functions"]
              }
            },
            "required": ["name", "voltage", "type"],
            "examples": [
              {
                "name": "core_pd",
                "voltage": 0.8,
                "type": "logic",
                "isolation_required": true,
                "max_current_ma": 100,
                "description": "Core logic domain"
              },
              {
                "name": "io_pd",
                "voltage": 1.8,
                "type": "io",
                "isolation_required": false,
                "max_current_ma": 50,
                "description": "I/O interface domain"
              }
            ]
          },
          "examples": [
            [
              {
                "name": "core_pd",
                "voltage": 0.8,
                "type": "logic",
                "isolation_required": true,
                "max_current_ma": 100,
                "description": "Core logic domain"
              },
              {
                "name": "io_pd",
                "voltage": 1.8,
                "type": "io",
                "isolation_required": false,
                "max_current_ma": 50,
                "description": "I/O interface domain"
              }
            ]
          ]
        },
        "lifecycle": {
          "type": "object",
          "description": "Lifecycle and supply chain metadata for chiplet integration",
          "properties": {
            "origin": {
              "type": "string",
              "description": "Origin of the chiplet (e.g., vyges/partner-x, internal)",
              "examples": ["vyges/partner-x", "internal", "external-vendor", "university-research"]
            },
            "trusted_fabricator": {
              "type": "boolean",
              "description": "Whether this chiplet comes from a trusted fabricator",
              "examples": [true, false]
            },
            "version_control": {
              "type": "string",
              "enum": ["git", "svn", "perforce", "none"],
              "description": "Version control system used",
              "examples": ["git", "svn", "perforce"]
            },
            "release_status": {
              "type": "string",
              "enum": ["development", "alpha", "beta", "qualified", "production", "deprecated"],
              "description": "Release status in the supply chain",
              "examples": ["qualified", "production", "beta"]
            },
            "fabrication_node": {
              "type": "string",
              "description": "Fabrication process node",
              "examples": ["tsmc7nm", "intel10nm", "samsung5nm", "sky130nm"]
            },
            "package_type": {
              "type": "string",
              "enum": ["2.5d_interposer", "3d_stacked", "organic_substrate", "fan_out"],
              "description": "Package type for chiplet integration",
              "examples": ["2.5d_interposer", "3d_stacked", "organic_substrate"]
            },
            "supply_chain_tracking": {
              "type": "boolean",
              "description": "Whether supply chain is tracked and verified",
              "examples": [true, false]
            },
            "certification": {
              "type": "array",
              "items": { "type": "string" },
              "description": "List of certifications (e.g., ISO 9001, automotive)",
              "examples": [["ISO 9001"], ["ISO 9001", "IATF 16949"], ["ISO 9001", "AS9100"]]
            }
          },
          "examples": [
            {
              "origin": "vyges/partner-x",
              "trusted_fabricator": true,
              "version_control": "git",
              "release_status": "qualified",
              "fabrication_node": "tsmc7nm",
              "package_type": "2.5d_interposer",
              "supply_chain_tracking": true,
              "certification": ["ISO 9001", "IATF 16949"]
            },
            {
              "origin": "internal",
              "trusted_fabricator": true,
              "version_control": "git",
              "release_status": "production",
              "fabrication_node": "sky130nm",
              "package_type": "organic_substrate",
              "supply_chain_tracking": false
            }
          ]
        },
        "cdxml_compliance": {
          "type": "object",
          "description": "CDXML compliance metadata for OCP (Open Compute Project) chiplet integration",
          "properties": {
            "cdxml_version": {
              "type": "string",
              "description": "CDXML specification version this chiplet complies with",
              "examples": ["cdxml-v0.1", "cdxml-v0.2", "cdxml-v1.0"]
            },
            "interface": {
              "type": "object",
              "description": "Die-to-die interface characteristics per CDXML specification",
              "properties": {
                "type": {
                  "type": "string",
                  "enum": ["BoW", "UCIe", "AIB", "EMIB", "custom"],
                  "description": "Interface protocol type",
                  "examples": ["BoW", "UCIe", "AIB"]
                },
                "lanes": {
                  "type": "integer",
                  "minimum": 1,
                  "description": "Number of interface lanes",
                  "examples": [4, 8, 16, 32]
                },
                "tx_pads": {
                  "type": "integer",
                  "minimum": 1,
                  "description": "Number of transmit pads",
                  "examples": [16, 32, 64, 128]
                },
                "rx_pads": {
                  "type": "integer",
                  "minimum": 1,
                  "description": "Number of receive pads",
                  "examples": [16, 32, 64, 128]
                },
                "data_rate_gbps": {
                  "type": "number",
                  "description": "Data rate per lane in Gbps",
                  "examples": [2.5, 5.0, 8.0, 16.0, 32.0]
                },
                "bow_specification": {
                  "type": "object",
                  "description": "BoW-specific interface parameters (when type is 'BoW')",
                  "properties": {
                    "spec_version": {
                      "type": "string",
                      "description": "BoW specification version",
                      "examples": ["2.0d.1", "2.0", "1.0"]
                    },
                    "signaling_class": {
                      "type": "string",
                      "enum": ["A", "B", "C", "D"],
                      "description": "BoW signaling class defining voltage and timing characteristics",
                      "examples": ["A", "B", "C"]
                    },
                    "tx_voltage": {
                      "type": "number",
                      "description": "Transmit voltage in volts",
                      "examples": [0.4, 0.8, 1.2, 1.8]
                    },
                    "rx_voltage": {
                      "type": "number",
                      "description": "Receive voltage in volts",
                      "examples": [0.4, 0.8, 1.2, 1.8]
                    },
                    "clocking_scheme": {
                      "type": "string",
                      "enum": ["forwarded", "embedded", "recovered"],
                      "description": "Clock distribution scheme",
                      "examples": ["forwarded", "embedded"]
                    },
                    "link_training": {
                      "type": "boolean",
                      "description": "Whether link training is supported",
                      "examples": [true, false]
                    },
                    "protocol_layer": {
                      "type": "string",
                      "enum": ["raw", "packetized", "streaming"],
                      "description": "Protocol layer type",
                      "examples": ["raw", "packetized"]
                    },
                    "serialization_factor": {
                      "type": "integer",
                      "minimum": 1,
                      "description": "Serialization factor for data transmission",
                      "examples": [8, 16, 32]
                    },
                    "bump_group": {
                      "type": "object",
                      "description": "Bump group configuration for BoW interface",
                      "properties": {
                        "pitch_um": {
                          "type": "number",
                          "description": "Bump pitch in micrometers",
                          "examples": [55, 100, 150, 200]
                        },
                        "location": {
                          "type": "string",
                          "enum": ["north", "south", "east", "west", "center", "distributed"],
                          "description": "Bump group location on die",
                          "examples": ["south", "distributed"]
                        },
                        "arrangement": {
                          "type": "string",
                          "enum": ["linear", "grid", "staggered", "custom"],
                          "description": "Bump arrangement pattern",
                          "examples": ["linear", "staggered"]
                        }
                      },
                      "examples": [
                        {
                          "pitch_um": 55,
                          "location": "south",
                          "arrangement": "linear"
                        }
                      ]
                    },
                    "compliance": {
                      "type": "object",
                      "description": "BoW compliance and testing features",
                      "properties": {
                        "has_loopback": {
                          "type": "boolean",
                          "description": "Whether loopback testing is supported",
                          "examples": [true, false]
                        },
                        "supports_prbs": {
                          "type": "boolean",
                          "description": "Whether PRBS (Pseudo-Random Bit Sequence) testing is supported",
                          "examples": [true, false]
                        },
                        "supports_inband_error_detect": {
                          "type": "boolean",
                          "description": "Whether in-band error detection is supported",
                          "examples": [true, false]
                        },
                        "supports_eye_monitoring": {
                          "type": "boolean",
                          "description": "Whether eye diagram monitoring is supported",
                          "examples": [true, false]
                        },
                        "supports_jitter_tolerance": {
                          "type": "boolean",
                          "description": "Whether jitter tolerance testing is supported",
                          "examples": [true, false]
                        }
                      },
                      "examples": [
                        {
                          "has_loopback": true,
                          "supports_prbs": true,
                          "supports_inband_error_detect": false,
                          "supports_eye_monitoring": true,
                          "supports_jitter_tolerance": true
                        }
                      ]
                    },
                    "timing_constraints": {
                      "type": "object",
                      "description": "BoW timing and signal integrity constraints",
                      "properties": {
                        "setup_time_ps": {
                          "type": "number",
                          "description": "Setup time requirement in picoseconds",
                          "examples": [50, 100, 200, 500]
                        },
                        "hold_time_ps": {
                          "type": "number",
                          "description": "Hold time requirement in picoseconds",
                          "examples": [50, 100, 200, 500]
                        },
                        "max_jitter_ps": {
                          "type": "number",
                          "description": "Maximum allowed jitter in picoseconds",
                          "examples": [10, 20, 50, 100]
                        },
                        "skew_tolerance_ps": {
                          "type": "number",
                          "description": "Skew tolerance between lanes in picoseconds",
                          "examples": [10, 20, 50, 100]
                        }
                      },
                      "examples": [
                        {
                          "setup_time_ps": 100,
                          "hold_time_ps": 100,
                          "max_jitter_ps": 20,
                          "skew_tolerance_ps": 50
                        }
                      ]
                    }
                  },
                  "examples": [
                    {
                      "spec_version": "2.0d.1",
                      "signaling_class": "B",
                      "tx_voltage": 0.4,
                      "rx_voltage": 0.4,
                      "clocking_scheme": "forwarded",
                      "link_training": true,
                      "protocol_layer": "raw",
                      "serialization_factor": 8,
                      "bump_group": {
                        "pitch_um": 55,
                        "location": "south",
                        "arrangement": "linear"
                      },
                      "compliance": {
                        "has_loopback": true,
                        "supports_prbs": true,
                        "supports_inband_error_detect": false
                      },
                      "timing_constraints": {
                        "setup_time_ps": 100,
                        "hold_time_ps": 100,
                        "max_jitter_ps": 20,
                        "skew_tolerance_ps": 50
                      }
                    }
                  ]
                }
              },
              "required": ["type"],
              "examples": [
                {
                  "type": "BoW",
                  "lanes": 8,
                  "tx_pads": 32,
                  "rx_pads": 32,
                  "data_rate_gbps": 8.0,
                  "bow_specification": {
                    "spec_version": "2.0d.1",
                    "signaling_class": "B",
                    "tx_voltage": 0.4,
                    "rx_voltage": 0.4,
                    "clocking_scheme": "forwarded",
                    "link_training": true,
                    "protocol_layer": "raw",
                    "serialization_factor": 8
                  }
                },
                {
                  "type": "UCIe",
                  "lanes": 16,
                  "tx_pads": 64,
                  "rx_pads": 64,
                  "data_rate_gbps": 16.0
                }
              ]
            },
            "electrical_characteristics": {
              "type": "object",
              "description": "Electrical characteristics per CDXML specification",
              "properties": {
                "core_voltage": {
                  "type": "number",
                  "description": "Core operating voltage in volts",
                  "examples": [0.8, 1.0, 1.2]
                },
                "io_voltage": {
                  "type": "number",
                  "description": "I/O operating voltage in volts",
                  "examples": [1.2, 1.8, 2.5, 3.3]
                },
                "max_current_ma": {
                  "type": "number",
                  "description": "Maximum current draw in milliamps",
                  "examples": [50, 100, 200, 500]
                },
                "leakage_ma": {
                  "type": "number",
                  "description": "Typical leakage current in milliamps",
                  "examples": [1.0, 2.5, 5.0, 10.0]
                },
                "power_domains": {
                  "type": "array",
                  "description": "Power domain specifications",
                  "items": {
                    "type": "object",
                    "properties": {
                      "name": {
                        "type": "string",
                        "description": "Power domain name",
                        "examples": ["core_vdd", "io_vdd", "analog_vdd", "always_on"]
                      },
                      "voltage": {
                        "type": "number",
                        "description": "Operating voltage in volts",
                        "examples": [0.8, 1.0, 1.2, 1.8, 3.3]
                      },
                      "max_current_ma": {
                        "type": "number",
                        "description": "Maximum current in milliamps",
                        "examples": [25, 50, 100, 200]
                      }
                    },
                    "required": ["name", "voltage"],
                    "examples": [
                      {
                        "name": "core_vdd",
                        "voltage": 0.8,
                        "max_current_ma": 100
                      },
                      {
                        "name": "io_vdd",
                        "voltage": 1.2,
                        "max_current_ma": 50
                      }
                    ]
                  }
                }
              },
              "examples": [
                {
                  "core_voltage": 0.8,
                  "io_voltage": 1.2,
                  "max_current_ma": 120,
                  "leakage_ma": 4.5,
                  "power_domains": [
                    {
                      "name": "core_vdd",
                      "voltage": 0.8,
                      "max_current_ma": 100
                    },
                    {
                      "name": "io_vdd",
                      "voltage": 1.2,
                      "max_current_ma": 50
                    }
                  ]
                }
              ]
            },
            "mechanical_characteristics": {
              "type": "object",
              "description": "Mechanical characteristics per CDXML specification",
              "properties": {
                "die_width_um": {
                  "type": "number",
                  "description": "Die width in micrometers",
                  "examples": [2000, 4000, 6000, 8000]
                },
                "die_height_um": {
                  "type": "number",
                  "description": "Die height in micrometers",
                  "examples": [2000, 3000, 4000, 6000]
                },
                "bump_pitch_um": {
                  "type": "number",
                  "description": "Bump pitch in micrometers",
                  "examples": [50, 100, 150, 200]
                },
                "substrate_type": {
                  "type": "string",
                  "enum": ["organic", "silicon", "glass", "ceramic"],
                  "description": "Substrate material type",
                  "examples": ["organic", "silicon", "glass"]
                },
                "package_dimensions": {
                  "type": "object",
                  "description": "Package physical dimensions",
                  "properties": {
                    "width_mm": {
                      "type": "number",
                      "description": "Package width in millimeters",
                      "examples": [10, 15, 20, 25]
                    },
                    "height_mm": {
                      "type": "number",
                      "description": "Package height in millimeters",
                      "examples": [10, 15, 20, 25]
                    },
                    "thickness_mm": {
                      "type": "number",
                      "description": "Package thickness in millimeters",
                      "examples": [1.0, 1.5, 2.0, 2.5]
                    }
                  },
                  "examples": [
                    {
                      "width_mm": 15,
                      "height_mm": 15,
                      "thickness_mm": 1.5
                    }
                  ]
                }
              },
              "examples": [
                {
                  "die_width_um": 4000,
                  "die_height_um": 3000,
                  "bump_pitch_um": 100,
                  "substrate_type": "organic",
                  "package_dimensions": {
                    "width_mm": 15,
                    "height_mm": 15,
                    "thickness_mm": 1.5
                  }
                }
              ]
            },
            "checklist_items": {
              "type": "object",
              "description": "CDXML compliance checklist items",
              "properties": {
                "known_good_die": {
                  "type": "boolean",
                  "description": "Whether die has been tested and verified as known-good",
                  "examples": [true, false]
                },
                "reticle_compatible": {
                  "type": "boolean",
                  "description": "Whether die is compatible with standard reticle formats",
                  "examples": [true, false]
                },
                "has_dft_hooks": {
                  "type": "boolean",
                  "description": "Whether die includes design-for-test hooks",
                  "examples": [true, false]
                },
                "test_vector_included": {
                  "type": "boolean",
                  "description": "Whether test vectors are included with the die",
                  "examples": [true, false]
                },
                "thermal_model_available": {
                  "type": "boolean",
                  "description": "Whether thermal model is available for analysis",
                  "examples": [true, false]
                },
                "power_model_available": {
                  "type": "boolean",
                  "description": "Whether power model is available for analysis",
                  "examples": [true, false]
                },
                "d2d_loopback_coverage": {
                  "type": "boolean",
                  "description": "Whether die-to-die loopback testing is covered",
                  "examples": [true, false]
                }
              },
              "examples": [
                {
                  "known_good_die": true,
                  "reticle_compatible": true,
                  "has_dft_hooks": true,
                  "test_vector_included": true,
                  "thermal_model_available": true,
                  "power_model_available": true,
                  "d2d_loopback_coverage": true
                }
              ]
            },
            "validation_status": {
              "type": "string",
              "enum": ["not_validated", "in_progress", "validated", "failed"],
              "description": "CDXML validation status",
              "examples": ["not_validated", "in_progress", "validated", "failed"]
            },
            "validation_date": {
              "type": "string",
              "format": "date",
              "description": "Date when CDXML validation was completed",
              "examples": ["2024-01-15", "2024-03-20"]
            },
            "validation_tool": {
              "type": "string",
              "description": "Tool used for CDXML validation",
              "examples": ["CDXML Validator v0.2", "Custom CDXML Checker", "OCP Compliance Tool"]
            }
          },
          "examples": [
            {
              "cdxml_version": "cdxml-v0.2",
              "interface": {
                "type": "BoW",
                "lanes": 8,
                "tx_pads": 32,
                "rx_pads": 32,
                "data_rate_gbps": 8.0
              },
              "electrical_characteristics": {
                "core_voltage": 0.8,
                "io_voltage": 1.2,
                "max_current_ma": 120,
                "leakage_ma": 4.5
              },
              "mechanical_characteristics": {
                "die_width_um": 4000,
                "die_height_um": 3000,
                "bump_pitch_um": 100,
                "substrate_type": "organic"
              },
              "checklist_items": {
                "known_good_die": true,
                "reticle_compatible": true,
                "has_dft_hooks": true,
                "test_vector_included": true
              },
              "validation_status": "validated",
              "validation_date": "2024-01-15",
              "validation_tool": "CDXML Validator v0.2"
            }
          ]
        }
      },
      "examples": [
        {
          "chiplet_ready": true,
          "integration_level": "rtl",
          "die_to_die_interfaces": ["ucie", "bow"],
          "packaging_considerations": "Requires 2.5D interposer with 0.8mm bump pitch",
          "interposer_constraints": {
            "technology": "silicon",
            "routing_layers": 4,
            "minimum_pitch": 0.8,
            "die_spacing": 0.1
          },
          "bump_constraints": {
            "pitch": 0.8,
            "size": 0.4,
            "array": "full",
            "power_bumps": 8,
            "signal_bumps": 32
          },
          "thermal_constraints": {
            "max_power_per_die": 5.0,
            "junction_temperature": 125,
            "thermal_resistance": 20,
            "cooling_requirements": "Active cooling required"
          },
          "multi_die_testing": {
            "test_access": "boundary_scan",
            "test_coverage": {
              "interconnect": 95,
              "functionality": 90
            },
            "test_vectors": ["interconnect_test.v", "functional_test.v"]
          },
          "signal_conformance": {
            "protocol_reference": "UCIe 1.1",
            "verified_against": true,
            "test_suite": "UCIe Compliance Test Suite v1.1",
            "verification_date": "2024-01-15",
            "verification_tool": "UCIe Compliance Checker",
            "compliance_level": "full"
          },
          "power_domains": [
            {
              "name": "core_pd",
              "voltage": 0.8,
              "type": "logic",
              "isolation_required": true,
              "max_current_ma": 100,
              "description": "Core logic domain"
            },
            {
              "name": "io_pd",
              "voltage": 1.8,
              "type": "io",
              "isolation_required": false,
              "max_current_ma": 50,
              "description": "I/O interface domain"
            }
          ],
          "lifecycle": {
            "origin": "vyges/partner-x",
            "trusted_fabricator": true,
            "version_control": "git",
            "release_status": "qualified",
            "fabrication_node": "tsmc7nm",
            "package_type": "2.5d_interposer",
            "supply_chain_tracking": true,
            "certification": ["ISO 9001", "IATF 16949"]
          },
          "cdxml_compliance": {
            "cdxml_version": "cdxml-v0.2",
            "interface": {
              "type": "BoW",
              "lanes": 8,
              "tx_pads": 32,
              "rx_pads": 32,
              "data_rate_gbps": 8.0
            },
            "electrical_characteristics": {
              "core_voltage": 0.8,
              "io_voltage": 1.2,
              "max_current_ma": 120,
              "leakage_ma": 4.5
            },
            "mechanical_characteristics": {
              "die_width_um": 4000,
              "die_height_um": 3000,
              "bump_pitch_um": 100,
              "substrate_type": "organic"
            },
            "checklist_items": {
              "known_good_die": true,
              "reticle_compatible": true,
              "has_dft_hooks": true,
              "test_vector_included": true
            },
            "validation_status": "validated",
            "validation_date": "2024-01-15",
            "validation_tool": "CDXML Validator v0.2"
          }
        },
        {
          "chiplet_ready": false,
          "integration_level": "rtl",
          "packaging_considerations": "Standard single-die packaging"
        },
        {
          "chiplet_ready": true,
          "integration_level": "hard_ip",
          "die_to_die_interfaces": ["ucie", "bow"],
          "packaging_considerations": "Advanced chiplet with CDXML compliance",
          "cdxml_compliance": {
            "cdxml_version": "cdxml-v0.2",
            "interface": {
              "type": "UCIe",
              "lanes": 16,
              "tx_pads": 64,
              "rx_pads": 64,
              "data_rate_gbps": 16.0
            },
            "electrical_characteristics": {
              "core_voltage": 1.0,
              "io_voltage": 1.8,
              "max_current_ma": 200,
              "leakage_ma": 8.0,
              "power_domains": [
                {
                  "name": "core_vdd",
                  "voltage": 1.0,
                  "max_current_ma": 150
                },
                {
                  "name": "io_vdd",
                  "voltage": 1.8,
                  "max_current_ma": 50
                }
              ]
            },
            "mechanical_characteristics": {
              "die_width_um": 6000,
              "die_height_um": 5000,
              "bump_pitch_um": 150,
              "substrate_type": "silicon",
              "package_dimensions": {
                "width_mm": 20,
                "height_mm": 20,
                "thickness_mm": 2.0
              }
            },
            "checklist_items": {
              "known_good_die": true,
              "reticle_compatible": true,
              "has_dft_hooks": true,
              "test_vector_included": true,
              "thermal_model_available": true,
              "power_model_available": true,
              "d2d_loopback_coverage": true
            },
            "validation_status": "validated",
            "validation_date": "2024-03-20",
            "validation_tool": "OCP Compliance Tool v1.0"
          }
        },
        {
          "chiplet_ready": true,
          "integration_level": "hard_ip",
          "die_to_die_interfaces": ["bow"],
          "packaging_considerations": "High-performance BoW chiplet with comprehensive specification compliance",
          "interposer_constraints": {
            "technology": "silicon",
            "routing_layers": 8,
            "minimum_pitch": 0.5,
            "die_spacing": 0.05
          },
          "bump_constraints": {
            "pitch": 0.5,
            "size": 0.25,
            "array": "full",
            "power_bumps": 32,
            "signal_bumps": 128
          },
          "thermal_constraints": {
            "max_power_per_die": 12.0,
            "junction_temperature": 125,
            "thermal_resistance": 12,
            "cooling_requirements": "Advanced liquid cooling required"
          },
          "multi_die_testing": {
            "test_access": "internal_access",
            "test_coverage": {
              "interconnect": 99,
              "functionality": 98
            },
            "test_vectors": ["bow_interconnect_test.v", "prbs_test.v", "eye_monitoring_test.v", "jitter_test.v"]
          },
          "signal_conformance": {
            "protocol_reference": "BoW 2.0d.1",
            "verified_against": true,
            "test_suite": "BoW Compliance Test Suite v2.0d.1",
            "verification_date": "2024-04-15",
            "verification_tool": "BoW Compliance Checker v2.0",
            "compliance_level": "extended"
          },
          "power_domains": [
            {
              "name": "core_pd",
              "voltage": 0.8,
              "type": "logic",
              "isolation_required": true,
              "retention_required": true,
              "max_current_ma": 300,
              "description": "High-performance core logic domain"
            },
            {
              "name": "bow_io_pd",
              "voltage": 0.4,
              "type": "io",
              "isolation_required": false,
              "retention_required": false,
              "max_current_ma": 200,
              "description": "BoW interface domain with low-voltage signaling"
            },
            {
              "name": "analog_pd",
              "voltage": 1.2,
              "type": "analog",
              "isolation_required": true,
              "retention_required": false,
              "max_current_ma": 100,
              "description": "Analog circuitry and PLL domain"
            }
          ],
          "lifecycle": {
            "origin": "vyges/partner-x",
            "trusted_fabricator": true,
            "version_control": "git",
            "release_status": "production",
            "fabrication_node": "tsmc3nm",
            "package_type": "2.5d_interposer",
            "supply_chain_tracking": true,
            "certification": ["ISO 9001", "IATF 16949", "AS9100", "AEC-Q100"]
          },
          "cdxml_compliance": {
            "cdxml_version": "cdxml-v0.2",
            "interface": {
              "type": "BoW",
              "lanes": 32,
              "tx_pads": 128,
              "rx_pads": 128,
              "data_rate_gbps": 32.0,
              "bow_specification": {
                "spec_version": "2.0d.1",
                "signaling_class": "B",
                "tx_voltage": 0.4,
                "rx_voltage": 0.4,
                "clocking_scheme": "forwarded",
                "link_training": true,
                "protocol_layer": "raw",
                "serialization_factor": 16,
                "bump_group": {
                  "pitch_um": 55,
                  "location": "distributed",
                  "arrangement": "staggered"
                },
                "compliance": {
                  "has_loopback": true,
                  "supports_prbs": true,
                  "supports_inband_error_detect": true,
                  "supports_eye_monitoring": true,
                  "supports_jitter_tolerance": true
                },
                "timing_constraints": {
                  "setup_time_ps": 50,
                  "hold_time_ps": 50,
                  "max_jitter_ps": 10,
                  "skew_tolerance_ps": 25
                }
              }
            },
            "electrical_characteristics": {
              "core_voltage": 0.8,
              "io_voltage": 0.4,
              "max_current_ma": 300,
              "leakage_ma": 12.0,
              "power_domains": [
                {
                  "name": "core_vdd",
                  "voltage": 0.8,
                  "max_current_ma": 200
                },
                {
                  "name": "bow_io_vdd",
                  "voltage": 0.4,
                  "max_current_ma": 100
                }
              ]
            },
            "mechanical_characteristics": {
              "die_width_um": 8000,
              "die_height_um": 6000,
              "bump_pitch_um": 55,
              "substrate_type": "silicon",
              "package_dimensions": {
                "width_mm": 25,
                "height_mm": 25,
                "thickness_mm": 2.5
              }
            },
            "checklist_items": {
              "known_good_die": true,
              "reticle_compatible": true,
              "has_dft_hooks": true,
              "test_vector_included": true,
              "thermal_model_available": true,
              "power_model_available": true,
              "d2d_loopback_coverage": true
            },
            "validation_status": "validated",
            "validation_date": "2024-04-15",
            "validation_tool": "BoW Compliance Tool v2.0"
          }
        }
      ]
    }
  },
  "allOf": [
    {
      "if": {
        "properties": {
          "target": {
            "contains": { "const": "fpga" }
          }
        }
      },
      "then": {
        "required": ["fpga"]
      }
    },
    {
      "if": {
        "properties": {
          "target": {
            "contains": { "const": "asic" }
          }
        }
      },
      "then": {
        "required": ["asic"]
      }
    },
    {
      "if": {
        "properties": {
          "design_type": {
            "contains": { "const": "analog" }
          }
        }
      },
      "then": {
        "properties": {
          "asic": {
            "required": ["flavor", "pdks", "tools", "analog_models", "symbol_views", "layout_views"]
          }
        }
      }
    },
    {
      "if": {
        "properties": {
          "design_type": {
            "contains": { "const": "digital" }
          }
        }
      },
      "then": {
        "properties": {
          "asic": {
            "required": ["flavor", "pdks", "synthesis_tool"]
          }
        }
      }
    },
    {
      "if": {
        "properties": {
          "design_type": {
            "contains": { "const": "mixed-signal" }
          }
        }
      },
      "then": {
        "properties": {
          "asic": {
            "required": ["flavor", "pdks", "digital_partition", "analog_partition", "co_simulation"]
          }
        }
      }
    },
    {
      "if": {
        "properties": {
          "design_type": {
            "contains": { "const": "hard-ip" }
          }
        }
      },
      "then": {
        "properties": {
          "fpga": {
            "required": ["hard_ip", "vendor"]
          }
        }
      }
    },
    {
      "if": {
        "properties": {
          "automation": {
            "properties": {
              "automation_level": { "const": "enhanced" }
            }
          }
        }
      },
      "then": {
        "required": ["parameters", "dependencies", "toolRequirements"]
      }
    },
    {
      "if": {
        "properties": {
          "automation": {
            "properties": {
              "automation_level": { "const": "full" }
            }
          }
        }
      },
      "then": {
        "required": ["parameters", "dependencies", "toolRequirements", "performance", "reliability", "packaging"]
      }
    },
    {
      "if": {
        "properties": {
          "source": {
            "properties": {
              "containsEncryptedPayload": { "const": true }
            }
          }
        }
      },
      "then": {
        "properties": {
          "automation": {
            "properties": {
              "blocking_issues": {
                "contains": { "const": "encrypted_ip" }
              }
            }
          }
        }
      }
    }
  ],
  "additionalProperties": false,
  "examples": [
    {
      "name": "vyges/spi-controller",
      "x-version": "1.0.0",
      "version": "1.0.0",
      "template": "vyges-ip-template@1.0.0",
      "description": "SPI master controller with configurable clock divider",
      "license": "Apache-2.0",
      "maturity": "production",
      "target": ["asic", "fpga"],
      "design_type": ["digital"],
      "chiplet": {
        "chiplet_ready": true,
        "integration_level": "rtl",
        "die_to_die_interfaces": ["ucie", "bow"],
        "packaging_considerations": "Requires 2.5D interposer with 0.8mm bump pitch",
        "interposer_constraints": {
          "technology": "silicon",
          "routing_layers": 4,
          "minimum_pitch": 0.8,
          "die_spacing": 0.1
        },
        "bump_constraints": {
          "pitch": 0.8,
          "size": 0.4,
          "array": "full",
          "power_bumps": 8,
          "signal_bumps": 32
        },
        "thermal_constraints": {
          "max_power_per_die": 2.0,
          "junction_temperature": 125,
          "thermal_resistance": 30,
          "cooling_requirements": "Passive cooling sufficient"
        },
        "multi_die_testing": {
          "test_access": "boundary_scan",
          "test_coverage": {
            "interconnect": 95,
            "functionality": 90
          },
          "test_vectors": ["interconnect_test.v", "functional_test.v"]
        }
      },
      "automation": {
        "automation_level": "enhanced",
        "minimal_required": ["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"],
        "recommended_for_automation": ["parameters", "dependencies", "toolRequirements", "performance", "reliability", "packaging", "community"]
      },
      "toolRequirements": {
        "simulation": "verilator",
        "synthesis": "yosys",
        "physical": "openroad",
        "layout": "magic",
        "verification": "netgen",
        "notes": "Open-source toolchain supported"
      },
      "created": "2024-01-15T10:30:00Z",
      "updated": "2024-01-20T14:45:00Z",
      "interfaces": [
        {
          "type": "bus",
          "direction": "input",
          "protocol": "APB",
          "width": 32,
          "signals": [
            {
              "name": "PCLK",
              "direction": "input",
              "type": "clock",
              "description": "APB clock signal"
            },
            {
              "name": "PRESETn",
              "direction": "input",
              "type": "reset",
              "active_level": "low",
              "description": "APB reset signal"
            }
          ]
        },
        {
          "type": "chiplet",
          "direction": "inout",
          "protocol": "UCIe",
          "width": 64,
          "signals": [
            {
              "name": "ucie_clk",
              "direction": "input",
              "type": "clock",
              "description": "UCIe clock signal"
            },
            {
              "name": "ucie_rst_n",
              "direction": "input",
              "type": "reset",
              "active_level": "low",
              "description": "UCIe reset signal"
            },
            {
              "name": "ucie_tx_data",
              "direction": "output",
              "type": "data",
              "width": 64,
              "description": "UCIe transmit data"
            },
            {
              "name": "ucie_rx_data",
              "direction": "input",
              "type": "data",
              "width": 64,
              "description": "UCIe receive data"
            }
          ]
        }
      ],
      "asic": {
        "flavor": "digital",
        "pdks": ["sky130B", "gf180mcuC", "ihp-sg13g2"],
        "synthesis_tool": "openlane",
        "clock_freq_mhz": 100
      },
      "fpga": {
        "toolchain": "vivado",
        "board": "arty-a7",
        "cfu_playground_compatible": true,
        "constraints": ["fpga/constraints/arty.xdc"]
      },
      "test": {
        "status": "passing",
        "testbenches": ["cocotb"],
        "simulators": ["verilator"]
      },
      "flows": {
        "verilator": { "status": "verified" },
        "openlane": { "status": "tested", "pdks": ["sky130B", "gf180mcuC","ihp-sg13g2"] }
      },
      "packaging": {
        "ipxact": true,
        "format": "verilog"
      },
      "community": {
        "contributions": true,
        "issues": "https://github.com/vyges/spi-controller/issues"
      },
      "dependencies": [
        {
          "name": "openhw/apb-bridge",
          "version": "^1.0.0",
          "type": "ip",
          "license": "CERN-OHL-S",
          "source": {
            "type": "git",
            "url": "https://github.com/openhwgroup/apb-bridge",
            "commit": "a1b2c3d"
          },
          "autoFetch": true,
          "attribution": "Copyright 2024 OpenHW Group. Licensed under CERN-OHL-S."
        }
      ],
      "parameters": [
        {
          "name": "CLOCK_DIV",
          "type": "int",
          "default": 8,
          "description": "Clock divider for SPI clock generation",
          "range": { "min": 2, "max": 256 },
          "units": "cycles",
          "required": false
        },
        {
          "name": "DATA_WIDTH",
          "type": "int",
          "default": 8,
          "description": "Data width for SPI transactions",
          "range": { "min": 1, "max": 32 },
          "units": "bits",
          "required": true
        }
      ],
      "performance": {
        "max_frequency_mhz": 100,
        "power_consumption_mw": 5.2,
        "area_mm2": 0.15,
        "gate_count": 2500
      },
      "reliability": {
        "fault_tolerance": "basic",
        "error_detection": ["parity"],
        "test_coverage": {
          "line_coverage": 95,
          "branch_coverage": 88,
          "functional_coverage": 92
        }
      },
      "categories": ["interface", "controller", "communication"],
      "tags": ["spi", "controller", "apb", "master"],
      "keywords": ["serial", "protocol", "master", "slave", "communication"],
      "registry": {
        "status": "approved",
        "submission_date": "2024-01-15T10:30:00Z",
        "approval_date": "2024-01-16T14:20:00Z",
        "verified_by": "vyges-team",
        "registry_id": "spi-controller-v1",
        "compliance_check": {
          "status": "passing",
          "last_checked": "2024-01-16T14:20:00Z",
          "checker_version": "1.0.0",
          "issues": []
        }
      }
    },
    {
      "name": "acme/pcie-phy-encrypted",
      "x-version": "1.0.0",
      "version": "3.2.1",
      "template": "vyges-ip-template@1.0.0",
      "description": "High-speed PCIe Gen4 PHY with encrypted RTL payload",
      "license": "Proprietary",
      "maturity": "production",
      "target": ["asic"],
      "design_type": ["mixed-signal"],
      "interfaces": [
        {
          "type": "bus",
          "direction": "input",
          "protocol": "PCIe",
          "width": 64,
          "signals": [
            {
              "name": "pcie_clk",
              "direction": "input",
              "type": "clock",
              "description": "PCIe reference clock"
            },
            {
              "name": "pcie_rst_n",
              "direction": "input",
              "type": "reset",
              "active_level": "low",
              "description": "PCIe reset signal"
            },
            {
              "name": "tx_data",
              "direction": "output",
              "type": "data",
              "width": 64,
              "description": "Transmit data"
            },
            {
              "name": "rx_data",
              "direction": "input",
              "type": "data",
              "width": 64,
              "description": "Receive data"
            }
          ]
        }
      ],
      "automation": {
        "automation_level": "basic",
        "minimal_required": ["name", "version", "license", "interfaces", "template", "target", "design_type", "maturity", "description", "source", "asic", "fpga", "test", "flows"],
        "blocking_issues": ["encrypted_ip", "requires_nda"]
      },
      "asic": {
        "flavor": "mixed-signal",
        "pdks": ["tsmc28", "gf12"],
        "digital_partition": ["rtl/pcie_phy_wrapper.v"],
        "analog_partition": ["analog/pcie_phy_analog.spice"],
        "co_simulation": {
          "tool": "ams-designer",
          "interface_signals": ["tx_data", "rx_data", "clk", "reset"]
        }
      },
      "delivery": {
        "encryptedRTL": true,
        "encryptedModels": true,
        "formats": ["vhdl", "lib", "db", "lef", "gds"],
        "requiresNDA": true,
        "access": "Contact licensing@acme.com for evaluation",
        "licenseModel": "per-project"
      },
      "toolRequirements": {
        "simulation": "Synopsys VCS or Cadence Xcelium",
        "synthesis": "Synopsys Design Compiler",
        "physical": "Cadence Innovus"
      },
      "source": {
        "type": "git",
        "url": "https://github.com/acme/pcie-phy-encrypted",
        "private": true,
        "containsEncryptedPayload": true,
        "indexing": false
      },
      "commercial": {
        "contact_email": "licensing@acme.com",
        "pricing_model": "one-time",
        "available_regions": ["US", "EU", "APAC"]
      },
      "compliance": {
        "sbom": "https://acme.com/sbom/pcie-phy-3.2.1.json"
      },
      "tags": ["pcie", "phy", "encrypted", "mixed-signal"]
    }
  ]
}

