{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678805668181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805668181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:54:28 2023 " "Processing started: Tue Mar 14 07:54:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805668181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678805668459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678805668459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_lab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_lab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_lab " "Found entity 1: VGA_lab" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_control-vga " "Found design unit 1: vga_control-vga" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673916 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/vga_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_image1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_image1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 make_image1-image " "Found design unit 1: make_image1-image" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673918 ""} { "Info" "ISGN_ENTITY_NAME" "1 make_image1 " "Found entity 1: make_image1" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_2-rtl " "Found design unit 1: lfsr_2-rtl" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673919 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_2 " "Found entity 1: lfsr_2" {  } { { "lfsr_2.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr_1-rtl " "Found design unit 1: lfsr_1-rtl" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673920 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr_1 " "Found entity 1: lfsr_1" {  } { { "lfsr_1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673921 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider " "Found design unit 1: clock_divider-clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673923 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805673923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_lab " "Elaborating entity \"VGA_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678805673945 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lfsr_1 inst6 " "Block or symbol \"lfsr_1\" of instance \"inst6\" overlaps another block or symbol" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 552 672 816 632 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1678805673945 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "make_image1 inst11 " "Block or symbol \"make_image1\" of instance \"inst11\" overlaps another block or symbol" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 472 240 456 648 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1678805673945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:inst " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:inst\"" {  } { { "VGA_lab.bdf" "inst" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 192 232 456 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_image1 make_image1:inst11 " "Elaborating entity \"make_image1\" for hierarchy \"make_image1:inst11\"" {  } { { "VGA_lab.bdf" "inst11" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 472 240 456 648 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_x_motion make_image1.vhd(35) " "Verilog HDL or VHDL warning at make_image1.vhd(35): object \"ball_x_motion\" assigned a value but never read" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_x_motion_2 make_image1.vhd(42) " "Verilog HDL or VHDL warning at make_image1.vhd(42): object \"ball_x_motion_2\" assigned a value but never read" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ball_y_pos_3 make_image1.vhd(51) " "VHDL Signal Declaration warning at make_image1.vhd(51): used implicit default value for signal \"ball_y_pos_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ball_x_pos_3 make_image1.vhd(52) " "VHDL Signal Declaration warning at make_image1.vhd(52): used implicit default value for signal \"ball_x_pos_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678805673948 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_player_T make_image1.vhd(382) " "VHDL Process Statement warning at make_image1.vhd(382): signal \"digit_player_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673950 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_boxed_T make_image1.vhd(395) " "VHDL Process Statement warning at make_image1.vhd(395): signal \"digit_boxed_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673950 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos make_image1.vhd(534) " "VHDL Process Statement warning at make_image1.vhd(534): signal \"ball_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_x make_image1.vhd(534) " "VHDL Process Statement warning at make_image1.vhd(534): signal \"paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size make_image1.vhd(534) " "VHDL Process Statement warning at make_image1.vhd(534): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos_2 make_image1.vhd(535) " "VHDL Process Statement warning at make_image1.vhd(535): signal \"ball_x_pos_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_x make_image1.vhd(535) " "VHDL Process Statement warning at make_image1.vhd(535): signal \"paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_2 make_image1.vhd(535) " "VHDL Process Statement warning at make_image1.vhd(535): signal \"size_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673951 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_x_pos_3 make_image1.vhd(536) " "VHDL Process Statement warning at make_image1.vhd(536): signal \"ball_x_pos_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_x make_image1.vhd(536) " "VHDL Process Statement warning at make_image1.vhd(536): signal \"paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_3 make_image1.vhd(536) " "VHDL Process Statement warning at make_image1.vhd(536): signal \"size_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size make_image1.vhd(547) " "VHDL Process Statement warning at make_image1.vhd(547): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_2 make_image1.vhd(547) " "VHDL Process Statement warning at make_image1.vhd(547): signal \"size_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size_3 make_image1.vhd(547) " "VHDL Process Statement warning at make_image1.vhd(547): signal \"size_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scorePlayer_T make_image1.vhd(557) " "VHDL Process Statement warning at make_image1.vhd(557): signal \"scorePlayer_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673952 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreBoxed_T make_image1.vhd(558) " "VHDL Process Statement warning at make_image1.vhd(558): signal \"scoreBoxed_T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_Player make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"score_Player\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scorePlayer_T make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"scorePlayer_T\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_Boxed make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"score_Boxed\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scoreBoxed_T make_image1.vhd(531) " "VHDL Process Statement warning at make_image1.vhd(531): inferring latch(es) for signal or variable \"scoreBoxed_T\", which holds its previous value in one or more paths through the process" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678805673953 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[0\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[0\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[1\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[1\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[2\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[2\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scoreBoxed_T\[3\] make_image1.vhd(531) " "Inferred latch for \"scoreBoxed_T\[3\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[0\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[0\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[1\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[1\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673958 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[2\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[2\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scorePlayer_T\[3\] make_image1.vhd(531) " "Inferred latch for \"scorePlayer_T\[3\]\" at make_image1.vhd(531)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[0\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[0\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[1\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[1\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[2\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[2\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Boxed\[3\] make_image1.vhd(547) " "Inferred latch for \"score_Boxed\[3\]\" at make_image1.vhd(547)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[0\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[0\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[1\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[1\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[2\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[2\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_Player\[3\] make_image1.vhd(534) " "Inferred latch for \"score_Player\[3\]\" at make_image1.vhd(534)" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805673959 "|VGA_lab|make_image1:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst8 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst8\"" {  } { { "VGA_lab.bdf" "inst8" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 480 672 816 560 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst10 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst10\"" {  } { { "VGA_lab.bdf" "inst10" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 552 872 1024 632 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_1 lfsr_1:inst6 " "Elaborating entity \"lfsr_1\" for hierarchy \"lfsr_1:inst6\"" {  } { { "VGA_lab.bdf" "inst6" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 552 672 816 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_2 lfsr_2:inst7 " "Elaborating entity \"lfsr_2\" for hierarchy \"lfsr_2:inst7\"" {  } { { "VGA_lab.bdf" "inst7" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 632 672 816 712 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805673981 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[0\] make_image1:inst11\|scoreBoxed_T\[0\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[0\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[0\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[1\] make_image1:inst11\|scoreBoxed_T\[1\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[1\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[1\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[2\] make_image1:inst11\|scoreBoxed_T\[2\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[2\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[2\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Boxed\[3\] make_image1:inst11\|scoreBoxed_T\[3\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Boxed\[3\]\" merged with LATCH primitive \"make_image1:inst11\|scoreBoxed_T\[3\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 547 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[0\] make_image1:inst11\|scorePlayer_T\[0\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[0\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[0\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[1\] make_image1:inst11\|scorePlayer_T\[1\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[1\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[1\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[2\] make_image1:inst11\|scorePlayer_T\[2\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[2\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[2\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "make_image1:inst11\|score_Player\[3\] make_image1:inst11\|scorePlayer_T\[3\] " "Duplicate LATCH primitive \"make_image1:inst11\|score_Player\[3\]\" merged with LATCH primitive \"make_image1:inst11\|scorePlayer_T\[3\]\"" {  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 534 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805674464 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1678805674464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nblank VCC " "Pin \"nblank\" is stuck at VCC" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 392 576 752 408 "nblank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805674956 "|VGA_lab|nblank"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "VGA_lab.bdf" "" { Schematic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/VGA_lab.bdf" { { 408 576 752 424 "nsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805674956 "|VGA_lab|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678805674956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678805675029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678805675544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805675544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "802 " "Implemented 802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678805675601 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678805675601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "770 " "Implemented 770 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678805675601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678805675601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805675616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:54:35 2023 " "Processing ended: Tue Mar 14 07:54:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805675616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805675616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805675616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805675616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678805676683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805676684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:54:36 2023 " "Processing started: Tue Mar 14 07:54:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805676684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678805676684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_lab -c VGA_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678805676684 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678805676750 ""}
{ "Info" "0" "" "Project  = VGA_lab" {  } {  } 0 0 "Project  = VGA_lab" 0 0 "Fitter" 0 0 1678805676751 ""}
{ "Info" "0" "" "Revision = VGA_lab" {  } {  } 0 0 "Revision = VGA_lab" 0 0 "Fitter" 0 0 1678805676751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678805676839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678805676839 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_lab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678805676847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678805676878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678805676878 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678805677164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678805677180 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678805677262 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678805684413 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock50MHz~inputCLKENA0 25 global CLKCTRL_G6 " "clock50MHz~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678805684479 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678805684479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805684479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678805684484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678805684484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678805684485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678805684486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678805684486 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678805684487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1678805684915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_lab.sdc " "Synopsys Design Constraints File file not found: 'VGA_lab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678805684916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678805684916 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|scorePlayer_T\[0\]~0\|combout " "Node \"inst11\|scorePlayer_T\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805684918 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|scorePlayer_T\[0\]~0\|dataa " "Node \"inst11\|scorePlayer_T\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805684918 ""}  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678805684918 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|scoreBoxed_T\[0\]~0\|combout " "Node \"inst11\|scoreBoxed_T\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805684919 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|scoreBoxed_T\[0\]~0\|dataa " "Node \"inst11\|scoreBoxed_T\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805684919 ""}  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1678805684919 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datae  to: combout " "Cell: inst11\|Ball1_motion~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataf  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805684920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678805684920 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678805684922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678805684923 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678805684923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678805684930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678805684930 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678805684930 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805684963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678805688206 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678805688395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805736535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678805755475 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678805756915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805756915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678805757820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678805760960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678805760960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678805766442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678805766442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805766446 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.44 " "Total time spent on timing analysis during the Fitter is 1.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678805768104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678805768135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678805768478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678805768479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678805768810 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805771064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/output_files/VGA_lab.fit.smsg " "Generated suppressed messages file C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/output_files/VGA_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678805771365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6916 " "Peak virtual memory: 6916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805771784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:56:11 2023 " "Processing ended: Tue Mar 14 07:56:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805771784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805771784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:50 " "Total CPU time (on all processors): 00:05:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805771784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678805771784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678805772732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805772732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:56:12 2023 " "Processing started: Tue Mar 14 07:56:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805772732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678805772732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_lab -c VGA_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678805772732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678805773245 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678805776799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805777131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:56:17 2023 " "Processing ended: Tue Mar 14 07:56:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805777131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805777131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805777131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678805777131 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678805777828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678805778203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805778203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 07:56:18 2023 " "Processing started: Tue Mar 14 07:56:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805778203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805778203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_lab -c VGA_lab " "Command: quartus_sta VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805778203 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678805778283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678805778679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678805778680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805778709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805778709 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1678805779055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_lab.sdc " "Synopsys Design Constraints File file not found: 'VGA_lab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678805779082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779082 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync " "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk " "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50MHz clock50MHz " "create_clock -period 1.000 -name clock50MHz clock50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync " "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out " "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name make_image1:inst11\|ball_y_pos\[0\] make_image1:inst11\|ball_y_pos\[0\] " "create_clock -period 1.000 -name make_image1:inst11\|ball_y_pos\[0\] make_image1:inst11\|ball_y_pos\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678805779083 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|scorePlayer_T\[0\]~0\|combout " "Node \"inst11\|scorePlayer_T\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|scorePlayer_T\[0\]~0\|dataa " "Node \"inst11\|scorePlayer_T\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""}  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1678805779084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|scoreBoxed_T\[0\]~0\|combout " "Node \"inst11\|scoreBoxed_T\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|scoreBoxed_T\[0\]~0\|datad " "Node \"inst11\|scoreBoxed_T\[0\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805779084 ""}  } { { "make_image1.vhd" "" { Text "C:/Users/Cvillegas/OneDrive - Seattle University/Final Project/make_image1.vhd" 531 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1678805779084 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805779086 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805779086 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779132 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678805779133 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678805779139 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805779203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805779203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.165 " "Worst-case setup slack is -12.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.165             -65.815 make_image1:inst11\|ball_y_pos\[0\]  " "  -12.165             -65.815 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.931            -356.310 vga_control:inst\|vsync  " "   -6.931            -356.310 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.352             -69.279 vga_control:inst\|hsync  " "   -4.352             -69.279 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992             -64.314 vga_control:inst\|pixel_clk  " "   -3.992             -64.314 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.729             -99.077 clock50MHz  " "   -3.729             -99.077 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490             -34.762 clock_divider:inst10\|clk_out  " "   -1.490             -34.762 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 vga_control:inst\|vsync  " "    0.298               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clock_divider:inst10\|clk_out  " "    0.337               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 vga_control:inst\|pixel_clk  " "    0.446               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 clock50MHz  " "    0.482               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 vga_control:inst\|hsync  " "    0.527               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.595               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805779216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805779218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.821 " "Worst-case minimum pulse width slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821             -19.384 clock50MHz  " "   -0.821             -19.384 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799             -12.463 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.799             -12.463 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -53.962 vga_control:inst\|vsync  " "   -0.394             -53.962 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.297 clock_divider:inst10\|clk_out  " "   -0.394             -17.297 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.219 vga_control:inst\|pixel_clk  " "   -0.394             -13.219 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.726 vga_control:inst\|hsync  " "   -0.394             -12.726 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805779222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805779222 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805779229 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805779229 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678805779232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678805779254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678805779950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805780007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805780074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805780074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.866 " "Worst-case setup slack is -11.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.866             -64.070 make_image1:inst11\|ball_y_pos\[0\]  " "  -11.866             -64.070 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.791            -351.548 vga_control:inst\|vsync  " "   -6.791            -351.548 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395             -70.233 vga_control:inst\|hsync  " "   -4.395             -70.233 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045             -65.648 vga_control:inst\|pixel_clk  " "   -4.045             -65.648 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676             -97.583 clock50MHz  " "   -3.676             -97.583 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -34.028 clock_divider:inst10\|clk_out  " "   -1.476             -34.028 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 vga_control:inst\|vsync  " "    0.289               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clock_divider:inst10\|clk_out  " "    0.394               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock50MHz  " "    0.467               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 vga_control:inst\|pixel_clk  " "    0.508               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 vga_control:inst\|hsync  " "    0.552               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.402               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.837 " "Worst-case minimum pulse width slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837             -21.485 clock50MHz  " "   -0.837             -21.485 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822             -15.747 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.822             -15.747 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -54.316 vga_control:inst\|vsync  " "   -0.394             -54.316 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.065 clock_divider:inst10\|clk_out  " "   -0.394             -17.065 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.965 vga_control:inst\|pixel_clk  " "   -0.394             -12.965 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.711 vga_control:inst\|hsync  " "   -0.394             -12.711 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780094 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805780102 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780102 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678805780105 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678805780222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678805780793 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805780854 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805780854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805780905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805780905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.566 " "Worst-case setup slack is -7.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.566             -40.990 make_image1:inst11\|ball_y_pos\[0\]  " "   -7.566             -40.990 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874            -186.841 vga_control:inst\|vsync  " "   -3.874            -186.841 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.945             -49.170 clock50MHz  " "   -2.945             -49.170 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -31.924 vga_control:inst\|hsync  " "   -2.196             -31.924 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977             -29.296 vga_control:inst\|pixel_clk  " "   -1.977             -29.296 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698             -15.053 clock_divider:inst10\|clk_out  " "   -0.698             -15.053 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 vga_control:inst\|vsync  " "    0.040               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 vga_control:inst\|pixel_clk  " "    0.066               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clock_divider:inst10\|clk_out  " "    0.085               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 vga_control:inst\|hsync  " "    0.115               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clock50MHz  " "    0.266               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.202               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805780922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.754 " "Worst-case minimum pulse width slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -4.853 clock50MHz  " "   -0.754              -4.853 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -1.400 vga_control:inst\|vsync  " "   -0.118              -1.400 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.405 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.087              -0.405 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.242 clock_divider:inst10\|clk_out  " "   -0.085              -0.242 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 vga_control:inst\|pixel_clk  " "    0.009               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 vga_control:inst\|hsync  " "    0.030               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805780926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805780926 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805780934 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805780934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678805780937 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~13  from: cin  to: sumout " "Cell: inst11\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~17  from: cin  to: sumout " "Cell: inst11\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~1  from: cin  to: sumout " "Cell: inst11\|Add1~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~21  from: cin  to: sumout " "Cell: inst11\|Add1~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~29  from: cin  to: sumout " "Cell: inst11\|Add1~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~33  from: cin  to: sumout " "Cell: inst11\|Add1~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~37  from: cin  to: sumout " "Cell: inst11\|Add1~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~5  from: cin  to: sumout " "Cell: inst11\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Add1~9  from: cin  to: sumout " "Cell: inst11\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout " "Cell: inst11\|Ball1_motion~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datab  to: combout " "Cell: inst11\|Ball1_motion~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datac  to: combout " "Cell: inst11\|Ball1_motion~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst11\|Ball1_motion~0  from: datad  to: combout " "Cell: inst11\|Ball1_motion~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805781060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1678805781060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805781107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678805781112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678805781112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.680 " "Worst-case setup slack is -6.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.680             -36.076 make_image1:inst11\|ball_y_pos\[0\]  " "   -6.680             -36.076 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.457            -166.808 vga_control:inst\|vsync  " "   -3.457            -166.808 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.587             -41.644 clock50MHz  " "   -2.587             -41.644 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976             -28.975 vga_control:inst\|hsync  " "   -1.976             -28.975 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790             -26.094 vga_control:inst\|pixel_clk  " "   -1.790             -26.094 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579             -12.349 clock_divider:inst10\|clk_out  " "   -0.579             -12.349 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805781114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.022 " "Worst-case hold slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.022 vga_control:inst\|vsync  " "   -0.022              -0.022 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 vga_control:inst\|pixel_clk  " "    0.045               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 vga_control:inst\|hsync  " "    0.093               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 clock_divider:inst10\|clk_out  " "    0.102               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock50MHz  " "    0.242               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 make_image1:inst11\|ball_y_pos\[0\]  " "    1.053               0.000 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805781120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805781124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678805781126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.726 " "Worst-case minimum pulse width slack is -0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726              -4.773 clock50MHz  " "   -0.726              -4.773 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.298 vga_control:inst\|vsync  " "   -0.059              -0.298 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.158 make_image1:inst11\|ball_y_pos\[0\]  " "   -0.044              -0.158 make_image1:inst11\|ball_y_pos\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.028 clock_divider:inst10\|clk_out  " "   -0.028              -0.028 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 vga_control:inst\|pixel_clk  " "    0.047               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 vga_control:inst\|hsync  " "    0.052               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678805781129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678805781129 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678805781136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678805781136 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678805782210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678805782216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5199 " "Peak virtual memory: 5199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805782268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 07:56:22 2023 " "Processing ended: Tue Mar 14 07:56:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805782268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805782268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805782268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678805782268 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678805782977 ""}
