   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"SYSTM002.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SYSTM002_lInsertTimerList,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	SYSTM002_lInsertTimerList:
  25              	.LFB112:
  26              		.file 1 "../Dave/Generated/src/SYSTM002/SYSTM002.c"
   1:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
   2:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*CODE_BLOCK_BEGIN[SYSTM002.c]*/
   3:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
   4:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
   5:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  Copyright (c) 2014, Infineon Technologies AG                                 **
   6:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  All rights reserved.                                                         **
   7:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
   8:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  Redistribution and use in source and binary forms, with or without           **
   9:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  modification,are permitted provided that the following conditions are met:   **
  10:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  11:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *Redistributions of source code must retain the above copyright notice,      **
  12:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  this list of conditions and the following disclaimer.                        **
  13:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  14:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  this list of conditions and the following disclaimer in the documentation    **
  15:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  and/or other materials provided with the distribution.                       **
  16:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  17:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  may be used to endorse or promote products derived from this software without**
  18:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  specific prior written permission.                                           **
  19:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  20:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  21:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  22:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  23:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  24:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  25:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  26:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  27:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  28:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  29:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  30:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  31:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  32:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  To improve the quality of the software, users are encouraged to share        **
  33:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  34:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  dave@infineon.com).                                                          **
  35:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                                               **
  36:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ********************************************************************************
  37:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  38:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PLATFORM : Infineon XMC4000/1000 Series                                    **
  39:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  40:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** COMPILER : Compiler Independent                                            **
  41:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  42:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** AUTHOR   : App Developer                                                   **
  43:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  44:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** NOTE     : Any Changes made to this file will be overwritten during Code   **
  45:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **            Generation                                                      **
  46:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                                                            **
  47:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ********************************************************************************
  48:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** VERSION HISTORY:
  49:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ********************************************************************************
  50:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** v1.0.0, 25 Sept 2013,  SSS: Initial version.
  51:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** v1.0.2  10 Oct  2013,  SSS: 1. conditional code is added for all the devices.
  52:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             2. SYSTM002_GetTime API made as inline function
  53:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                          and change in the code (divided by 1000 is removed)
  54:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             3.SYSTM002_GetSysTickCount API made as inline 
  55:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                               function. 
  56:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **
  57:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** v1.0.6  29 Jan  2014,  SSM: 1. DBG002 App changes are taken care.
  58:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             
  59:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** V1.0.8  06 Feb  2014,     : 1. XMC1000 VQFN package support added;   
  60:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                         XMC4000 Device support extended for XMC4500 AC step,
  61:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                XMC4400 AB Step and XMC4200 AB Step.
  62:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **  
  63:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** V1.0.10 25 Feb  2014,  SSM: 1. Floating point multiplication and Division     
  64:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                  inside API are removed. 
  65:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                             2. SYSTM002_GetSysTickCount(uint32_t Period)API 
  66:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                removed and it is replaced with the macro
  67:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                SYSTM002_SysTickMicroSec(microsec).
  68:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** V1.0.12 23 Apr  2014,  SSM: 1. Fixes Floating operation issue 
  69:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **                                in XMC4x series.
  70:../Dave/Generated/src/SYSTM002/SYSTM002.c **** **
  71:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
  72:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  73:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
  74:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @file   SYSTM002.c
  75:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
  76:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief  This file contains public function implementations of SYSTM002.
  77:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
  78:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
  79:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  80:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
  81:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @cond INTERNAL_DOCS
  82:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
  83:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  84:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
  85:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** INCLUDE FILES:
  86:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
  87:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /* Included to access app data structure, functions & enumerations */
  88:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #include "../../inc/SYSTM002/SYSTM002.h"
  89:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #if ((__TARGET_DEVICE__ == XMC44) || (__TARGET_DEVICE__ == XMC42) || \
  90:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                    (__TARGET_DEVICE__ == XMC41) || (__TARGET_DEVICE__ == XMC45))
  91:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #include "../../inc/CLK001/CLK001.h"
  92:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  93:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #elif ((__TARGET_DEVICE__ == XMC11) || (__TARGET_DEVICE__ == XMC12) || \
  94:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                             (__TARGET_DEVICE__ == XMC13))
  95:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #include "../../inc/CLK002/CLK002.h"
  96:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #endif
  97:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
  98:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*****************************************************************************
  99:../Dave/Generated/src/SYSTM002/SYSTM002.c ****               DUMMY DEFINITIONS OF DEBUG LOG MACROS
 100:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *****************************************************************************/
 101:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /* These definitions are included here to avoid compilation errors,
 102:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  since the DBG002 app is not part of the project. All the macros are defined
 103:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  as empty */
 104:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #ifndef _DBG002_H_
 105:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 106:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_MESSAGEID_LITERAL
 107:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_RegisterCallBack(A,B,C)
 108:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_I(e) 
 109:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IG(e,g) 
 110:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IH(e,h) 
 111:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IP(e,p) 
 112:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IGH(e,g,h) 
 113:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IGP(e,g,p) 
 114:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IHP(e,h,p) 
 115:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IGHP(e,g,h,p) 
 116:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_N(e) 
 117:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NG(e,g) 
 118:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NH(e,h) 
 119:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NP(e,p) 
 120:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NGH(e,g,h) 
 121:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NGP(e,g,p) 
 122:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NHP(e,h,p) 
 123:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_NGHP(e,g,h,p) 
 124:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_ID(e) 
 125:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_IS(e) 
 126:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_ISG(e,g) 
 127:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_SAFETY_CRITICAL(groupid,messageid,length,value)
 128:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_CRITICAL(groupid,messageid,length,value)
 129:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_ERROR(groupid,messageid,length,value)
 130:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_WARNING(groupid,messageid,length,value)
 131:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_INFO(groupid,messageid,length,value)
 132:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_TRACE(groupid,messageid,length,value)
 133:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_FUNCTION_ENTRY(GID, Status) 
 134:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define DBG002_FUNCTION_EXIT(GID, Status) 
 135:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 136:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #endif/* End of definitions of dummy Debug Log macros*/                  
 137:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 138:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 139:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE MACRO DEFINITIONS:
 140:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 141:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
 142:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @ingroup SYSTM002_constants
 143:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @{
 144:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 145:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 146:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define APP_GID DBG002_GID_SYSTM002
 147:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #define HW_TIMER_ADDITIONAL_CNT (1U)
 148:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 149:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /**
 150:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @}
 151:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 152:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 153:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE TYPE DEFINITIONS:
 154:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 155:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 156:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 157:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE FUNCTION DECLARATIONS:
 158:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 159:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 160:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      This function is called to insert a timer into the timer list.  
 161:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *        
 162:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @param[in]  Index Timer ID
 163:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     none
 164:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 165:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 166:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 167:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 168:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 169:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lInsertTimerList (uint32_t Index);
 170:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 171:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 172:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 173:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      This function is called to remove a timer from the timer list. 
 174:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *              
 175:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @param[in]  Index Timer ID
 176:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     none
 177:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 178:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 179:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 180:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 181:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 182:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lRemoveTimerList(uint32_t Index);
 183:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 184:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 185:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      Handler function called from Systick event handler. 
 186:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *              
 187:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     void 
 188:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 189:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 190:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 191:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 192:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 193:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lTimerHandler (void);
 194:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 195:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 196:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @brief      Systick handler
 197:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *              
 198:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @return     void 
 199:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *      
 200:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Reentrant: NO </b><BR>
 201:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * <b>Sync/Async:  Synchronous</b>
 202:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 203:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 204:../Dave/Generated/src/SYSTM002/SYSTM002.c **** void  SysTick_Handler (void);
 205:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 206:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 207:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** GLOBAL CONSTANT DEFINITIONS:
 208:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 209:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 210:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 211:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** GLOBAL VARIABLE DEFINITIONS:
 212:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/  
 213:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** Table which save timer control block. */
 214:../Dave/Generated/src/SYSTM002/SYSTM002.c **** SYSTM002_TimerObject TimerTbl[SYSTM002_CFG_MAX_TMR];
 215:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 216:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** The header of the Timer Control list. */
 217:../Dave/Generated/src/SYSTM002/SYSTM002.c **** SYSTM002_TimerObject*  TimerList = NULL;
 218:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 219:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  /**   Timer ID Tracker  */
 220:../Dave/Generated/src/SYSTM002/SYSTM002.c **** uint32_t TimerTracker = 0UL;
 221:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 222:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** SysTick Counter */
 223:../Dave/Generated/src/SYSTM002/SYSTM002.c **** uint32_t SysTickCount = 0UL;
 224:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 225:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 226:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE CONSTANT DEFINITIONS:
 227:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 228:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 229:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 230:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** FUNCTION LIKE MACRO DEFINITIONS:
 231:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 232:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 233:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 234:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE VARIABLES:
 235:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 236:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 237:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 238:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PRIVATE FUNCTION DEFINITIONS:
 239:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/
 240:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 241:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * This function is called to insert a timer into the timer list.
 242:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 243:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  
 244:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lInsertTimerList (uint32_t Index)
 245:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
  27              		.loc 1 245 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33 0000 70B4     		push	{r4, r5, r6}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 6, -4
 246:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 247:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   volatile int32_t DeltaTicks;
 248:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t TempTmrCnt;
 249:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    /* Get timer time */
 250:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TempTmrCnt = TimerTbl[Index].TimerCount;
  39              		.loc 1 250 0
  40 0002 1E4D     		ldr	r5, .L15
 251:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check if timer count is zero */
 252:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_1>>> */
 253:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 254:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check if Timer list is NULL */
 255:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(NULL == TimerList)
  41              		.loc 1 255 0
  42 0004 1E4E     		ldr	r6, .L15+4
 250:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TempTmrCnt = TimerTbl[Index].TimerCount;
  43              		.loc 1 250 0
  44 0006 4001     		lsls	r0, r0, #5
  45              	.LVL1:
  46 0008 2B18     		adds	r3, r5, r0
  47              		.loc 1 255 0
  48 000a 3468     		ldr	r4, [r6, #0]
 250:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TempTmrCnt = TimerTbl[Index].TimerCount;
  49              		.loc 1 250 0
  50 000c 9A68     		ldr	r2, [r3, #8]
  51              	.LVL2:
 245:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
  52              		.loc 1 245 0
  53 000e 83B0     		sub	sp, sp, #12
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 24
  56              		.loc 1 255 0
  57 0010 002C     		cmp	r4, #0
  58 0012 2CD0     		beq	.L11
  59              	.LVL3:
 256:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 257:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Set this as first Timer */
 258:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerList = &TimerTbl[Index];
 259:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 260:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* If not, find the correct place, and insert the specified timer */
 261:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 262:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 263:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr = TimerList;
 264:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Get timer tick */
 265:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DeltaTicks = (int32_t)TempTmrCnt;
  60              		.loc 1 265 0
  61 0014 0192     		str	r2, [sp, #4]
  62              	.LVL4:
  63 0016 2346     		mov	r3, r4
  64 0018 02E0     		b	.L4
  65              	.LVL5:
  66              	.L14:
 266:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Find correct place for inserting the timer */
 267:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     while(NULL != TmrObjPtr)
 268:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 269:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Get timer Count Difference  */
 270:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 271:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Is delta ticks<0? */
 272:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       if(DeltaTicks < 0)
 273:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       {
 274:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         /*  Check If head item */
 275:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         if(NULL != TmrObjPtr->TimerPrev)
 276:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         {
 277:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           /* If Insert to list */
 278:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 279:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 280:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TmrObjPtr;
 281:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerPrev = &TimerTbl[Index];
 282:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 283:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         else
 284:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         {
 285:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           /* Set Timer as first item */
 286:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TimerList;
 287:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerList->TimerPrev = &TimerTbl[Index];
 288:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerList = &TimerTbl[Index];
 289:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 290:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerCount = \
 291:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                 TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 292:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 293:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         break;
 294:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       }
 295:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Is last item in list? */
 296:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       else
 297:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       {
 298:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         if((DeltaTicks >= 0) && (NULL == TmrObjPtr->TimerNext))
  67              		.loc 1 298 0 discriminator 1
  68 001a 002A     		cmp	r2, #0
  69 001c 21D0     		beq	.L12
  70              	.L9:
 245:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
  71              		.loc 1 245 0
  72 001e 1346     		mov	r3, r2
  73              	.L4:
 270:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
  74              		.loc 1 270 0
  75 0020 0199     		ldr	r1, [sp, #4]
  76 0022 9A68     		ldr	r2, [r3, #8]
  77 0024 891A     		subs	r1, r1, r2
  78              	.LVL6:
  79 0026 0191     		str	r1, [sp, #4]
  80              	.LVL7:
 272:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       if(DeltaTicks < 0)
  81              		.loc 1 272 0
  82 0028 019A     		ldr	r2, [sp, #4]
  83 002a 002A     		cmp	r2, #0
  84 002c 08DB     		blt	.L13
  85              		.loc 1 298 0
  86 002e 0199     		ldr	r1, [sp, #4]
  87 0030 9A69     		ldr	r2, [r3, #24]
  88 0032 0029     		cmp	r1, #0
  89 0034 F1DA     		bge	.L14
  90              	.LVL8:
 267:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     while(NULL != TmrObjPtr)
  91              		.loc 1 267 0
  92 0036 002A     		cmp	r2, #0
  93 0038 F1D1     		bne	.L9
  94              	.LVL9:
  95              	.L1:
 299:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         {
 300:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           /* Yes, insert into */
 301:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr;
 302:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerNext = &TimerTbl[Index];
 303:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 304:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           break; /* misra's */
 305:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 306:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         else
 307:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        	{
 308:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        	    /* for misra */
 309:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        	}
 310:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       }
 311:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Get the next item in timer list    */
 312:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr = TmrObjPtr->TimerNext;
 313:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 314:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 315:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
  96              		.loc 1 315 0
  97 003a 03B0     		add	sp, sp, #12
  98 003c 70BC     		pop	{r4, r5, r6}
  99 003e 7047     		bx	lr
 100              	.LVL10:
 101              	.L13:
 275:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         if(NULL != TmrObjPtr->TimerPrev)
 102              		.loc 1 275 0
 103 0040 D969     		ldr	r1, [r3, #28]
 104 0042 B1B1     		cbz	r1, .L6
 278:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 105              		.loc 1 278 0
 106 0044 2A18     		adds	r2, r5, r0
 107 0046 8A61     		str	r2, [r1, #24]
 279:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 108              		.loc 1 279 0
 109 0048 D161     		str	r1, [r2, #28]
 280:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TmrObjPtr;
 110              		.loc 1 280 0
 111 004a 9361     		str	r3, [r2, #24]
 281:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerPrev = &TimerTbl[Index];
 112              		.loc 1 281 0
 113 004c DA61     		str	r2, [r3, #28]
 114              	.L7:
 291:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                 TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 115              		.loc 1 291 0
 116 004e 2818     		adds	r0, r5, r0
 117              	.LVL11:
 118 0050 0199     		ldr	r1, [sp, #4]
 119 0052 8369     		ldr	r3, [r0, #24]
 120 0054 9A68     		ldr	r2, [r3, #8]
 121 0056 8A18     		adds	r2, r1, r2
 290:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerCount = \
 122              		.loc 1 290 0
 123 0058 8260     		str	r2, [r0, #8]
 292:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 124              		.loc 1 292 0
 125 005a 9868     		ldr	r0, [r3, #8]
 126 005c 811A     		subs	r1, r0, r2
 127 005e 9960     		str	r1, [r3, #8]
 293:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         break;
 128              		.loc 1 293 0
 129 0060 EBE7     		b	.L1
 130              	.LVL12:
 131              	.L12:
 301:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr;
 132              		.loc 1 301 0
 133 0062 2918     		adds	r1, r5, r0
 303:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 134              		.loc 1 303 0
 135 0064 019A     		ldr	r2, [sp, #4]
 301:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerPrev = TmrObjPtr;
 136              		.loc 1 301 0
 137 0066 CB61     		str	r3, [r1, #28]
 302:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TmrObjPtr->TimerNext = &TimerTbl[Index];
 138              		.loc 1 302 0
 139 0068 9961     		str	r1, [r3, #24]
 303:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 140              		.loc 1 303 0
 141 006a 8A60     		str	r2, [r1, #8]
 304:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           break; /* misra's */
 142              		.loc 1 304 0
 143 006c E5E7     		b	.L1
 144              	.LVL13:
 145              	.L11:
 258:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerList = &TimerTbl[Index];
 146              		.loc 1 258 0
 147 006e 3360     		str	r3, [r6, #0]
 148 0070 E3E7     		b	.L1
 149              	.LVL14:
 150              	.L6:
 286:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TimerList;
 151              		.loc 1 286 0
 152 0072 2B18     		adds	r3, r5, r0
 287:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerList->TimerPrev = &TimerTbl[Index];
 153              		.loc 1 287 0
 154 0074 E361     		str	r3, [r4, #28]
 286:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerTbl[Index].TimerNext = TimerList;
 155              		.loc 1 286 0
 156 0076 9C61     		str	r4, [r3, #24]
 288:../Dave/Generated/src/SYSTM002/SYSTM002.c ****           TimerList = &TimerTbl[Index];
 157              		.loc 1 288 0
 158 0078 3360     		str	r3, [r6, #0]
 159 007a E8E7     		b	.L7
 160              	.L16:
 161              		.align	2
 162              	.L15:
 163 007c 00000000 		.word	TimerTbl
 164 0080 00000000 		.word	.LANCHOR0
 165              		.cfi_endproc
 166              	.LFE112:
 168              		.section	.text.SysTick_Handler,"ax",%progbits
 169              		.align	2
 170              		.global	SysTick_Handler
 171              		.thumb
 172              		.thumb_func
 174              	SysTick_Handler:
 175              	.LFB115:
 316:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 317:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 318:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * This function is called to remove a timer from the timer list. 
 319:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 320:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lRemoveTimerList(uint32_t Index)
 321:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 322:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 323:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = &TimerTbl[Index];
 324:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check whether only one timer available */
 325:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_2>>> */
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 327:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 328:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* set timer list as NULL */ 
 329:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList = NULL;                 	
 330:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 331:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    /* Check if the first item in timer list   */
 332:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerPrev)     
 333:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {   
 334:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Remove timer from list, and reset timer list */
 335:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList  = TmrObjPtr->TimerNext;
 336:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList->TimerPrev = NULL;
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 338:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext    = NULL;  
 339:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 340:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check if the last item in timer list */
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 342:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 343:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Remove timer from list */
 344:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 345:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 346:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 347:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else                       
 348:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 349:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Remove timer from list */
 350:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 354:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 355:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 356:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 357:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 358:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 359:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * Handler function called from Systick event handler. 
 360:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 361:../Dave/Generated/src/SYSTM002/SYSTM002.c **** static void  SYSTM002_lTimerHandler (void)
 362:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 363:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 364:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    /* Get first item of timer list */
 365:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = TimerList;         
 366:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_3>>> */  
 367:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 368:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {	
 369:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check whether timer is a one shot timer */
 370:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_ONE_SHOT == TmrObjPtr->TimerType)
 371:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 372:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Yes, remove this timer from timer list */
 373:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 374:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Set timer status as SYSTM002_STATE_STOPPED */
 375:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerState = SYSTM002_STATE_STOPPED;
 376:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Call timer callback function */
 377:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 378:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 379:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check whether timer is SYSTM002_PERIODIC */
 380:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else if(SYSTM002_PERIODIC == TmrObjPtr->TimerType)
 381:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 382:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Yes, remove this timer from timer list */
 383:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 384:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Reset timer tick */
 385:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 386:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         /* Insert timer into timer list */
 387:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList(TmrObjPtr->TimerID);
 388:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Call timer callback function */
 389:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 390:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 391:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 392:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 393:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       break;
 394:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 395:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Get first item of timer list */
 396:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr = TimerList;
 397:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 398:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 399:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 400:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 401:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  SysTick Event Handler 
 402:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 403:../Dave/Generated/src/SYSTM002/SYSTM002.c **** void  SysTick_Handler(void)
 404:../Dave/Generated/src/SYSTM002/SYSTM002.c **** { 
 176              		.loc 1 404 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 181              	.LCFI2:
 182              		.cfi_def_cfa_offset 32
 183              		.cfi_offset 3, -32
 184              		.cfi_offset 4, -28
 185              		.cfi_offset 5, -24
 186              		.cfi_offset 6, -20
 187              		.cfi_offset 7, -16
 188              		.cfi_offset 8, -12
 189              		.cfi_offset 9, -8
 190              		.cfi_offset 14, -4
 405:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerObject* TmrObjPtr;
 406:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = TimerList;
 191              		.loc 1 406 0
 192 0004 404D     		ldr	r5, .L45
 407:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002_PRIV _API_4>>> */
 408:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SysTickCount++;
 193              		.loc 1 408 0
 194 0006 6B68     		ldr	r3, [r5, #4]
 406:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = TimerList;
 195              		.loc 1 406 0
 196 0008 2C68     		ldr	r4, [r5, #0]
 197              	.LVL15:
 198              		.loc 1 408 0
 199 000a 581C     		adds	r0, r3, #1
 200 000c 6860     		str	r0, [r5, #4]
 409:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 410:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(NULL == TmrObjPtr)
 201              		.loc 1 410 0
 202 000e 34B1     		cbz	r4, .L17
 411:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 412:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Not supposed to be here */
 413:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     ;
 414:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 415:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 416:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 417:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(TmrObjPtr->TimerCount > 1UL)
 203              		.loc 1 417 0
 204 0010 A168     		ldr	r1, [r4, #8]
 205 0012 0129     		cmp	r1, #1
 206 0014 05D9     		bls	.L20
 418:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 419:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount--;
 207              		.loc 1 419 0
 208 0016 4B1E     		subs	r3, r1, #1
 209 0018 A360     		str	r3, [r4, #8]
 210 001a BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 211              	.LVL16:
 212              	.L17:
 213 001e BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 214              	.LVL17:
 215              	.L20:
 420:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 421:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 422:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     { 
 423:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount = 0UL;
 216              		.loc 1 423 0
 217 0022 0026     		movs	r6, #0
 218              	.LBB20:
 219              	.LBB21:
 220              	.LBB22:
 221              	.LBB23:
 323:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = &TimerTbl[Index];
 222              		.loc 1 323 0
 223 0024 DFF8E490 		ldr	r9, .L45+4
 224              	.LBE23:
 225              	.LBE22:
 226              	.LBE21:
 227              	.LBE20:
 228              		.loc 1 423 0
 229 0028 A660     		str	r6, [r4, #8]
 230              	.LVL18:
 231              	.LBB33:
 232              	.LBB32:
 375:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerState = SYSTM002_STATE_STOPPED;
 233              		.loc 1 375 0
 234 002a 4FF00108 		mov	r8, #1
 235 002e 25E0     		b	.L32
 236              	.LVL19:
 237              	.L21:
 380:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else if(SYSTM002_PERIODIC == TmrObjPtr->TimerType)
 238              		.loc 1 380 0
 239 0030 012B     		cmp	r3, #1
 240 0032 F4D1     		bne	.L17
 383:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList(TmrObjPtr->TimerID);
 241              		.loc 1 383 0
 242 0034 2168     		ldr	r1, [r4, #0]
 243              	.LVL20:
 244              	.LBB26:
 245              	.LBB24:
 323:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = &TimerTbl[Index];
 246              		.loc 1 323 0
 247 0036 09EB4113 		add	r3, r9, r1, lsl #5
 248              	.LVL21:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 249              		.loc 1 326 0
 250 003a D869     		ldr	r0, [r3, #28]
 251 003c 0028     		cmp	r0, #0
 252 003e 3ED0     		beq	.L40
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 253              		.loc 1 341 0
 254 0040 9A69     		ldr	r2, [r3, #24]
 344:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 255              		.loc 1 344 0
 256 0042 8261     		str	r2, [r0, #24]
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 257              		.loc 1 341 0
 258 0044 002A     		cmp	r2, #0
 259 0046 4CD0     		beq	.L41
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 260              		.loc 1 351 0
 261 0048 D3F818E0 		ldr	lr, [r3, #24]
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 262              		.loc 1 353 0
 263 004c 9E61     		str	r6, [r3, #24]
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 264              		.loc 1 351 0
 265 004e CEF81C00 		str	r0, [lr, #28]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 266              		.loc 1 352 0
 267 0052 DEF80870 		ldr	r7, [lr, #8]
 268 0056 9868     		ldr	r0, [r3, #8]
 354:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 269              		.loc 1 354 0
 270 0058 DE61     		str	r6, [r3, #28]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 271              		.loc 1 352 0
 272 005a 3A18     		adds	r2, r7, r0
 273 005c CEF80820 		str	r2, [lr, #8]
 274              	.L30:
 275              	.LBE24:
 276              	.LBE26:
 385:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 277              		.loc 1 385 0
 278 0060 E368     		ldr	r3, [r4, #12]
 279              	.LVL22:
 387:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList(TmrObjPtr->TimerID);
 280              		.loc 1 387 0
 281 0062 0846     		mov	r0, r1
 385:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 282              		.loc 1 385 0
 283 0064 A360     		str	r3, [r4, #8]
 387:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList(TmrObjPtr->TimerID);
 284              		.loc 1 387 0
 285 0066 FFF7FEFF 		bl	SYSTM002_lInsertTimerList
 286              	.LVL23:
 389:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 287              		.loc 1 389 0
 288 006a 2169     		ldr	r1, [r4, #16]
 289 006c 6069     		ldr	r0, [r4, #20]
 290 006e 8847     		blx	r1
 291              	.LVL24:
 292              	.L26:
 396:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr = TimerList;
 293              		.loc 1 396 0
 294 0070 2C68     		ldr	r4, [r5, #0]
 295              	.LVL25:
 367:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   while((NULL != TmrObjPtr) && (0UL == TmrObjPtr->TimerCount ))
 296              		.loc 1 367 0
 297 0072 002C     		cmp	r4, #0
 298 0074 D3D0     		beq	.L17
 299 0076 A068     		ldr	r0, [r4, #8]
 300 0078 0028     		cmp	r0, #0
 301 007a D0D1     		bne	.L17
 302              	.L32:
 370:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_ONE_SHOT == TmrObjPtr->TimerType)
 303              		.loc 1 370 0
 304 007c 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 305 007e 002B     		cmp	r3, #0
 306 0080 D6D1     		bne	.L21
 307              	.LVL26:
 308              	.LBB27:
 309              	.LBB28:
 323:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TmrObjPtr = &TimerTbl[Index];
 310              		.loc 1 323 0
 311 0082 2068     		ldr	r0, [r4, #0]
 312 0084 09EB4010 		add	r0, r9, r0, lsl #5
 313              	.LVL27:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 314              		.loc 1 326 0
 315 0088 D0F81CE0 		ldr	lr, [r0, #28]
 316 008c BEF1000F 		cmp	lr, #0
 317 0090 29D0     		beq	.L42
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 318              		.loc 1 341 0
 319 0092 8269     		ldr	r2, [r0, #24]
 344:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 320              		.loc 1 344 0
 321 0094 CEF81820 		str	r2, [lr, #24]
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 322              		.loc 1 341 0
 323 0098 002A     		cmp	r2, #0
 324 009a 30D0     		beq	.L43
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 325              		.loc 1 351 0
 326 009c 8769     		ldr	r7, [r0, #24]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 327              		.loc 1 352 0
 328 009e 8268     		ldr	r2, [r0, #8]
 329 00a0 B968     		ldr	r1, [r7, #8]
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 330              		.loc 1 351 0
 331 00a2 C7F81CE0 		str	lr, [r7, #28]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 332              		.loc 1 352 0
 333 00a6 01EB020C 		add	ip, r1, r2
 334 00aa C7F808C0 		str	ip, [r7, #8]
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 335              		.loc 1 353 0
 336 00ae 8361     		str	r3, [r0, #24]
 354:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 337              		.loc 1 354 0
 338 00b0 C361     		str	r3, [r0, #28]
 339              	.L24:
 340              	.LBE28:
 341              	.LBE27:
 375:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TmrObjPtr->TimerState = SYSTM002_STATE_STOPPED;
 342              		.loc 1 375 0
 343 00b2 84F80580 		strb	r8, [r4, #5]
 377:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 344              		.loc 1 377 0
 345 00b6 2169     		ldr	r1, [r4, #16]
 346 00b8 6069     		ldr	r0, [r4, #20]
 347              	.LVL28:
 348 00ba 8847     		blx	r1
 349              	.LVL29:
 350 00bc D8E7     		b	.L26
 351              	.LVL30:
 352              	.L40:
 353              	.LBB30:
 354              	.LBB25:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 355              		.loc 1 326 0
 356 00be D3F818E0 		ldr	lr, [r3, #24]
 329:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList = NULL;                 	
 357              		.loc 1 329 0
 358 00c2 C5F800E0 		str	lr, [r5, #0]
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 359              		.loc 1 326 0
 360 00c6 BEF1000F 		cmp	lr, #0
 361 00ca C9D0     		beq	.L30
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 362              		.loc 1 337 0
 363 00cc DEF80870 		ldr	r7, [lr, #8]
 364 00d0 9A68     		ldr	r2, [r3, #8]
 336:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList->TimerPrev = NULL;
 365              		.loc 1 336 0
 366 00d2 CEF81C00 		str	r0, [lr, #28]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 367              		.loc 1 337 0
 368 00d6 07EB020C 		add	ip, r7, r2
 369 00da CEF808C0 		str	ip, [lr, #8]
 338:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext    = NULL;  
 370              		.loc 1 338 0
 371 00de 9861     		str	r0, [r3, #24]
 372 00e0 BEE7     		b	.L30
 373              	.L41:
 345:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 374              		.loc 1 345 0
 375 00e2 DA61     		str	r2, [r3, #28]
 376 00e4 BCE7     		b	.L30
 377              	.LVL31:
 378              	.L42:
 379              	.LBE25:
 380              	.LBE30:
 381              	.LBB31:
 382              	.LBB29:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 383              		.loc 1 326 0
 384 00e6 8169     		ldr	r1, [r0, #24]
 385 00e8 59B1     		cbz	r1, .L44
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 386              		.loc 1 337 0
 387 00ea 8A68     		ldr	r2, [r1, #8]
 388 00ec 8368     		ldr	r3, [r0, #8]
 335:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList  = TmrObjPtr->TimerNext;
 389              		.loc 1 335 0
 390 00ee 2960     		str	r1, [r5, #0]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 391              		.loc 1 337 0
 392 00f0 D218     		adds	r2, r2, r3
 336:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList->TimerPrev = NULL;
 393              		.loc 1 336 0
 394 00f2 C1F81CE0 		str	lr, [r1, #28]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 395              		.loc 1 337 0
 396 00f6 8A60     		str	r2, [r1, #8]
 338:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext    = NULL;  
 397              		.loc 1 338 0
 398 00f8 C0F818E0 		str	lr, [r0, #24]
 399 00fc D9E7     		b	.L24
 400              	.L43:
 345:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 401              		.loc 1 345 0
 402 00fe C261     		str	r2, [r0, #28]
 403 0100 D7E7     		b	.L24
 404              	.L44:
 329:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList = NULL;                 	
 405              		.loc 1 329 0
 406 0102 2960     		str	r1, [r5, #0]
 407 0104 D5E7     		b	.L24
 408              	.L46:
 409 0106 00BF     		.align	2
 410              	.L45:
 411 0108 00000000 		.word	.LANCHOR0
 412 010c 00000000 		.word	TimerTbl
 413              	.LBE29:
 414              	.LBE31:
 415              	.LBE32:
 416              	.LBE33:
 417              		.cfi_endproc
 418              	.LFE115:
 420              		.section	.text.SYSTM002_Init,"ax",%progbits
 421              		.align	2
 422              		.global	SYSTM002_Init
 423              		.thumb
 424              		.thumb_func
 426              	SYSTM002_Init:
 427              	.LFB116:
 424:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lTimerHandler();
 425:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 426:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 427:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 428:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 429:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*******************************************************************************
 430:../Dave/Generated/src/SYSTM002/SYSTM002.c **** ** PUBLIC FUNCTION DEFINITIONS:
 431:../Dave/Generated/src/SYSTM002/SYSTM002.c **** *******************************************************************************/ 
 432:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /** @ingroup Simple_System_Timer_App PublicFunc
 433:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  * @{
 434:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 435:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  
 436:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 437:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Initialization function which initializes the App internal data
 438:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  structures to default values. 
 439:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 440:../Dave/Generated/src/SYSTM002/SYSTM002.c **** void  SYSTM002_Init( void)
 441:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 428              		.loc 1 441 0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 8
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 433 0000 10B4     		push	{r4}
 434              	.LCFI3:
 435              		.cfi_def_cfa_offset 4
 436              		.cfi_offset 4, -4
 437              	.LBB34:
 438              	.LBB35:
 439              		.file 2 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup Cortex_M4
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #else
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #endif
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #else
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /**
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Register contain:
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SCB Register
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Register
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core MPU Register
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core FPU Register
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief  Core Register type definitions.
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } APSR_Type;
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } IPSR_Type;
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #else
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } xPSR_Type;
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef union
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   struct
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[24];
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RSERVED1[24];
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[24];
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[24];
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[56];
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[644];
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[5];
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCB_Type;
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } SysTick_Type;
 630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  union
 676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   {
 677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[864];
 682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[15];
 684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[15];
 686:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[29];
 688:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[43];
 692:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[6];
 695:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } ITM_Type;
 708:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 709:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 713:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 717:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 720:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 723:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 726:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 729:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 732:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 735:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 738:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 741:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 745:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 749:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 753:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 757:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 760:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 763:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 765:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 766:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 770:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 771:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 772:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 774:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 775:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 776:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
 788:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[1];
 792:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[1];
 796:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } DWT_Type;
 800:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 801:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 802:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 805:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 808:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 811:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 814:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 817:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 820:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 823:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 826:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 829:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 832:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 835:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 838:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 841:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 844:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 847:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 850:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 853:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 856:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 860:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 864:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 868:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 872:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 876:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 880:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 884:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 887:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 890:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 893:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 896:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 899:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 902:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 905:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 908:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 910:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 911:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
 915:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 916:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 917:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
 919:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
 920:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
 921:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[2];
 924:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED1[55];
 926:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED2[131];
 928:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED3[759];
 932:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED4[1];
 936:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED5[39];
 940:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED7[8];
 943:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } TPI_Type;
 946:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 947:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 951:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 955:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 959:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 962:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 965:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 968:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 972:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 975:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 979:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 983:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 986:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 989:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 992:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 995:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
 998:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1001:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1005:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1009:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1012:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1015:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1018:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1021:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1024:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1027:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1031:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1035:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1036:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1039:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1042:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1045:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1048:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1051:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1054:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1058:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1061:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1063:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1064:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1069:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1070:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1071:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1073:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1074:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1075:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } MPU_Type;
1087:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1088:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Type Register */
1089:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1092:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1095:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1098:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Control Register */
1099:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Number Register */
1109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register */
1113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****        uint32_t RESERVED0[1];
1169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } FPU_Type;
1175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register */
1177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register */
1205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** typedef struct
1272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register */
1317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #endif
1400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} */
1402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*******************************************************************************
1406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** */
1415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     @{
1423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Priority Grouping
1426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   Only values from 0..7 are used.
1430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Priority Grouping
1450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Enable External Interrupt
1462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Disable External Interrupt
1475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     for the specified interrupt.
1490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Active Interrupt
1527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             1  Interrupt status is active.
1534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function sets the priority of an interrupt.
1544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                         priority bits of the microcontroller.
1569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if(IRQn < 0) {
1574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   else {
1576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Encode Priority
1581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1591:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1592:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1593:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1594:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1595:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1596:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1597:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1600:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1601:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return (
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1603:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1604:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****          );
1605:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1606:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1607:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1608:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  Decode Priority
1609:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1610:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1611:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     preemptive priority value and subpriority value.
1612:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1613:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1614:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1615:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1616:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1617:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1618:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1619:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1620:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1621:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1622:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1623:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1624:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1625:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1626:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1627:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1628:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1629:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1630:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1631:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1632:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1633:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1634:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  System Reset
1635:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1636:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1637:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1638:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1639:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1640:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1641:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                                                                   buffered write are completed befo
1642:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1643:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1644:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1645:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1646:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   while(1);                                                    /* wait until reset */
1647:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** }
1648:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1649:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1650:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1651:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1652:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1653:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1654:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1655:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1656:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \brief      Functions that configure the System.
1657:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   @{
1658:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1659:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1660:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1661:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1662:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** /** \brief  System Tick Configuration
1663:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1664:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1665:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.
1666:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1667:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1668:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1669:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return          0  Function succeeded.
1670:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \return          1  Function failed.
1671:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1672:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1673:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1674:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     must contain a vendor-specific implementation of this function.
1675:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1676:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****  */
1677:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1678:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** {
1679:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1680:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h **** 
1681:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 440              		.loc 2 1681 0
 441 0002 4EF21002 		movw	r2, #57360
 442 0006 CEF20002 		movt	r2, 57344
 443              	.LBE35:
 444              	.LBE34:
 445              		.loc 1 441 0
 446 000a 83B0     		sub	sp, sp, #12
 447              	.LCFI4:
 448              		.cfi_def_cfa_offset 16
 449              	.LBB45:
 450              	.LBB42:
 451              	.LBB36:
 452              	.LBB37:
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 453              		.loc 2 1553 0
 454 000c 4FF46D41 		mov	r1, #60672
 455              	.LBE37:
 456              	.LBE36:
 457              	.LBE42:
 458              	.LBE45:
 442:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   volatile uint32_t Timer_Status = SYSTM002_TIMER_CONFIGURATION_SUCCESS;
 443:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002 _API_1>>> */
 444:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /** Initialize the header of the list */
 445:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   TimerList = NULL;
 459              		.loc 1 445 0
 460 0010 1848     		ldr	r0, .L55
 442:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   volatile uint32_t Timer_Status = SYSTM002_TIMER_CONFIGURATION_SUCCESS;
 461              		.loc 1 442 0
 462 0012 0023     		movs	r3, #0
 463              	.LBB46:
 464              	.LBB43:
 465              		.loc 2 1681 0
 466 0014 42F6DF64 		movw	r4, #11999
 467              	.LBB40:
 468              	.LBB38:
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 469              		.loc 2 1553 0
 470 0018 CEF20001 		movt	r1, 57344
 471              	.LBE38:
 472              	.LBE40:
 473              	.LBE43:
 474              	.LBE46:
 442:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   volatile uint32_t Timer_Status = SYSTM002_TIMER_CONFIGURATION_SUCCESS;
 475              		.loc 1 442 0
 476 001c 0193     		str	r3, [sp, #4]
 477              	.LVL32:
 478              		.loc 1 445 0
 479 001e 0360     		str	r3, [r0, #0]
 480              	.LVL33:
 481              	.LBB47:
 482              	.LBB44:
 483              		.loc 2 1681 0
 484 0020 5460     		str	r4, [r2, #4]
 485              	.LVL34:
 486              	.LBB41:
 487              	.LBB39:
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 488              		.loc 2 1553 0
 489 0022 FC24     		movs	r4, #252
 490 0024 81F82340 		strb	r4, [r1, #35]
 491              	.LBE39:
 492              	.LBE41:
1682:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
1683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1684:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 493              		.loc 2 1684 0
 494 0028 0724     		movs	r4, #7
1683:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 495              		.loc 2 1683 0
 496 002a 9360     		str	r3, [r2, #8]
 497              		.loc 2 1684 0
 498 002c 1460     		str	r4, [r2, #0]
 499              	.LBE44:
 500              	.LBE47:
 446:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /**   Initialize timer tracker  */
 447:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   Timer_Status = SysTick_Config((uint32_t)(SYSTM002_SysTickMicroSec( \
 501              		.loc 1 447 0
 502 002e 0193     		str	r3, [sp, #4]
 448:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                   SYSTM002_SYSTICK_INTERVAL))); 
 449:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                                 
 450:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(SYSTM002_TIMER_CONFIGURATION_FAILURE == Timer_Status)
 503              		.loc 1 450 0
 504 0030 019A     		ldr	r2, [sp, #4]
 505 0032 012A     		cmp	r2, #1
 506 0034 19D0     		beq	.L47
 507              	.LBB48:
 508              	.LBB49:
1457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 509              		.loc 2 1457 0
 510 0036 C968     		ldr	r1, [r1, #12]
 511 0038 C1F30223 		ubfx	r3, r1, #8, #3
 512              	.LVL35:
 513              	.LBE49:
 514              	.LBE48:
 515              	.LBB50:
 516              	.LBB51:
1598:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
 517              		.loc 2 1598 0
 518 003c E21A     		subs	r2, r4, r3
 519 003e 062A     		cmp	r2, #6
 520 0040 28BF     		it	cs
 521 0042 0622     		movcs	r2, #6
 522              	.LVL36:
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 523              		.loc 2 1599 0
 524 0044 A3B9     		cbnz	r3, .L54
 525              	.LVL37:
 526              	.L49:
1602:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 527              		.loc 2 1602 0
 528 0046 0121     		movs	r1, #1
 529              	.LVL38:
 530 0048 01FA02F2 		lsl	r2, r1, r2
 531 004c 511E     		subs	r1, r2, #1
 532 004e 01F00A02 		and	r2, r1, #10
 533 0052 02FA03F3 		lsl	r3, r2, r3
 534              	.LBE51:
 535              	.LBE50:
 536              	.LBB53:
 537              	.LBB54:
1553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 538              		.loc 2 1553 0
 539 0056 4FF46D41 		mov	r1, #60672
 540 005a CEF20001 		movt	r1, 57344
 541 005e 9A00     		lsls	r2, r3, #2
 542 0060 D3B2     		uxtb	r3, r2
 543 0062 81F82330 		strb	r3, [r1, #35]
 544              	.LBE54:
 545              	.LBE53:
 451:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 452:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, \
 453:../Dave/Generated/src/SYSTM002/SYSTM002.c ****          sizeof("SYSTM002_Init: Timer reload value out of range"), \
 454:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                      "SYSTM002_Init: Timer reload value out of range");
 455:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 456:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 457:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 458:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  /**  setting of Priority and subpriority value for XMC4000 devices */
 459:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #if ((__TARGET_DEVICE__ == XMC44) || (__TARGET_DEVICE__ == XMC42) || \
 460:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                 (__TARGET_DEVICE__ == XMC41) || (__TARGET_DEVICE__ == XMC45))
 461:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority( \
 462:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     NVIC_GetPriorityGrouping(),SYSTM002_PRIORITY,SYSTM002_SUBPRIORITY)); 
 463:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 464:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /**  setting of Priority value for XMC1000 devices */
 465:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #elif ((__TARGET_DEVICE__ == XMC11) || (__TARGET_DEVICE__ == XMC12) \
 466:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                          || (__TARGET_DEVICE__ == XMC13)) 
 467:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   NVIC_SetPriority(SysTick_IRQn, SYSTM002_PRIORITY);
 468:../Dave/Generated/src/SYSTM002/SYSTM002.c **** #endif      
 469:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerTracker = 0UL;
 546              		.loc 1 469 0
 547 0066 0021     		movs	r1, #0
 548 0068 8160     		str	r1, [r0, #8]
 549              	.LVL39:
 550              	.L47:
 470:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 471:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   
 472:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 551              		.loc 1 472 0
 552 006a 03B0     		add	sp, sp, #12
 553 006c 10BC     		pop	{r4}
 554 006e 7047     		bx	lr
 555              	.LVL40:
 556              	.L54:
 557              	.LBB55:
 558              	.LBB52:
1599:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 559              		.loc 2 1599 0
 560 0070 013B     		subs	r3, r3, #1
 561              	.LVL41:
 562 0072 E8E7     		b	.L49
 563              	.L56:
 564              		.align	2
 565              	.L55:
 566 0074 00000000 		.word	.LANCHOR0
 567              	.LBE52:
 568              	.LBE55:
 569              		.cfi_endproc
 570              	.LFE116:
 572              		.section	.text.SYSTM002_CreateTimer,"ax",%progbits
 573              		.align	2
 574              		.global	SYSTM002_CreateTimer
 575              		.thumb
 576              		.thumb_func
 578              	SYSTM002_CreateTimer:
 579              	.LFB117:
 473:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 474:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 475:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface for creating a new software Timer instance.
 476:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Note: Because of invocation of SYSTM002_Init() : Timer reload value 
 477:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  programmed, Hardware System Timer started. Software Timer will be created
 478:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  using SYSTM002_CreateTimer(). Due to time at which SW timer creation asked
 479:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  by user will not be in sync with HW timer, the count value used below with
 480:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  SW Timer, will not create starting/initial period same as expected value.
 481:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  To SW timer period (Initial one) equal to more than expected, it is decided
 482:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  to add one extra count(HW_TIMER_ADDITIONAL_CNT) with Software timer.
 483:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *
 484:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Impact: Impact of this additional count(HW_TIMER_ADDITIONAL_CNT) is,
 485:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  First SW Timer period is always equal to or more than expected/configured. 
 486:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 487:../Dave/Generated/src/SYSTM002/SYSTM002.c **** handle_t SYSTM002_CreateTimer
 488:../Dave/Generated/src/SYSTM002/SYSTM002.c **** (
 489:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t Period,
 490:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerType TimerType, 
 491:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   SYSTM002_TimerCallBackPtr TimerCallBack, 
 492:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   void  * pCallBackArgPtr
 493:../Dave/Generated/src/SYSTM002/SYSTM002.c **** )
 494:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 580              		.loc 1 494 0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 585              	.LVL42:
 495:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t TimerID = 0UL;
 496:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t Count = 0UL;
 497:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t Error = 0UL;
 498:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t PeriodRatio = 0U;
 499:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 500:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check for input parameter */
 501:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if((SYSTM002_ONE_SHOT != TimerType) && (SYSTM002_PERIODIC != TimerType))
 586              		.loc 1 501 0
 587 0000 0129     		cmp	r1, #1
 494:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 588              		.loc 1 494 0
 589 0002 2DE9F00F 		push	{r4, r5, r6, r7, r8, r9, sl, fp}
 590              	.LCFI5:
 591              		.cfi_def_cfa_offset 32
 592              		.cfi_offset 4, -32
 593              		.cfi_offset 5, -28
 594              		.cfi_offset 6, -24
 595              		.cfi_offset 7, -20
 596              		.cfi_offset 8, -16
 597              		.cfi_offset 9, -12
 598              		.cfi_offset 10, -8
 599              		.cfi_offset 11, -4
 600              		.loc 1 501 0
 601 0006 94BF     		ite	ls
 602 0008 0024     		movls	r4, #0
 603 000a 0124     		movhi	r4, #1
 604              	.LVL43:
 502:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 503:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 504:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 505:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 506:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 507:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 508:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 509:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 510:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 511:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(Period < (uint32_t)SYSTM002_SYSTICK_INTERVAL)
 605              		.loc 1 511 0
 606 000c 6328     		cmp	r0, #99
 607 000e 04D8     		bhi	.L58
 608              	.LVL44:
 512:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 513:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 514:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 515:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 516:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 517:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 518:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 519:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 520:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 521:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(0UL == Period)          /* Timer with '0' time is not allowed. */
 609              		.loc 1 521 0
 610 0010 10B9     		cbnz	r0, .L70
 611              	.LVL45:
 612              	.L59:
 522:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 523:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 524:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 525:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 526:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 527:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 528:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 529:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 530:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 531:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(NULL == TimerCallBack)
 532:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 533:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 534:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 535:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       
 536:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 537:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 538:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 539:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 540:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 541:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     
 542:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if (!Error)	
 543:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 544:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 545:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        {
 546:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            /* Check for free timer ID */
 547:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            if(0UL == (TimerTracker & (SYSTM002_BIT_SET << Count)))
 548:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            {
 549:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                /* If yes,assign ID to this timer      */
 550:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTracker |= (SYSTM002_BIT_SET << Count);
 551:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                /* Initialize the timer as per input values */
 552:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerID     = Count;
 553:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerType   = TimerType;
 554:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerState  = SYSTM002_STATE_STOPPED;
 555:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 556:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 			   
 557:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCount  = \
 558:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                (PeriodRatio + HW_TIMER_ADDITIONAL_CNT);
 559:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerReload  = PeriodRatio;
 560:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 			   
 561:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCallBack = TimerCallBack;
 562:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 563:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerPrev   = NULL;
 564:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerNext   = NULL;
 565:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerID = Count + SYSTM002_INCREMENT_COUNT;
 566:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                break;
 567:../Dave/Generated/src/SYSTM002/SYSTM002.c ****             }
 568:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            else
 569:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            {
 570:../Dave/Generated/src/SYSTM002/SYSTM002.c ****              /* for misra */
 571:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            }
 572:../Dave/Generated/src/SYSTM002/SYSTM002.c ****         }
 573:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 574:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 575:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 576:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 577:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 578:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 579:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return (handle_t)TimerID;
 580:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }  
 613              		.loc 1 580 0
 614 0012 BDE8F00F 		pop	{r4, r5, r6, r7, r8, r9, sl, fp}
 615 0016 7047     		bx	lr
 616              	.LVL46:
 617              	.L70:
 513:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       Error = SYSTM002_TIMER_CREATION_FAILURE;
 618              		.loc 1 513 0
 619 0018 0124     		movs	r4, #1
 620              	.LVL47:
 621              	.L58:
 531:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(NULL == TimerCallBack)
 622              		.loc 1 531 0
 623 001a 002A     		cmp	r2, #0
 624 001c 3AD0     		beq	.L63
 542:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if (!Error)	
 625              		.loc 1 542 0
 626 001e BCBB     		cbnz	r4, .L64
 627 0020 DFF874C0 		ldr	ip, .L71
 628 0024 DCF80860 		ldr	r6, [ip, #8]
 629 0028 08E0     		b	.L61
 630              	.LVL48:
 631              	.L60:
 544:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 632              		.loc 1 544 0
 633 002a 0134     		adds	r4, r4, #1
 634              	.LVL49:
 547:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            if(0UL == (TimerTracker & (SYSTM002_BIT_SET << Count)))
 635              		.loc 1 547 0
 636 002c 26FA04F5 		lsr	r5, r6, r4
 637 0030 15F00105 		ands	r5, r5, #1
 638 0034 07D0     		beq	.L68
 544:../Dave/Generated/src/SYSTM002/SYSTM002.c ****        for(Count = 0UL; Count < SYSTM002_CFG_MAX_TMR; Count++)
 639              		.loc 1 544 0
 640 0036 0134     		adds	r4, r4, #1
 641              	.LVL50:
 642 0038 202C     		cmp	r4, #32
 643 003a 29D0     		beq	.L64
 644              	.LVL51:
 645              	.L61:
 547:../Dave/Generated/src/SYSTM002/SYSTM002.c ****            if(0UL == (TimerTracker & (SYSTM002_BIT_SET << Count)))
 646              		.loc 1 547 0
 647 003c 26FA04F5 		lsr	r5, r6, r4
 648 0040 15F00105 		ands	r5, r5, #1
 649 0044 F1D1     		bne	.L60
 650              	.L68:
 555:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 651              		.loc 1 555 0
 652 0046 48F21F57 		movw	r7, #34079
 552:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerID     = Count;
 653              		.loc 1 552 0
 654 004a DFF850A0 		ldr	sl, .L71+4
 555:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 655              		.loc 1 555 0
 656 004e C5F2EB17 		movt	r7, 20971
 550:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTracker |= (SYSTM002_BIT_SET << Count);
 657              		.loc 1 550 0
 658 0052 4FF00108 		mov	r8, #1
 555:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 659              		.loc 1 555 0
 660 0056 A7FB00B0 		umull	fp, r0, r7, r0
 661              	.LVL52:
 552:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerID     = Count;
 662              		.loc 1 552 0
 663 005a 4FEA4419 		lsl	r9, r4, #5
 664 005e 0AEB0907 		add	r7, sl, r9
 555:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                PeriodRatio = SYSTM002_PeriodRatioSysClockInterval(Period);
 665              		.loc 1 555 0
 666 0062 4009     		lsrs	r0, r0, #5
 667              	.LVL53:
 550:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTracker |= (SYSTM002_BIT_SET << Count);
 668              		.loc 1 550 0
 669 0064 08FA04FB 		lsl	fp, r8, r4
 670 0068 4BEA060B 		orr	fp, fp, r6
 558:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                                (PeriodRatio + HW_TIMER_ADDITIONAL_CNT);
 671              		.loc 1 558 0
 672 006c 00EB0806 		add	r6, r0, r8
 559:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerReload  = PeriodRatio;
 673              		.loc 1 559 0
 674 0070 F860     		str	r0, [r7, #12]
 550:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTracker |= (SYSTM002_BIT_SET << Count);
 675              		.loc 1 550 0
 676 0072 CCF808B0 		str	fp, [ip, #8]
 552:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerID     = Count;
 677              		.loc 1 552 0
 678 0076 4AF80940 		str	r4, [sl, r9]
 553:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerType   = TimerType;
 679              		.loc 1 553 0
 680 007a 3971     		strb	r1, [r7, #4]
 554:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerState  = SYSTM002_STATE_STOPPED;
 681              		.loc 1 554 0
 682 007c 87F80580 		strb	r8, [r7, #5]
 557:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCount  = \
 683              		.loc 1 557 0
 684 0080 BE60     		str	r6, [r7, #8]
 561:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerCallBack = TimerCallBack;
 685              		.loc 1 561 0
 686 0082 3A61     		str	r2, [r7, #16]
 562:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 687              		.loc 1 562 0
 688 0084 7B61     		str	r3, [r7, #20]
 563:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerPrev   = NULL;
 689              		.loc 1 563 0
 690 0086 FD61     		str	r5, [r7, #28]
 564:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerTbl[Count].TimerNext   = NULL;
 691              		.loc 1 564 0
 692 0088 BD61     		str	r5, [r7, #24]
 565:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                TimerID = Count + SYSTM002_INCREMENT_COUNT;
 693              		.loc 1 565 0
 694 008a 04EB0800 		add	r0, r4, r8
 695              	.LVL54:
 566:../Dave/Generated/src/SYSTM002/SYSTM002.c ****                break;
 696              		.loc 1 566 0
 697 008e C0E7     		b	.L59
 698              	.LVL55:
 699              	.L64:
 495:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   uint32_t TimerID = 0UL;
 700              		.loc 1 495 0
 701 0090 0020     		movs	r0, #0
 702              	.LVL56:
 703 0092 BEE7     		b	.L59
 704              	.LVL57:
 705              	.L63:
 706 0094 1046     		mov	r0, r2
 707              	.LVL58:
 708 0096 BCE7     		b	.L59
 709              	.L72:
 710              		.align	2
 711              	.L71:
 712 0098 00000000 		.word	.LANCHOR0
 713 009c 00000000 		.word	TimerTbl
 714              		.cfi_endproc
 715              	.LFE117:
 717              		.section	.text.SYSTM002_StartTimer,"ax",%progbits
 718              		.align	2
 719              		.global	SYSTM002_StartTimer
 720              		.thumb
 721              		.thumb_func
 723              	SYSTM002_StartTimer:
 724              	.LFB118:
 581:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 582:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 583:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface to start the software timer .
 584:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 585:../Dave/Generated/src/SYSTM002/SYSTM002.c **** status_t SYSTM002_StartTimer(handle_t  Handle) 
 586:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 725              		.loc 1 586 0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              	.LVL59:
 587:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 588:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 589:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check validity of parameter */
 590:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(Handle > SYSTM002_CFG_MAX_TMR)
 591:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 592:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t)SYSTM002_INVALID_HANDLE_ERROR;
 593:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 594:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 595:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 596:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 597:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 598:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 599:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 730              		.loc 1 599 0
 731 0000 0D4B     		ldr	r3, .L80
 732 0002 9A68     		ldr	r2, [r3, #8]
 733 0004 431E     		subs	r3, r0, #1
 734 0006 22FA03F2 		lsr	r2, r2, r3
 735 000a D207     		lsls	r2, r2, #31
 586:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 736              		.loc 1 586 0
 737 000c 10B5     		push	{r4, lr}
 738              	.LCFI6:
 739              		.cfi_def_cfa_offset 8
 740              		.cfi_offset 4, -8
 741              		.cfi_offset 14, -4
 742              		.loc 1 599 0
 743 000e 04D5     		bpl	.L77
 600:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 601:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 602:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 603:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 604:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 605:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 606:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 607:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 608:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Any timer with time '0', can't start again. */
 609:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == TimerTbl[Handle - 1U].TimerCount)
 744              		.loc 1 609 0
 745 0010 0A49     		ldr	r1, .L80+4
 746 0012 01EB4312 		add	r2, r1, r3, lsl #5
 747 0016 9168     		ldr	r1, [r2, #8]
 748 0018 09B9     		cbnz	r1, .L79
 749              	.LVL60:
 750              	.L77:
 610:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 611:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 612:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 613:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 614:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 615:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 616:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 617:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 618:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   
 619:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 751              		.loc 1 619 0
 752 001a 0120     		movs	r0, #1
 753              	.LVL61:
 754              	.L74:
 620:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 621:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check if timer is running */
 622:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_RUNNING != TimerTbl[(Handle - 1U)].TimerState)
 623:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 624:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* set timer status as SYSTM002_STATE_RUNNING */
 625:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_RUNNING;
 626:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Insert this timer into timer list  */
 627:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList((Handle - 1U));
 628:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 629:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 630:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 631:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 632:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 633:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 634:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 635:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 636:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 637:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 638:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 639:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return Error;
 640:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 755              		.loc 1 640 0
 756 001c 10BD     		pop	{r4, pc}
 757              	.LVL62:
 758              	.L79:
 619:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 759              		.loc 1 619 0
 760 001e 2028     		cmp	r0, #32
 761 0020 FBD8     		bhi	.L77
 622:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_RUNNING != TimerTbl[(Handle - 1U)].TimerState)
 762              		.loc 1 622 0
 763 0022 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
 764              	.LVL63:
 765 0024 0028     		cmp	r0, #0
 766 0026 F9D0     		beq	.L74
 625:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_RUNNING;
 767              		.loc 1 625 0
 768 0028 0024     		movs	r4, #0
 627:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList((Handle - 1U));
 769              		.loc 1 627 0
 770 002a 1846     		mov	r0, r3
 625:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_RUNNING;
 771              		.loc 1 625 0
 772 002c 5471     		strb	r4, [r2, #5]
 627:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lInsertTimerList((Handle - 1U));
 773              		.loc 1 627 0
 774 002e FFF7FEFF 		bl	SYSTM002_lInsertTimerList
 775              	.LVL64:
 776 0032 2046     		mov	r0, r4
 777 0034 10BD     		pop	{r4, pc}
 778              	.L81:
 779 0036 00BF     		.align	2
 780              	.L80:
 781 0038 00000000 		.word	.LANCHOR0
 782 003c 00000000 		.word	TimerTbl
 783              		.cfi_endproc
 784              	.LFE118:
 786              		.section	.text.SYSTM002_StopTimer,"ax",%progbits
 787              		.align	2
 788              		.global	SYSTM002_StopTimer
 789              		.thumb
 790              		.thumb_func
 792              	SYSTM002_StopTimer:
 793              	.LFB119:
 641:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 642:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 643:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 644:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface to stop the software timer.
 645:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 646:../Dave/Generated/src/SYSTM002/SYSTM002.c **** status_t SYSTM002_StopTimer(handle_t Handle) 
 647:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 794              		.loc 1 647 0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 799              	.LVL65:
 648:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 649:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 650:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check validity of parameter        */
 651:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(Handle > SYSTM002_CFG_MAX_TMR)
 652:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 653:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 654:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 655:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 656:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 657:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 658:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 659:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 660:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 800              		.loc 1 660 0
 801 0000 1A4A     		ldr	r2, .L94
 802              	.LVL66:
 803 0002 9168     		ldr	r1, [r2, #8]
 804 0004 431E     		subs	r3, r0, #1
 805 0006 21FA03F1 		lsr	r1, r1, r3
 806 000a C907     		lsls	r1, r1, #31
 647:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 807              		.loc 1 647 0
 808 000c F0B4     		push	{r4, r5, r6, r7}
 809              	.LCFI7:
 810              		.cfi_def_cfa_offset 16
 811              		.cfi_offset 4, -16
 812              		.cfi_offset 5, -12
 813              		.cfi_offset 6, -8
 814              		.cfi_offset 7, -4
 815              		.loc 1 660 0
 816 000e 1AD5     		bpl	.L89
 661:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 662:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 663:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 664:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 665:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 666:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 667:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 668:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 669:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 670:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 817              		.loc 1 670 0
 818 0010 2028     		cmp	r0, #32
 819 0012 18D8     		bhi	.L89
 671:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 672:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check whether Timer is in Stop state */
 673:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_STOPPED != TimerTbl[(Handle - 1U)].TimerState)
 820              		.loc 1 673 0
 821 0014 1648     		ldr	r0, .L94+4
 822              	.LVL67:
 823 0016 5901     		lsls	r1, r3, #5
 824 0018 4318     		adds	r3, r0, r1
 825              	.LVL68:
 826 001a 5C79     		ldrb	r4, [r3, #5]	@ zero_extendqisi2
 827 001c 012C     		cmp	r4, #1
 828 001e 15D0     		beq	.L90
 829              	.LVL69:
 830              	.LBB58:
 831              	.LBB59:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 832              		.loc 1 326 0
 833 0020 DC69     		ldr	r4, [r3, #28]
 834 0022 ACB1     		cbz	r4, .L91
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 835              		.loc 1 341 0
 836 0024 9A69     		ldr	r2, [r3, #24]
 344:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 837              		.loc 1 344 0
 838 0026 A261     		str	r2, [r4, #24]
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 839              		.loc 1 341 0
 840 0028 E2B1     		cbz	r2, .L92
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 841              		.loc 1 351 0
 842 002a 9A69     		ldr	r2, [r3, #24]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 843              		.loc 1 352 0
 844 002c 9D68     		ldr	r5, [r3, #8]
 845 002e 9668     		ldr	r6, [r2, #8]
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 846              		.loc 1 351 0
 847 0030 D461     		str	r4, [r2, #28]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 848              		.loc 1 352 0
 849 0032 7519     		adds	r5, r6, r5
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 850              		.loc 1 353 0
 851 0034 0024     		movs	r4, #0
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 852              		.loc 1 352 0
 853 0036 9560     		str	r5, [r2, #8]
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 854              		.loc 1 353 0
 855 0038 9C61     		str	r4, [r3, #24]
 354:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 856              		.loc 1 354 0
 857 003a DC61     		str	r4, [r3, #28]
 858              	.L86:
 859              	.LBE59:
 860              	.LBE58:
 674:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 675:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* remove Timer from node list */
 676:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList((Handle - 1U));
 677:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 678:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Set timer status as SYSTM002_STATE_STOPPED  */
 679:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       TimerTbl[(Handle - 1U)].TimerState = SYSTM002_STATE_STOPPED;
 861              		.loc 1 679 0
 862 003c 4018     		adds	r0, r0, r1
 863 003e 0121     		movs	r1, #1
 864 0040 4171     		strb	r1, [r0, #5]
 865 0042 0020     		movs	r0, #0
 866 0044 00E0     		b	.L83
 867              	.LVL70:
 868              	.L89:
 670:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 869              		.loc 1 670 0
 870 0046 0120     		movs	r0, #1
 871              	.LVL71:
 872              	.L83:
 680:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 681:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 682:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 683:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* for misra */
 684:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 685:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 686:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 687:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 688:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 689:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 690:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 691:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return Error;
 692:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 873              		.loc 1 692 0
 874 0048 F0BC     		pop	{r4, r5, r6, r7}
 875 004a 7047     		bx	lr
 876              	.L90:
 673:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_STOPPED != TimerTbl[(Handle - 1U)].TimerState)
 877              		.loc 1 673 0
 878 004c 0020     		movs	r0, #0
 879 004e FBE7     		b	.L83
 880              	.LVL72:
 881              	.L91:
 882              	.LBB61:
 883              	.LBB60:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 884              		.loc 1 326 0
 885 0050 9D69     		ldr	r5, [r3, #24]
 886 0052 4DB1     		cbz	r5, .L93
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 887              		.loc 1 337 0
 888 0054 AF68     		ldr	r7, [r5, #8]
 889 0056 9E68     		ldr	r6, [r3, #8]
 335:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList  = TmrObjPtr->TimerNext;
 890              		.loc 1 335 0
 891 0058 1560     		str	r5, [r2, #0]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 892              		.loc 1 337 0
 893 005a BE19     		adds	r6, r7, r6
 336:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList->TimerPrev = NULL;
 894              		.loc 1 336 0
 895 005c EC61     		str	r4, [r5, #28]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 896              		.loc 1 337 0
 897 005e AE60     		str	r6, [r5, #8]
 338:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext    = NULL;  
 898              		.loc 1 338 0
 899 0060 9C61     		str	r4, [r3, #24]
 900 0062 EBE7     		b	.L86
 901              	.L92:
 345:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 902              		.loc 1 345 0
 903 0064 DA61     		str	r2, [r3, #28]
 904 0066 E9E7     		b	.L86
 905              	.L93:
 329:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList = NULL;                 	
 906              		.loc 1 329 0
 907 0068 1560     		str	r5, [r2, #0]
 908 006a E7E7     		b	.L86
 909              	.L95:
 910              		.align	2
 911              	.L94:
 912 006c 00000000 		.word	.LANCHOR0
 913 0070 00000000 		.word	TimerTbl
 914              	.LBE60:
 915              	.LBE61:
 916              		.cfi_endproc
 917              	.LFE119:
 919              		.section	.text.SYSTM002_DeleteTimer,"ax",%progbits
 920              		.align	2
 921              		.global	SYSTM002_DeleteTimer
 922              		.thumb
 923              		.thumb_func
 925              	SYSTM002_DeleteTimer:
 926              	.LFB120:
 693:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 694:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 695:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Function to delete the Timer instance.
 696:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 697:../Dave/Generated/src/SYSTM002/SYSTM002.c **** status_t SYSTM002_DeleteTimer(handle_t Handle) 
 698:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 927              		.loc 1 698 0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 932              	.LVL73:
 699:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   status_t Error = (status_t )DAVEApp_SUCCESS;
 700:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 701:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* Check validity of parameter      */
 702:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(Handle > SYSTM002_CFG_MAX_TMR)
 703:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 704:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 705:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 706:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 707:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 708:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 709:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* for misra */
 710:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 711:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if(0UL == (TimerTracker & (SYSTM002_BIT_SET << (Handle - 1UL))))
 933              		.loc 1 711 0
 934 0000 1C4A     		ldr	r2, .L108
 935              	.LVL74:
 936 0002 9168     		ldr	r1, [r2, #8]
 937 0004 431E     		subs	r3, r0, #1
 698:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 938              		.loc 1 698 0
 939 0006 F0B4     		push	{r4, r5, r6, r7}
 940              	.LCFI8:
 941              		.cfi_def_cfa_offset 16
 942              		.cfi_offset 4, -16
 943              		.cfi_offset 5, -12
 944              		.cfi_offset 6, -8
 945              		.cfi_offset 7, -4
 946              		.loc 1 711 0
 947 0008 21FA03F4 		lsr	r4, r1, r3
 948 000c 14F0010F 		tst	r4, #1
 949 0010 0FD0     		beq	.L103
 712:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 713:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     Error = (status_t) SYSTM002_INVALID_HANDLE_ERROR;
 714:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
 715:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 716:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 717:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 718:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 719:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 720:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 721:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 950              		.loc 1 721 0
 951 0012 2028     		cmp	r0, #32
 952 0014 0DD8     		bhi	.L103
 722:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 723:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Check if timer is running */
 724:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     if(SYSTM002_STATE_RUNNING == TimerTbl[(Handle - 1U)].TimerState)
 953              		.loc 1 724 0
 954 0016 1848     		ldr	r0, .L108+4
 955              	.LVL75:
 956 0018 00EB4310 		add	r0, r0, r3, lsl #5
 957 001c 4479     		ldrb	r4, [r0, #5]	@ zero_extendqisi2
 958 001e 54B1     		cbz	r4, .L104
 959              	.L98:
 725:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 726:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       /* Yes,remove this timer from timer list*/
 727:../Dave/Generated/src/SYSTM002/SYSTM002.c ****       SYSTM002_lRemoveTimerList((Handle - 1U));
 728:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 729:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     else
 730:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     {
 731:../Dave/Generated/src/SYSTM002/SYSTM002.c ****      /* for misra */
 732:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     }
 733:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 734:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* Release resource that this timer hold */
 735:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerTracker &=~(SYSTM002_BIT_SET << (Handle - 1UL));
 960              		.loc 1 735 0
 961 0020 0120     		movs	r0, #1
 962 0022 00FA03F3 		lsl	r3, r0, r3
 963              	.LVL76:
 964 0026 21EA0301 		bic	r1, r1, r3
 965 002a 9160     		str	r1, [r2, #8]
 966 002c 0020     		movs	r0, #0
 967              	.L97:
 736:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 737:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else
 738:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   {
 739:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     /* for misra */
 740:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   }
 741:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 742:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return Error;
 743:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 744:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 968              		.loc 1 744 0
 969 002e F0BC     		pop	{r4, r5, r6, r7}
 970 0030 7047     		bx	lr
 971              	.LVL77:
 972              	.L103:
 721:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((status_t)DAVEApp_SUCCESS == Error)
 973              		.loc 1 721 0
 974 0032 0120     		movs	r0, #1
 975              	.LVL78:
 976 0034 FBE7     		b	.L97
 977              	.L104:
 978              	.LVL79:
 979              	.LBB64:
 980              	.LBB65:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 981              		.loc 1 326 0
 982 0036 C569     		ldr	r5, [r0, #28]
 983 0038 6DB1     		cbz	r5, .L105
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 984              		.loc 1 341 0
 985 003a 8669     		ldr	r6, [r0, #24]
 344:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev->TimerNext = NULL;	
 986              		.loc 1 344 0
 987 003c AE61     		str	r6, [r5, #24]
 341:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   else if(NULL == TmrObjPtr->TimerNext)      
 988              		.loc 1 341 0
 989 003e A6B1     		cbz	r6, .L106
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 990              		.loc 1 351 0
 991 0040 8769     		ldr	r7, [r0, #24]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 992              		.loc 1 352 0
 993 0042 8668     		ldr	r6, [r0, #8]
 351:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 994              		.loc 1 351 0
 995 0044 FD61     		str	r5, [r7, #28]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 996              		.loc 1 352 0
 997 0046 BD68     		ldr	r5, [r7, #8]
 353:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext = NULL;
 998              		.loc 1 353 0
 999 0048 8461     		str	r4, [r0, #24]
 352:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 1000              		.loc 1 352 0
 1001 004a 05EB060C 		add	ip, r5, r6
 1002 004e C7F808C0 		str	ip, [r7, #8]
 354:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 1003              		.loc 1 354 0
 1004 0052 C461     		str	r4, [r0, #28]
 1005 0054 E4E7     		b	.L98
 1006              	.L105:
 326:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   if((NULL == TmrObjPtr->TimerPrev) && (NULL == TmrObjPtr->TimerNext ))
 1007              		.loc 1 326 0
 1008 0056 8469     		ldr	r4, [r0, #24]
 1009 0058 4CB1     		cbz	r4, .L107
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 1010              		.loc 1 337 0
 1011 005a A768     		ldr	r7, [r4, #8]
 1012 005c 8668     		ldr	r6, [r0, #8]
 335:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList  = TmrObjPtr->TimerNext;
 1013              		.loc 1 335 0
 1014 005e 1460     		str	r4, [r2, #0]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 1015              		.loc 1 337 0
 1016 0060 BE19     		adds	r6, r7, r6
 336:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList->TimerPrev = NULL;
 1017              		.loc 1 336 0
 1018 0062 E561     		str	r5, [r4, #28]
 337:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 1019              		.loc 1 337 0
 1020 0064 A660     		str	r6, [r4, #8]
 338:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerNext    = NULL;  
 1021              		.loc 1 338 0
 1022 0066 8561     		str	r5, [r0, #24]
 1023 0068 DAE7     		b	.L98
 1024              	.L106:
 345:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TmrObjPtr->TimerPrev = NULL;
 1025              		.loc 1 345 0
 1026 006a C661     		str	r6, [r0, #28]
 1027 006c D8E7     		b	.L98
 1028              	.L107:
 329:../Dave/Generated/src/SYSTM002/SYSTM002.c ****     TimerList = NULL;                 	
 1029              		.loc 1 329 0
 1030 006e 1460     		str	r4, [r2, #0]
 1031 0070 D6E7     		b	.L98
 1032              	.L109:
 1033 0072 00BF     		.align	2
 1034              	.L108:
 1035 0074 00000000 		.word	.LANCHOR0
 1036 0078 00000000 		.word	TimerTbl
 1037              	.LBE65:
 1038              	.LBE64:
 1039              		.cfi_endproc
 1040              	.LFE120:
 1042              		.section	.text.SYSTM002_GetTime,"ax",%progbits
 1043              		.align	2
 1044              		.global	SYSTM002_GetTime
 1045              		.thumb
 1046              		.thumb_func
 1048              	SYSTM002_GetTime:
 1049              	.LFB121:
 745:../Dave/Generated/src/SYSTM002/SYSTM002.c **** 
 746:../Dave/Generated/src/SYSTM002/SYSTM002.c **** /*
 747:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  *  Interface to get the current system time in microsecond.
 748:../Dave/Generated/src/SYSTM002/SYSTM002.c ****  */
 749:../Dave/Generated/src/SYSTM002/SYSTM002.c **** inline uint32_t  SYSTM002_GetTime(void)
 750:../Dave/Generated/src/SYSTM002/SYSTM002.c **** {
 1050              		.loc 1 750 0
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 751:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   /* <<<DD_SYSTM002 _API_6>>> */
 752:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return (SysTickCount * SYSTM002_SYSTICK_INTERVAL);
 1055              		.loc 1 752 0
 1056 0000 40F20003 		movw	r3, #:lower16:.LANCHOR0
 1057 0004 C0F20003 		movt	r3, #:upper16:.LANCHOR0
 753:../Dave/Generated/src/SYSTM002/SYSTM002.c ****    
 754:../Dave/Generated/src/SYSTM002/SYSTM002.c **** }
 1058              		.loc 1 754 0
 1059 0008 6420     		movs	r0, #100
 752:../Dave/Generated/src/SYSTM002/SYSTM002.c ****   return (SysTickCount * SYSTM002_SYSTICK_INTERVAL);
 1060              		.loc 1 752 0
 1061 000a 5968     		ldr	r1, [r3, #4]
 1062              		.loc 1 754 0
 1063 000c 00FB01F0 		mul	r0, r0, r1
 1064 0010 7047     		bx	lr
 1065              		.cfi_endproc
 1066              	.LFE121:
 1068              		.global	SysTickCount
 1069              		.global	TimerTracker
 1070              		.global	TimerList
 1071              		.comm	TimerTbl,1024,4
 1072 0012 00BF     		.bss
 1073              		.align	2
 1074              		.set	.LANCHOR0,. + 0
 1077              	TimerList:
 1078 0000 00000000 		.space	4
 1081              	SysTickCount:
 1082 0004 00000000 		.space	4
 1085              	TimerTracker:
 1086 0008 00000000 		.space	4
 1087              		.text
 1088              	.Letext0:
 1089              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1090              		.file 4 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1091              		.file 5 "../Dave/Generated/src/SYSTM002/../../inc/SYSTM002/../../inc/LIBS/types.h"
 1092              		.file 6 "../Dave/Generated/src/SYSTM002/../../inc/SYSTM002/SYSTM002.h"
DEFINED SYMBOLS
                            *ABS*:00000000 SYSTM002.c
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:20     .text.SYSTM002_lInsertTimerList:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:24     .text.SYSTM002_lInsertTimerList:00000000 SYSTM002_lInsertTimerList
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:163    .text.SYSTM002_lInsertTimerList:0000007c $d
                            *COM*:00000400 TimerTbl
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:169    .text.SysTick_Handler:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:174    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:411    .text.SysTick_Handler:00000108 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:421    .text.SYSTM002_Init:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:426    .text.SYSTM002_Init:00000000 SYSTM002_Init
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:566    .text.SYSTM002_Init:00000074 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:573    .text.SYSTM002_CreateTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:578    .text.SYSTM002_CreateTimer:00000000 SYSTM002_CreateTimer
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:712    .text.SYSTM002_CreateTimer:00000098 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:718    .text.SYSTM002_StartTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:723    .text.SYSTM002_StartTimer:00000000 SYSTM002_StartTimer
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:781    .text.SYSTM002_StartTimer:00000038 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:787    .text.SYSTM002_StopTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:792    .text.SYSTM002_StopTimer:00000000 SYSTM002_StopTimer
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:912    .text.SYSTM002_StopTimer:0000006c $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:920    .text.SYSTM002_DeleteTimer:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:925    .text.SYSTM002_DeleteTimer:00000000 SYSTM002_DeleteTimer
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1035   .text.SYSTM002_DeleteTimer:00000074 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1043   .text.SYSTM002_GetTime:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1048   .text.SYSTM002_GetTime:00000000 SYSTM002_GetTime
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1074   .bss:00000000 .LANCHOR0
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1081   .bss:00000004 SysTickCount
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1085   .bss:00000008 TimerTracker
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1077   .bss:00000000 TimerList
C:\Users\JMASS_~1\AppData\Local\Temp\ccUTUdRK.s:1073   .bss:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.138601bc4243ad38d6b156f545266b0e
                           .group:00000000 wm4.uc_id.h.35.3616bd1d69628125fed3ac403d83aaef
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.SYSTM002_Conf.h.70.e893767dc4d518b087b4a20e349ac4d8
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.SYSTM002.h.98.0f398400b32186dea0837ac3b6c1ddcb
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.2b7f5ec7311f4adf3e25cf7854109544

NO UNDEFINED SYMBOLS
