From 5f5f481655d1714611aba0e3a2e7dbfd98462e90 Mon Sep 17 00:00:00 2001
From: leavs <leavs_o@126.com>
Date: Mon, 14 May 2018 10:51:59 +0800
Subject: [PATCH 1/3] Modify DTS Arch and Repair pwm Driver

---
 .gitignore                                         |    3 +-
 .../boot/dts/imx6dl-eisd-1024600-gt911-logo.dts    |   30 +-
 arch/arm/boot/dts/imx6dl-eisd-1024600-gt911.dts    |   56 +-
 arch/arm/boot/dts/imx6dl-eisd-1024600-logo.dts     |   30 +-
 arch/arm/boot/dts/imx6dl-eisd-1024600.dts          |   37 +-
 .../arm/boot/dts/imx6q-eisd-1024600-gt911-logo.dts |   30 +-
 arch/arm/boot/dts/imx6q-eisd-1024600-gt911.dts     |   56 +-
 arch/arm/boot/dts/imx6q-eisd-1024600-logo.dts      |   30 +-
 arch/arm/boot/dts/imx6q-eisd-1024600.dts           |   37 +-
 arch/arm/boot/dts/imx6q-eisd.dts                   |    4 +-
 arch/arm/boot/dts/imx6qdl-eisd-1024600-gt911.dtsi  |   83 ++
 arch/arm/boot/dts/imx6qdl-eisd-1024600.dtsi        |   62 +
 arch/arm/boot/dts/imx6qdl-eisd-logo.dtsi           |   24 +
 arch/arm/boot/dts/imx6qdl-eisd.dtsi                |  167 ---
 ...imx6qdl-sabresd-070-1024600-gt911-logokeep.dtsi | 1227 --------------------
 .../dts/imx6qdl-sabresd-070-1024600-logokeep.dtsi  | 1207 -------------------
 drivers/video/backlight/pwm_bl.c                   |   12 +
 17 files changed, 193 insertions(+), 2902 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6qdl-eisd-1024600-gt911.dtsi
 create mode 100644 arch/arm/boot/dts/imx6qdl-eisd-1024600.dtsi
 create mode 100644 arch/arm/boot/dts/imx6qdl-eisd-logo.dtsi
 delete mode 100644 arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-gt911-logokeep.dtsi
 delete mode 100644 arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-logokeep.dtsi

diff --git a/.gitignore b/.gitignore
index 42fa0d5..4e3520d 100644
--- a/.gitignore
+++ b/.gitignore
@@ -56,7 +56,8 @@ modules.builtin
 #
 !.gitignore
 !.mailmap
-
+ref.dtsi
+imx6qdl-eisd-logo-lcd.dtsi
 #
 # Generated include files
 #
diff --git a/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911-logo.dts b/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911-logo.dts
index 4ac2a4d..eb7b77a 100644
--- a/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911-logo.dts
+++ b/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911-logo.dts
@@ -7,32 +7,4 @@
  */
 
 #include "imx6dl-eisd-1024600-gt911.dts"
-
-&mxcfb1 {
-	compatible = "fsl,mxc_sdc_fb";
-	disp_dev = "ldb";
-	interface_pix_fmt = "RGB24";
-	default_bpp = <32>;
-	int_clk = <0>;
-	late_init = <1>;
-	fb_base = <0x18800000>;  /* Frame buffer base address, it is same as CONFIG_FB_BASE in Uboot. */
-	fb_size = <0x01800000>;  /* Reserved display memory size, bigger than 3 x framer buffer size. */
-	status = "okay";
-};
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&ipu1 {
-	bypass_reset = <1>;
-	status = "okay";
-};
+#include "imx6qdl-eisd-logo.dtsi"
diff --git a/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911.dts b/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911.dts
index c924254..00c0989 100644
--- a/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911.dts
+++ b/arch/arm/boot/dts/imx6dl-eisd-1024600-gt911.dts
@@ -7,58 +7,4 @@
  */
 
 #include "imx6dl-eisd.dts"
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-		display-timings {
-                        native-mode = <&timing07>;
-                        timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-                };
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&i2c1 {
-	goodix_ts@5d {
-                compatible = "goodix,gt9xx";
-                reg = <0x5d>;
-                interrupt-parent = <&gpio1>;
-                interrupts = <9 2>;
-                goodix,irq-gpio = <&gpio1 9 0>;
-                goodix,rst-gpio = <&gpio5 20 0>;
-                goodix,cfg-group0 = [   
-                    64 00 04 58 02 05 CD 00 01 08 28 
-                    05 50 32 03 05 00 00 00 00 00 00 
-                    00 00 00 00 00 8A 2A 0C 1C 17 31 
-                    0D 00 00 02 89 03 2D 00 00 00 00 
-                    00 03 64 32 00 00 00 0F 36 94 C5 
-                    02 07 00 00 04 9C 11 00 7B 16 00 
-                    63 1C 00 4D 25 00 3F 2F 00 3F 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 18 16 14 12 10 0E 0C 0A 08 
-                    06 04 02 FF FF 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 24 
-                    22 21 20 1F 1E 1D 1C 18 16 13 12 
-                    10 0F 0A 08 06 04 02 00 FF FF FF 
-                    FF FF FF 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 7F 01];
-                };
-};
+#include "imx6qdl-eisd-1024600-gt911.dtsi"
diff --git a/arch/arm/boot/dts/imx6dl-eisd-1024600-logo.dts b/arch/arm/boot/dts/imx6dl-eisd-1024600-logo.dts
index 0c8c746..999e633 100644
--- a/arch/arm/boot/dts/imx6dl-eisd-1024600-logo.dts
+++ b/arch/arm/boot/dts/imx6dl-eisd-1024600-logo.dts
@@ -7,32 +7,4 @@
  */
 
 #include "imx6dl-eisd-1024600.dts"
-
-&mxcfb1 {
-	compatible = "fsl,mxc_sdc_fb";
-	disp_dev = "ldb";
-	interface_pix_fmt = "RGB24";
-	default_bpp = <32>;
-	int_clk = <0>;
-	late_init = <1>;
-	fb_base = <0x18800000>;  /* Frame buffer base address, it is same as CONFIG_FB_BASE in Uboot. */
-	fb_size = <0x01800000>;  /* Reserved display memory size, bigger than 3 x framer buffer size. */
-	status = "okay";
-};
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&ipu1 {
-	bypass_reset = <1>;
-	status = "okay";
-};
+#include "imx6qdl-eisd-logo.dtsi"
diff --git a/arch/arm/boot/dts/imx6dl-eisd-1024600.dts b/arch/arm/boot/dts/imx6dl-eisd-1024600.dts
index ca02611..ae10bde 100644
--- a/arch/arm/boot/dts/imx6dl-eisd-1024600.dts
+++ b/arch/arm/boot/dts/imx6dl-eisd-1024600.dts
@@ -7,39 +7,4 @@
  */
 
 #include "imx6dl-eisd.dts"
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-		display-timings {
-                        native-mode = <&timing07>;
-                        timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-                };
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&i2c1 {
-        ft5x06@38 {
-                compatible = "ft5x06,ft5x06-touch";
-                reg = <0x38>;
-                interrupt-parent = <&gpio1>;
-                interrupts = <9 2>;
-                wakeup-gpios = <&gpio1 9 1>;
-        };
-};
+#include "imx6qdl-eisd-1024600.dtsi"
diff --git a/arch/arm/boot/dts/imx6q-eisd-1024600-gt911-logo.dts b/arch/arm/boot/dts/imx6q-eisd-1024600-gt911-logo.dts
index 950bcc4..f848be6 100644
--- a/arch/arm/boot/dts/imx6q-eisd-1024600-gt911-logo.dts
+++ b/arch/arm/boot/dts/imx6q-eisd-1024600-gt911-logo.dts
@@ -7,32 +7,4 @@
  */
 
 #include "imx6q-eisd-1024600-gt911.dts"
-
-&mxcfb1 {
-	compatible = "fsl,mxc_sdc_fb";
-	disp_dev = "ldb";
-	interface_pix_fmt = "RGB24";
-	default_bpp = <32>;
-	int_clk = <0>;
-	late_init = <1>;
-	fb_base = <0x18800000>;  /* Frame buffer base address, it is same as CONFIG_FB_BASE in Uboot. */
-	fb_size = <0x01800000>;  /* Reserved display memory size, bigger than 3 x framer buffer size. */
-	status = "okay";
-};
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&ipu1 {
-	bypass_reset = <1>;
-	status = "okay";
-};
+#include "imx6qdl-eisd-logo.dtsi"
diff --git a/arch/arm/boot/dts/imx6q-eisd-1024600-gt911.dts b/arch/arm/boot/dts/imx6q-eisd-1024600-gt911.dts
index cb1a45b..1ddf82e 100644
--- a/arch/arm/boot/dts/imx6q-eisd-1024600-gt911.dts
+++ b/arch/arm/boot/dts/imx6q-eisd-1024600-gt911.dts
@@ -7,58 +7,4 @@
  */
 
 #include "imx6q-eisd.dts"
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-		display-timings {
-                        native-mode = <&timing07>;
-                        timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-		};	
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&i2c1 {
-	goodix_ts@5d {
-                compatible = "goodix,gt9xx";
-                reg = <0x5d>;
-                interrupt-parent = <&gpio1>;
-                interrupts = <9 2>;
-                goodix,irq-gpio = <&gpio1 9 0>;
-                goodix,rst-gpio = <&gpio5 20 0>;
-                goodix,cfg-group0 = [   
-                    64 00 04 58 02 05 CD 00 01 08 28 
-                    05 50 32 03 05 00 00 00 00 00 00 
-                    00 00 00 00 00 8A 2A 0C 1C 17 31 
-                    0D 00 00 02 89 03 2D 00 00 00 00 
-                    00 03 64 32 00 00 00 0F 36 94 C5 
-                    02 07 00 00 04 9C 11 00 7B 16 00 
-                    63 1C 00 4D 25 00 3F 2F 00 3F 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 18 16 14 12 10 0E 0C 0A 08 
-                    06 04 02 FF FF 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 24 
-                    22 21 20 1F 1E 1D 1C 18 16 13 12 
-                    10 0F 0A 08 06 04 02 00 FF FF FF 
-                    FF FF FF 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 7F 01];
-                };
-};
+#include "imx6qdl-eisd-1024600-gt911.dtsi"
diff --git a/arch/arm/boot/dts/imx6q-eisd-1024600-logo.dts b/arch/arm/boot/dts/imx6q-eisd-1024600-logo.dts
index 9f28d85..85dda72 100644
--- a/arch/arm/boot/dts/imx6q-eisd-1024600-logo.dts
+++ b/arch/arm/boot/dts/imx6q-eisd-1024600-logo.dts
@@ -7,32 +7,4 @@
  */
 
 #include "imx6q-eisd-1024600.dts"
-
-&mxcfb1 {
-	compatible = "fsl,mxc_sdc_fb";
-	disp_dev = "ldb";
-	interface_pix_fmt = "RGB24";
-	default_bpp = <32>;
-	int_clk = <0>;
-	late_init = <1>;
-	fb_base = <0x18800000>;  /* Frame buffer base address, it is same as CONFIG_FB_BASE in Uboot. */
-	fb_size = <0x01800000>;  /* Reserved display memory size, bigger than 3 x framer buffer size. */
-	status = "okay";
-};
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&ipu1 {
-	bypass_reset = <1>;
-	status = "okay";
-};
+#include "imx6qdl-eisd-logo.dtsi"
diff --git a/arch/arm/boot/dts/imx6q-eisd-1024600.dts b/arch/arm/boot/dts/imx6q-eisd-1024600.dts
index 84f297d..1010d02 100644
--- a/arch/arm/boot/dts/imx6q-eisd-1024600.dts
+++ b/arch/arm/boot/dts/imx6q-eisd-1024600.dts
@@ -7,39 +7,4 @@
  */
 
 #include "imx6q-eisd.dts"
-
-&ldb {
-	lvds-channel@0 {
-		primary;
-		crtc = "ipu1-di0";
-		status = "okay";
-		display-timings {
-                        native-mode = <&timing07>;
-                        timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-		};	
-	};
-
-	lvds-channel@1 {
-		status = "disabled";
-	};
-};
-
-&i2c1 {
-	ft5x06@38 {
-                compatible = "ft5x06,ft5x06-touch";
-                reg = <0x38>;
-                interrupt-parent = <&gpio1>;
-                interrupts = <9 2>;
-                wakeup-gpios = <&gpio1 9 1>;
-        };
-};
+#include "imx6qdl-eisd-1024600.dtsi"
diff --git a/arch/arm/boot/dts/imx6q-eisd.dts b/arch/arm/boot/dts/imx6q-eisd.dts
index 661c221..a73bbdc 100644
--- a/arch/arm/boot/dts/imx6q-eisd.dts
+++ b/arch/arm/boot/dts/imx6q-eisd.dts
@@ -28,11 +28,11 @@
 
 &ldb {
 	lvds-channel@0 {
-		crtc = "ipu2-di0";
+		crtc = "ipu1-di0";
 	};
 
 	lvds-channel@1 {
-		crtc = "ipu2-di1";
+		crtc = "ipu1-di1";
 	};
 };
 
diff --git a/arch/arm/boot/dts/imx6qdl-eisd-1024600-gt911.dtsi b/arch/arm/boot/dts/imx6qdl-eisd-1024600-gt911.dtsi
new file mode 100644
index 0000000..76e36de
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-eisd-1024600-gt911.dtsi
@@ -0,0 +1,83 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/{
+	backlight {
+        	compatible = "pwm-backlight";
+	        pwms = <&pwm1 0 5000000>;
+        	brightness-levels = <0 4 8 16 32 64 128 255>;
+	        default-brightness-level = <7>;
+        	status = "okay";
+	};
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+                fsl,data-mapping = "spwg";
+                fsl,data-width = <24>;
+                primary;
+                status = "okay";
+
+		display-timings {
+                        native-mode = <&timing07>;
+                        timing07: IONOLUX-WSVGA {
+                                clock-frequency = <51200000>;
+                                hactive = <1024>;
+                                vactive = <600>;
+                                hback-porch = <40>;
+                                hfront-porch = <220>;
+                                vback-porch = <5>;
+                                vfront-porch = <20>;
+                                hsync-len = <60>;
+                                vsync-len = <10>;
+                        };
+		};	
+	};
+
+	lvds-channel@1 {
+		status = "disabled";
+	};
+};
+
+&pwm1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_pwm1>;
+        status = "okay";
+};
+
+&i2c1 {
+        goodix_ts@5d {
+                compatible = "goodix,gt9xx";
+                reg = <0x5d>;
+                interrupt-parent = <&gpio1>;
+                interrupts = <9 2>;
+                goodix,irq-gpio = <&gpio1 9 0>;
+                goodix,rst-gpio = <&gpio5 20 0>;
+                goodix,cfg-group0 = [   
+                    64 00 04 58 02 05 CD 00 01 08 28 
+                    05 50 32 03 05 00 00 00 00 00 00 
+                    00 00 00 00 00 8A 2A 0C 1C 17 31 
+                    0D 00 00 02 89 03 2D 00 00 00 00 
+                    00 03 64 32 00 00 00 0F 36 94 C5 
+                    02 07 00 00 04 9C 11 00 7B 16 00 
+                    63 1C 00 4D 25 00 3F 2F 00 3F 00 
+                    00 00 00 00 00 00 00 00 00 00 00 
+                    00 00 00 00 00 00 00 00 00 00 00 
+                    00 00 00 00 00 00 00 00 00 00 00 
+                    00 00 18 16 14 12 10 0E 0C 0A 08 
+                    06 04 02 FF FF 00 00 00 00 00 00 
+                    00 00 00 00 00 00 00 00 00 00 24 
+                    22 21 20 1F 1E 1D 1C 18 16 13 12 
+                    10 0F 0A 08 06 04 02 00 FF FF FF 
+                    FF FF FF 00 00 00 00 00 00 00 00 
+                    00 00 00 00 00 00 00 00 7F 01];
+                };
+};
+
diff --git a/arch/arm/boot/dts/imx6qdl-eisd-1024600.dtsi b/arch/arm/boot/dts/imx6qdl-eisd-1024600.dtsi
new file mode 100644
index 0000000..78c599e
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-eisd-1024600.dtsi
@@ -0,0 +1,62 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+/ {
+	backlight {
+	        compatible = "pwm-backlight";
+	        pwms = <&pwm1 0 5000000>;
+        	brightness-levels = <0 4 8 16 32 64 128 255>;
+	        default-brightness-level = <7>;
+        	status = "okay";
+	};
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+                fsl,data-mapping = "spwg";
+                fsl,data-width = <24>;
+                primary;
+                status = "okay";
+
+		display-timings {
+                        native-mode = <&timing07>;
+                        timing07: IONOLUX-WSVGA {
+                                clock-frequency = <51200000>;
+                                hactive = <1024>;
+                                vactive = <600>;
+                                hback-porch = <40>;
+                                hfront-porch = <220>;
+                                vback-porch = <5>;
+                                vfront-porch = <20>;
+                                hsync-len = <60>;
+                                vsync-len = <10>;
+                        };
+		};	
+	};
+
+	lvds-channel@1 {
+		status = "disabled";
+	};
+};
+
+&pwm1 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_pwm1>;
+        status = "okay";
+};
+
+&i2c1 {
+	ft5x06@38 {
+                compatible = "ft5x06,ft5x06-touch";
+                reg = <0x38>;
+                interrupt-parent = <&gpio1>;
+                interrupts = <9 2>;
+                wakeup-gpios = <&gpio1 9 1>;
+        };
+};
diff --git a/arch/arm/boot/dts/imx6qdl-eisd-logo.dtsi b/arch/arm/boot/dts/imx6qdl-eisd-logo.dtsi
new file mode 100644
index 0000000..bd785c4
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-eisd-logo.dtsi
@@ -0,0 +1,24 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+&mxcfb1 {
+	compatible = "fsl,mxc_sdc_fb";
+	disp_dev = "ldb";
+	interface_pix_fmt = "RGB24";
+	default_bpp = <32>;
+	int_clk = <0>;
+	late_init = <1>;
+	fb_base = <0x18800000>;  /* Frame buffer base address, it is same as CONFIG_FB_BASE in Uboot. */
+	fb_size = <0x01800000>;  /* Reserved display memory size, bigger than 3 x framer buffer size. */
+	status = "okay";
+};
+
+&ipu1 {
+	bypass_reset = <1>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx6qdl-eisd.dtsi b/arch/arm/boot/dts/imx6qdl-eisd.dtsi
index 13c82f9..cd62e23 100644
--- a/arch/arm/boot/dts/imx6qdl-eisd.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-eisd.dtsi
@@ -219,14 +219,6 @@
 		status = "disabled";
 	};
 
-	backlight {
-		compatible = "pwm-backlight";
-		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <0 4 8 16 32 64 128 255>;
-		default-brightness-level = <7>;
-		status = "okay";
-	};
-
 	v4l2_cap_0 {
 		compatible = "fsl,imx6q-v4l2-capture";
 		ipu_id = <0>;
@@ -916,153 +908,6 @@
 	status = "okay";
 };
 
-&ldb {
-	status = "okay";
-	/*split-mode;*/
-
-	lvds-channel@0 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <24>;
-		primary;
-		status = "okay";
-		
-		display-timings {
-			native-mode = <&timing07>;
-			timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-			timing010: CHIMEI-WXGA {
-				clock-frequency = <71100000>;
-				hactive = <1280>;
-				vactive = <800>;
-				hback-porch = <40>;
-				hfront-porch = <40>;
-				vback-porch = <3>;
-				vfront-porch = <10>;
-				hsync-len = <80>;
-				vsync-len = <10>;
-			};
-			timing028: BOE28 {
-                                clock-frequency = <148500000>;
-                                hactive = <1920>;
-                                vactive = <360>;
-                                hback-porch = <139>;
-                                hfront-porch = <139>;
-                                vback-porch = <14>;
-                                vfront-porch = <14>;
-                                hsync-len = <2>;
-                                vsync-len = <2>;
-                        };
-                        timing019: CHIMEI-WXGA+ {
-                                clock-frequency = <88800000>;
-                                hactive = <1440>;
-                                vactive = <900>;
-                                hback-porch = <60>;
-                                hfront-porch = <60>;
-                                vback-porch = <20>;
-                                vfront-porch = <20>;
-                                hsync-len = <40>;
-                                vsync-len = <12>;
-                        };
-                        timing0215: CHIMEI-AUO215 {
-                                clock-frequency = <148640000>;
-                                hactive = <1920>;
-                                vactive = <1080>;
-                                hback-porch = <100>;
-                                hfront-porch = <100>;
-                                vback-porch = <40>;
-                                vfront-porch = <40>;
-                                hsync-len = <80>;
-                                vsync-len = <10>;
-                        };
-                        timing012: IVO-VGA121 {                 /* 12 and 15 use the same timing  */
-                                clock-frequency = <65000000>;
-                                hactive = <1024>;
-                                vactive = <768>;
-                                hback-porch = <48>;
-                                hfront-porch = <240>;
-                                vback-porch = <23>;
-                                vfront-porch = <3>;
-                                hsync-len = <32>;
-                                vsync-len = <12>;
-                        };
-			timing0170: AUO170 {
-				clock-frequency = <108000000>;
-				hactive = <1280>;
-				vactive = <1024>;
-				hback-porch = <150>;
-				hfront-porch = <150>;
-				vback-porch = <40>;
-				vfront-porch = <40>;
-				hsync-len = <108>;
-				vsync-len = <4>;
-			};
-		};
-	};
-
-	lvds-channel@1 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <24>;
-		status = "okay";
-
-		display-timings {
-			native-mode = <&timing128>;
-			timing128: BOE28 {
-                                clock-frequency = <148500000>;
-                                hactive = <1920>;
-                                vactive = <360>;
-                                hback-porch = <139>;
-                                hfront-porch = <139>;
-                                vback-porch = <14>;
-                                vfront-porch = <14>;
-                                hsync-len = <2>;
-                                vsync-len = <2>;
-                        };
-                        timing119: CHIMEI-WXGA+ {
-                                clock-frequency = <88800000>;
-                                hactive = <1440>;
-                                vactive = <900>;
-                                hback-porch = <60>;
-                                hfront-porch = <60>;
-                                vback-porch = <20>;
-                                vfront-porch = <20>;
-                                hsync-len = <40>;
-                                vsync-len = <12>;
-                        };
-                        timing1215: CHIMEI-AUO215 {
-                                clock-frequency = <148640000>;
-                                hactive = <1920>;
-                                vactive = <1080>;
-                                hback-porch = <100>;
-                                hfront-porch = <100>;
-                                vback-porch = <40>;
-                                vfront-porch = <40>;
-                                hsync-len = <80>;
-                                vsync-len = <10>;
-                        };
-			timing1170: AUO170 {
-				clock-frequency = <108000000>;
-				hactive = <1280>;
-				vactive = <1024>;
-				hback-porch = <150>;
-				hfront-porch = <150>;
-				vback-porch = <40>;
-				vfront-porch = <40>;
-				hsync-len = <108>;
-				vsync-len = <4>;
-			};
-		};
-	};
-};
-
 &mipi_csi {
 	status = "okay";
 	ipu_id = <0>;
@@ -1086,18 +931,6 @@
 	status = "okay";
 };
 
-&pwm1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pwm1>;
-	status = "okay";
-};
-
-&pwm4 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_pwm4>;
-        status = "disable";
-};
-
 &ssi1 {
         fsl,mode = "i2s-slave";
         status = "okay";
diff --git a/arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-gt911-logokeep.dtsi b/arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-gt911-logokeep.dtsi
deleted file mode 100644
index daa5a47..0000000
--- a/arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-gt911-logokeep.dtsi
+++ /dev/null
@@ -1,1227 +0,0 @@
-/*
- * Copyright 2012 Freescale Semiconductor, Inc.
- * Copyright 2011 Linaro Ltd.
- *
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-
-#include <dt-bindings/input/input.h>
-
-/ {
-	aliases {
-		mxcfb0 = &mxcfb1;
-		mxcfb1 = &mxcfb2;
-		mxcfb2 = &mxcfb3;
-		mxcfb3 = &mxcfb4;
-	};
-
-	battery: max8903@0 {
-		compatible = "fsl,max8903-charger";
-		pinctrl-names = "default";
-		dok_input = <&gpio2 24 1>;
-		uok_input = <&gpio1 27 1>;
-		/* chg_input = <&gpio3 23 1>;*/
-		/* flt_input = <&gpio5 2 1>;*/
-		fsl,dcm_always_high;
-		fsl,dc_valid;
-		fsl,usb_valid;
-		status = "okay";
-	};
-
-	hannstar_cabc {
-		compatible = "hannstar,cabc";
-
-		lvds0 {
-			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
-		};
-
-		lvds1 {
-			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
-		};
-	};
-
-	leds {
-		compatible = "gpio-leds";
-
-		led4 {
-			label = "led4";
-			gpios = <&gpio3 21 0>;
-			default-state = "off";
-		};
-
-		led5 {
-			label = "led5";
-			gpios = <&gpio3 22 0>;
-			default-state = "off";
-		};
-		
-	};
-
-	memory: memory {
-		reg = <0x10000000 0x40000000>;
-	};
-
-	regulators {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		reg_usb_otg_vbus: regulator@0 {
-			compatible = "regulator-fixed";
-			reg = <0>;
-			regulator-name = "usb_otg_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			/* gpio = <&gpio3 22 0>; */
-			enable-active-high;
-		};
-
-		reg_usb_h1_vbus: regulator@1 {
-			compatible = "regulator-fixed";
-			reg = <1>;
-			regulator-name = "usb_h1_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			/* gpio = <&gpio1 29 0>; */
-			enable-active-high;
-		};
-
-		reg_audio: regulator@2 {
-			compatible = "regulator-fixed";
-			reg = <2>;
-			regulator-name = "sgtl5000-supply";
-			/* gpio = <&gpio4 10 0>; */
-			enable-active-high;
-		};
-
-		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
-			compatible = "regulator-fixed";
-			regulator-name = "mipi_dsi_pwr_on";
-			gpio = <&gpio6 14 0>;
-			enable-active-high;
-		};
-
-		reg_sensor: regulator@3 {
-			compatible = "regulator-fixed";
-			reg = <3>;
-			regulator-name = "sensor-supply";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio2 31 0>;
-			startup-delay-us = <500>;
-			enable-active-high;
-		};
-		
-		wlreg_on: fixedregulator@100 {
-                        compatible = "regulator-fixed";
-                        regulator-min-microvolt = <5000000>;
-                        regulator-max-microvolt = <5000000>;
-                        regulator-name = "wlreg_on";
-                        /* gpio = <&gpio7 1 0>;                 LEAVS PATCHED 1 gpio = <&gpio4 7 0>; */
-                        startup-delay-us = <100>;
-                        enable-active-high;
-                };
-
-		/* LEAVS PATCHED SOUND */
-                reg_3p3v: regulator@4 {
-                        compatible = "regulator-fixed";
-                        reg = <4>;
-                        regulator-name = "3P3V";
-                        regulator-min-microvolt = <3300000>;
-                        regulator-max-microvolt = <3300000>;
-                        regulator-always-on;
-                };
-                reg_2p5v: regulator@5 {
-                        compatible = "regulator-fixed";
-                        reg = <5>;
-                        regulator-name = "2P5V";
-                        regulator-min-microvolt = <2500000>;
-                        regulator-max-microvolt = <2500000>;
-                        regulator-always-on;
-                };
-	};
-
-	sound {
-                compatible = "fsl,imx6q-sabresd-sgtl5000",
-                                "fsl,imx-audio-sgtl5000";
-                model = "imx6q-sgtl5000";
-                cpu-dai = <&ssi1>;
-                audio-codec = <&codec>;
-                audio-routing =
-                        "MIC_IN", "Mic Jack",
-                        "Mic Jack", "Mic Bias",
-                        "Headphone Jack", "HP_OUT";
-                mux-int-port = <1>;
-                mux-ext-port = <3>;
-        };
-
-	sound-hdmi {
-		compatible = "fsl,imx6q-audio-hdmi",
-			     "fsl,imx-audio-hdmi";
-		model = "imx-audio-hdmi";
-		hdmi-controller = <&hdmi_audio>;
-	};
-
-	mxcfb1: fb@0 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "ldb";
-		interface_pix_fmt = "RGB24";
-		default_bpp = <32>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb2: fb@1 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "hdmi";
-		interface_pix_fmt = "RGB24";
-		mode_str ="1920x1080M@60";
-		default_bpp = <24>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb3: fb@2 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "lcd";
-		interface_pix_fmt = "RGB565";
-		mode_str ="CLAA-WVGA";
-		default_bpp = <32>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb4: fb@3 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "ldb";
-		interface_pix_fmt = "RGB666";
-		default_bpp = <16>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxclcd0: lcd@0 {
-		compatible = "fsl,lcd";
-		ipu_id = <0>;
-		disp_id = <0>;
-		default_ifmt = "RGB24";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_ipu1>;
-		status = "disabled";
-	};
-
-	backlight {
-		compatible = "pwm-backlight";
-		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <0 4 8 16 32 64 128 255>;
-		default-brightness-level = <7>;
-		status = "okay";
-	};
-
-	v4l2_cap_0 {
-		compatible = "fsl,imx6q-v4l2-capture";
-		ipu_id = <0>;
-		csi_id = <0>;
-		mclk_source = <0>;
-		status = "okay";
-	};
-
-	v4l2_cap_1 {
-		compatible = "fsl,imx6q-v4l2-capture";
-		ipu_id = <0>;
-		csi_id = <1>;
-		mclk_source = <0>;
-		status = "okay";
-	};
-
-	v4l2_out {
-		compatible = "fsl,mxc_v4l2_output";
-		status = "okay";
-	};
-
-	mipi_dsi_reset: mipi-dsi-reset {
-		compatible = "gpio-reset";
-		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
-		reset-delay-us = <50>;
-		#reset-cells = <0>;
-	};
-	
-};
-
-&audmux {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_audmux>;
-	status = "okay";
-};
-
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	soc-supply = <&reg_soc>;
-};
-
-&clks {
-	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
-	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
-};
-
-&ecspi1 {
-	fsl,spi-num-chipselects = <1>;
-	cs-gpios = <&gpio4 9 0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_ecspi1>;
-	status = "disable";     /* leavs patched for enable uart5 */
-
-	flash: m25p80@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p32";
-		spi-max-frequency = <20000000>;
-		reg = <0>;
-	};
-};
-
-&fec {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet>;
-	phy-mode = "rgmii";
-	/* leavs patched for uart2 phy-reset-gpios = <&gpio1 25 0>; */
-	fsl,magic-packet;
-	status = "okay";
-};
-
-&i2c1 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c1>;
-	status = "okay";
-	
-	mma8451@1c {
-		compatible = "fsl,mma8451";
-		reg = <0x1c>;
-		position = <0>;
-		vdd-supply = <&reg_sensor>;
-		vddio-supply = <&reg_sensor>;
-		interrupt-parent = <&gpio1>;
-		interrupts = <18 8>;
-		interrupt-route = <1>;
-	};
-
-	goodix_ts@5d {
-                compatible = "goodix,gt9xx";
-                reg = <0x5d>;
-                interrupt-parent = <&gpio1>;
-                interrupts = <9 2>;
-                goodix,irq-gpio = <&gpio1 9 0>;
-                goodix,rst-gpio = <&gpio5 20 0>;
-                goodix,cfg-group0 = [   
-                    64 00 04 58 02 05 CD 00 01 08 28 
-                    05 50 32 03 05 00 00 00 00 00 00 
-                    00 00 00 00 00 8A 2A 0C 1C 17 31 
-                    0D 00 00 02 89 03 2D 00 00 00 00 
-                    00 03 64 32 00 00 00 0F 36 94 C5 
-                    02 07 00 00 04 9C 11 00 7B 16 00 
-                    63 1C 00 4D 25 00 3F 2F 00 3F 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 00 
-                    00 00 18 16 14 12 10 0E 0C 0A 08 
-                    06 04 02 FF FF 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 00 00 24 
-                    22 21 20 1F 1E 1D 1C 18 16 13 12 
-                    10 0F 0A 08 06 04 02 00 FF FF FF 
-                    FF FF FF 00 00 00 00 00 00 00 00 
-                    00 00 00 00 00 00 00 00 7F 01];
-                };
-
-	ds1307@32 {
-		compatible = "dallas,rx8025";
-		reg = <0x32>;
-	};	
-
-	ov564x: ov564x@3c {
-		compatible = "ovti,ov564x";
-		reg = <0x3c>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_ipu1_2>;
-		clocks = <&clks IMX6QDL_CLK_CKO>;
-		clock-names = "csi_mclk";
-		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
-		AVDD-supply = <&vgen3_reg>;  /* 2.8v, on rev C board is VGEN3,
-						on rev B board is VGEN5 */
-		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
-		/* pwn-gpios = <&gpio1 16 1>;   active low: SD1_DAT0 */
-		rst-gpios = <&gpio1 17 0>;   /* active high: SD1_DAT1 */
-		csi_id = <0>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-	};
-};
-
-&i2c2 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2>;
-	status = "okay";
-
-	hdmi: edid@50 {
-		compatible = "fsl,imx6-hdmi-i2c";
-		reg = <0x50>;
-	};
-
-        codec: sgtl5000@0a {
-                compatible = "fsl,sgtl5000";
-                reg = <0x0a>;
-                clocks = <&clks 201>;
-                VDDA-supply = <&reg_3p3v>;
-                VDDIO-supply = <&reg_3p3v>;
-        };
-
-	pmic: pfuze100@08 {
-		compatible = "fsl,pfuze100";
-		reg = <0x08>;
-
-		regulators {
-			sw1a_reg: sw1ab {
-				regulator-min-microvolt = <300000>;
-				regulator-max-microvolt = <1875000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw1c_reg: sw1c {
-				regulator-min-microvolt = <300000>;
-				regulator-max-microvolt = <1875000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw2_reg: sw2 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw3a_reg: sw3a {
-				regulator-min-microvolt = <400000>;
-				regulator-max-microvolt = <1975000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			sw3b_reg: sw3b {
-				regulator-min-microvolt = <400000>;
-				regulator-max-microvolt = <1975000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			sw4_reg: sw4 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <3300000>;
-			};
-
-			swbst_reg: swbst {
-				regulator-min-microvolt = <5000000>;
-				regulator-max-microvolt = <5150000>;
-			};
-
-			snvs_reg: vsnvs {
-				regulator-min-microvolt = <1000000>;
-				regulator-max-microvolt = <3000000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vref_reg: vrefddr {
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vgen1_reg: vgen1 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1550000>;
-			};
-
-			vgen2_reg: vgen2 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1550000>;
-			};
-
-			vgen3_reg: vgen3 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-			};
-
-			vgen4_reg: vgen4 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen5_reg: vgen5 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen6_reg: vgen6 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-		};
-	};
-
-	ov564x_mipi: ov564x_mipi@3c { /* i2c2 driver */
-		compatible = "ovti,ov564x_mipi";
-		reg = <0x3c>;
-		clocks = <&clks 201>;
-		clock-names = "csi_mclk";
-		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
-		AVDD-supply = <&vgen3_reg>;  /* 2.8v, rev C board is VGEN3
-						rev B board is VGEN5 */
-		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
-		pwn-gpios = <&gpio1 19 1>;   /* active low: SD1_CLK */
-		rst-gpios = <&gpio1 20 0>;   /* active high: SD1_DAT2 */
-		csi_id = <1>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-	};
-
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	mag3110@0e {
-		compatible = "fsl,mag3110";
-		reg = <0x0e>;
-		position = <2>;
-		vdd-supply = <&reg_sensor>;
-		vddio-supply = <&reg_sensor>;
-		interrupt-parent = <&gpio3>;
-		interrupts = <16 1>;
-	};
-
-	isl29023@44 {
-		compatible = "fsl,isl29023";
-		reg = <0x44>;
-		rext = <499>;
-		vdd-supply = <&reg_sensor>;
-		interrupt-parent = <&gpio3>;
-		interrupts = <9 2>;
-	};
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog>;
-
-	imx6qdl-sabresd {
-		pinctrl_hog: hoggrp {
-			fsl,pins = <
-				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
-				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
-				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
-				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
-				/* LEAVS PATCHED SOUND MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0 */
-				MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x80000000
-				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
-				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
-				MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000
-				MX6QDL_PAD_EIM_D21__GPIO3_IO21  0x80000000
-				MX6QDL_PAD_EIM_D16__GPIO3_IO16  0x80000000
-				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31 0x80000000
-				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
-				/* leavs patched for uart2 MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000 */
-				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
-				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
-				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000
-				/* leavs patched for enable pwm4 MX6QDL_PAD_SD1_CMD__GPIO1_IO18 0x80000000 */
-				MX6QDL_PAD_SD3_RST__GPIO7_IO08	0x1b0b0
-				MX6QDL_PAD_GPIO_9__GPIO1_IO09 	0x80000000
-				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000
-				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
-				/* MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0 */
-				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
-				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
-				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
-				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
-				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x80000000
-                                MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x80000000
-                                MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 0x80000000      /* leavs patched for enable lvds power */
-                                MX6QDL_PAD_GPIO_19__GPIO4_IO05 0X80000000       /* leavs add for ADXL345 */
-                                MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 0X80000000    /*leavs add for LCD cap touch screen and GPIO1_28*/
-                                MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000     /* GPIO1_29 */
-                                MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0X80000000     /* GPIO1_30 */
-                                MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000       /* GPIO3_23 */
-                                MX6QDL_PAD_EIM_D30__GPIO3_IO30  0x80000000      /* GPIO3_30 */
-                                MX6QDL_PAD_EIM_D31__GPIO3_IO31  0X80000000      /* GPIO3_31 */
-                                MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0X80000000      /* GPIO4_10 */
-                                MX6QDL_PAD_EIM_A25__GPIO5_IO02  0X80000000      /* GPIO5_2 */
-				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0X80000000  /* GPIO5_20 GT911 RESET*/
-			>;
-		};
-
-		pinctrl_audmux: audmuxgrp {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
-				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
-				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
-				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
-			>;
-		};
-
-		pinctrl_ecspi1: ecspi1grp {
-			fsl,pins = <
-				/*MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1*/
-				/*MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1*/
-				/*MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1*/
-			>;
-		};
-
-		pinctrl_enet: enetgrp {
-			fsl,pins = <
-				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
-				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
-				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
-				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
-				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
-				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
-				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
-				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
-				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
-				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
-				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
-				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
-				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
-				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
-				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
-				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
-			>;
-		};
-
-		pinctrl_enet_irq: enetirqgrp {
-			fsl,pins = <
-				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
-			>;
-		};
-
-		pinctrl_flexcan1: flexcan1grp {
-                        fsl,pins = <
-                                MX6QDL_PAD_GPIO_7__FLEXCAN1_TX        0x80000000
-                                MX6QDL_PAD_GPIO_8__FLEXCAN1_RX        0x80000000
-                        >;
-                };
-
-                pinctrl_flexcan2: flexcan2grp {
-                        fsl,pins = <
-                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX        0x80000000
-                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX        0x80000000
-                        >;
-                };
-
-		pinctrl_gpio_keys: gpio_keysgrp {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
-				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x80000000
-				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000
-			>;
-		};
-
-		pinctrl_hdmi_cec: hdmicecgrp {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
-			>;
-		};
-
-		pinctrl_hdmi_hdcp: hdmihdcpgrp {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
-				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
-			>;
-		};
-
-		pinctrl_i2c1: i2c1grp {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
-				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
-			>;
-		};
-
-		pinctrl_i2c2: i2c2grp {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
-				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
-			 >;
-		};
-
-		pinctrl_i2c3: i2c3grp {
-			fsl,pins = <
-				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
-				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
-			>;
-		};
-
-		pinctrl_ipu1: ipu1grp {
-			fsl,pins = <
-				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
-				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
-				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
-				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
-				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
-				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
-				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
-				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
-				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
-				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
-				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
-				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
-				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
-				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
-				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
-				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
-				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
-				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
-				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
-				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
-				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
-				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
-				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
-				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
-				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
-				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
-				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
-				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
-				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
-			>;
-		};
-
-		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
-				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
-				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
-				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
-				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
-				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
-				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
-				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
-			/*	MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000 */
-				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
-				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
-				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
-			>;
-		};
-
-		pinctrl_pwm1: pwm1grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1
-			>;
-		};
-
-		pinctrl_pwm4: pwm4grp {
-                        fsl,pins = <
-                                MX6QDL_PAD_SD1_CMD__PWM4_OUT            0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart1: uart1grp {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
-				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
-			>;
-		};
-
-		pinctrl_uart1_2: uart1grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
-				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
-			>;
-		};
-
-		pinctrl_uart2_1: uart2grp-1 {
-                        fsl,pins = <
-                                MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
-                                MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
-                                MX6QDL_PAD_EIM_D28__UART2_CTS_B         0x1b0b1
-                                MX6QDL_PAD_EIM_D29__UART2_RTS_B         0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart3_1: uart3grp-1 {
-                        fsl,pins = <
-                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA      0x1b0b1
-                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA      0x1b0b1
-                        >;
-                };
-
-                pinctrl_uart4_1: uart4grp-1 {
-                        fsl,pins = <
-                                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
-                                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart5_1: uart5grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_COL4__UART5_RTS_B	0x1b0b1
-				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	0x1b0b1
-			>;
-		};
-
-		pinctrl_uart5_2: uart5grp-2 {
-                        fsl,pins = <
-                                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
-                                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart5dte_1: uart5dtegrp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_COL1__UART5_RX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_ROW4__UART5_RTS_B	0x1b0b1
-				MX6QDL_PAD_KEY_COL4__UART5_CTS_B	0x1b0b1
-			>;
-		};
-
-		pinctrl_usbotg: usbotggrp {
-			fsl,pins = <
-				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
-			>;
-		};
-
-		pinctrl_usdhc2: usdhc2grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
-				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
-				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
-				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
-				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
-				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
-				MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
-				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
-				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
-				MX6QDL_PAD_NANDF_D7__SD2_DATA7		0x17059
-			>;
-		};
-
-		pinctrl_usdhc2_2: usdhc2grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17079
-				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10079
-				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17079
-				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17079
-				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17079
-				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17079
-			>;
-		};
-
-		pinctrl_usdhc3: usdhc3grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
-				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
-				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
-				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
-				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
-				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
-			>;
-		};
-
-		pinctrl_usdhc3_2: usdhc3grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
-				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
-			>;
-		};
-
-		pinctrl_usdhc4: usdhc4grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
-				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
-				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
-				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
-				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
-				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
-				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
-				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
-				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
-				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
-			>;
-		};
-
-	};
-};
-
-&dcic1 {
-	dcic_id = <0>;
-	dcic_mux = "dcic-hdmi";
-	status = "okay";
-};
-
-&dcic2 {
-	dcic_id = <1>;
-	dcic_mux = "dcic-lvds1";
-	status = "okay";
-};
-
-&flexcan1 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_flexcan1>;
-        /* pinctrl-assert-gpios = <&max7310_b 3 GPIO_ACTIVE_HIGH>; TX */
-        /* trx-en-gpio = <&max7310_b 6 GPIO_ACTIVE_HIGH>;*/
-        /* trx-stby-gpio = <&max7310_b 5 GPIO_ACTIVE_HIGH>;*/
-        status = "okay";
-};
-
-&flexcan2 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_flexcan2>;
-        /*trx-en-gpio = <&max7310_c 6 GPIO_ACTIVE_HIGH>;*/
-        /*trx-stby-gpio = <&max7310_c 5 GPIO_ACTIVE_HIGH>;*/
-        status = "okay";
-};
-
-&gpio1 {
-	pinctrl-names = "default";
-	power-en-gpio = <&gpio1 16 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
-&gpc {
-	/* use ldo-bypass, u-boot will check it and configure */
-	fsl,ldo-bypass = <0>;
-	fsl,wdog-reset = <1>;
-};
-
-&hdmi_audio {
-	status = "okay";
-};
-
-&hdmi_cec {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hdmi_cec>;
-	status = "okay";
-};
-
-&hdmi_core {
-	ipu_id = <0>;
-	disp_id = <0>;
-	status = "okay";
-};
-
-&hdmi_video {
-	fsl,phy_reg_vlev = <0x0294>;
-	fsl,phy_reg_cksymtx = <0x800d>;
-	status = "okay";
-};
-
-&ldb {
-	status = "okay";
-	/*split-mode;*/
-
-	lvds-channel@0 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <24>;
-		primary;
-		status = "okay";
-		
-		display-timings {
-			native-mode = <&timing07>;
-			timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-			timing010: CHIMEI-WXGA {
-				clock-frequency = <71100000>;
-				hactive = <1280>;
-				vactive = <800>;
-				hback-porch = <40>;
-				hfront-porch = <40>;
-				vback-porch = <3>;
-				vfront-porch = <10>;
-				hsync-len = <80>;
-				vsync-len = <10>;
-			};
-			timing028: BOE28 {
-                                clock-frequency = <148500000>;
-                                hactive = <1920>;
-                                vactive = <360>;
-                                hback-porch = <139>;
-                                hfront-porch = <139>;
-                                vback-porch = <14>;
-                                vfront-porch = <14>;
-                                hsync-len = <2>;
-                                vsync-len = <2>;
-                        };
-                        timing019: CHIMEI-WXGA+ {
-                                clock-frequency = <88800000>;
-                                hactive = <1440>;
-                                vactive = <900>;
-                                hback-porch = <60>;
-                                hfront-porch = <60>;
-                                vback-porch = <20>;
-                                vfront-porch = <20>;
-                                hsync-len = <40>;
-                                vsync-len = <12>;
-                        };
-                        timing0215: CHIMEI-AUO215 {
-                                clock-frequency = <148640000>;
-                                hactive = <1920>;
-                                vactive = <1080>;
-                                hback-porch = <100>;
-                                hfront-porch = <100>;
-                                vback-porch = <40>;
-                                vfront-porch = <40>;
-                                hsync-len = <80>;
-                                vsync-len = <10>;
-                        };
-                        timing012: IVO-VGA121 {                 /* 12 and 15 use the same timing  */
-                                clock-frequency = <65000000>;
-                                hactive = <1024>;
-                                vactive = <768>;
-                                hback-porch = <48>;
-                                hfront-porch = <240>;
-                                vback-porch = <23>;
-                                vfront-porch = <3>;
-                                hsync-len = <32>;
-                                vsync-len = <12>;
-                        };
-			timing0170: AUO170 {
-				clock-frequency = <108000000>;
-				hactive = <1280>;
-				vactive = <1024>;
-				hback-porch = <150>;
-				hfront-porch = <150>;
-				vback-porch = <40>;
-				vfront-porch = <40>;
-				hsync-len = <108>;
-				vsync-len = <4>;
-			};
-		};
-	};
-
-	lvds-channel@1 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <24>;
-		status = "okay";
-
-		display-timings {
-			native-mode = <&timing128>;
-			timing128: BOE28 {
-                                clock-frequency = <148500000>;
-                                hactive = <1920>;
-                                vactive = <360>;
-                                hback-porch = <139>;
-                                hfront-porch = <139>;
-                                vback-porch = <14>;
-                                vfront-porch = <14>;
-                                hsync-len = <2>;
-                                vsync-len = <2>;
-                        };
-                        timing119: CHIMEI-WXGA+ {
-                                clock-frequency = <88800000>;
-                                hactive = <1440>;
-                                vactive = <900>;
-                                hback-porch = <60>;
-                                hfront-porch = <60>;
-                                vback-porch = <20>;
-                                vfront-porch = <20>;
-                                hsync-len = <40>;
-                                vsync-len = <12>;
-                        };
-                        timing1215: CHIMEI-AUO215 {
-                                clock-frequency = <148640000>;
-                                hactive = <1920>;
-                                vactive = <1080>;
-                                hback-porch = <100>;
-                                hfront-porch = <100>;
-                                vback-porch = <40>;
-                                vfront-porch = <40>;
-                                hsync-len = <80>;
-                                vsync-len = <10>;
-                        };
-			timing1170: AUO170 {
-				clock-frequency = <108000000>;
-				hactive = <1280>;
-				vactive = <1024>;
-				hback-porch = <150>;
-				hfront-porch = <150>;
-				vback-porch = <40>;
-				vfront-porch = <40>;
-				hsync-len = <108>;
-				vsync-len = <4>;
-			};
-		};
-	};
-};
-
-&mipi_csi {
-	status = "okay";
-	ipu_id = <0>;
-	csi_id = <1>;
-	v_channel = <0>;
-	lanes = <2>;
-};
-
-&mipi_dsi {
-	dev_id = <0>;
-	disp_id = <1>;
-	lcd_panel = "TRULY-WVGA";
-	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
-	resets = <&mipi_dsi_reset>;
-	status = "okay";
-};
-
-&pcie {
-	power-on-gpio = <&gpio3 19 0>;
-	reset-gpio = <&gpio7 12 0>;
-	status = "okay";
-};
-
-&pwm1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pwm1>;
-	status = "okay";
-};
-
-&pwm4 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_pwm4>;
-        status = "disable";
-};
-
-&ssi1 {
-        fsl,mode = "i2s-slave";
-        status = "okay";
-};
-
-&ssi2 {
-	fsl,mode = "i2s-slave";
-	status = "okay";
-};
-
-&uart1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart1_2>;
-	status = "okay";
-};
-
-&uart2 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_uart2_1>;
-        fsl,uart-has-rtscts;
-        status = "okay";
-};
-
-&uart3 {
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_uart3_1>;
-    status = "okay";
-};
-
-&uart4 {
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_uart4_1>;
-    status = "okay";
-};
-
-&uart5 {
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_uart5_2>;
-    status = "okay";
-};
-
-&usbh1 {
-	status = "okay";
-};
-
-&usbotg {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usbotg>;
-	disable-over-current;
-	srp-disable;
-	hnp-disable;
-	adp-disable;
-	status = "okay";
-};
-
-&usdhc2 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_usdhc2_2>;
-        bus-width = <8>;        /* LEAVS PATCHED 2 bus-width = <4>; */
-        cd-gpios = <&gpio1 4 0>;
-        /* LEAVS PATCHED 1 wifi-host; */
-        no-1-8-v;
-        /* LEAVS PATCHED 2 pm-ignore-notify; */
-        keep-power-in-suspend;
-        enable-sdio-wakeup;
-        status = "okay";
-};
-
-&usdhc3 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_usdhc3_2>;
-        bus-width = <4>;                        /* LEAVS PATCHED 2 bus-width = <8>; */
-        /* LEAVS PATCHED 1 cd-gpios = <&gpio2 0 0>;     */
-        /* LEAVS PATCHED 1 wp-gpios = <&gpio2 1 0>; */
-        wifi-host;                                      /* LEAVS PATCHED 1 */
-        no-1-8-v;
-        pm-ignore-notify;                       /* LEAVS PATCHED 2 */
-        keep-power-in-suspend;
-        enable-sdio-wakeup;
-        /*vmmc-supply = <&wlreg_on>;*/
-        status = "okay";
-};
-
-&usdhc4 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc4>;
-	bus-width = <8>;
-	non-removable;
-	no-1-8-v;
-	keep-power-in-suspend;
-	status = "okay";
-};
-
-&wdog1 {
-	status = "okay";
-};
-
-&wdog2 {
-	status = "disabled";
-};
diff --git a/arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-logokeep.dtsi b/arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-logokeep.dtsi
deleted file mode 100644
index 3bfa3ff..0000000
--- a/arch/arm/boot/dts/imx6qdl-sabresd-070-1024600-logokeep.dtsi
+++ /dev/null
@@ -1,1207 +0,0 @@
-/*
- * Copyright 2012 Freescale Semiconductor, Inc.
- * Copyright 2011 Linaro Ltd.
- *
- * The code contained herein is licensed under the GNU General Public
- * License. You may obtain a copy of the GNU General Public License
- * Version 2 or later at the following locations:
- *
- * http://www.opensource.org/licenses/gpl-license.html
- * http://www.gnu.org/copyleft/gpl.html
- */
-
-#include <dt-bindings/input/input.h>
-
-/ {
-	aliases {
-		mxcfb0 = &mxcfb1;
-		mxcfb1 = &mxcfb2;
-		mxcfb2 = &mxcfb3;
-		mxcfb3 = &mxcfb4;
-	};
-
-	battery: max8903@0 {
-		compatible = "fsl,max8903-charger";
-		pinctrl-names = "default";
-		dok_input = <&gpio2 24 1>;
-		uok_input = <&gpio1 27 1>;
-		/* chg_input = <&gpio3 23 1>;*/
-		/* flt_input = <&gpio5 2 1>;*/
-		fsl,dcm_always_high;
-		fsl,dc_valid;
-		fsl,usb_valid;
-		status = "okay";
-	};
-
-	hannstar_cabc {
-		compatible = "hannstar,cabc";
-
-		lvds0 {
-			gpios = <&gpio6 15 GPIO_ACTIVE_HIGH>;
-		};
-
-		lvds1 {
-			gpios = <&gpio6 16 GPIO_ACTIVE_HIGH>;
-		};
-	};
-
-	leds {
-		compatible = "gpio-leds";
-
-		led4 {
-			label = "led4";
-			gpios = <&gpio3 21 0>;
-			default-state = "off";
-		};
-
-		led5 {
-			label = "led5";
-			gpios = <&gpio3 22 0>;
-			default-state = "off";
-		};
-		
-	};
-
-	memory: memory {
-		reg = <0x10000000 0x40000000>;
-	};
-
-	regulators {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		reg_usb_otg_vbus: regulator@0 {
-			compatible = "regulator-fixed";
-			reg = <0>;
-			regulator-name = "usb_otg_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			/* gpio = <&gpio3 22 0>; */
-			enable-active-high;
-		};
-
-		reg_usb_h1_vbus: regulator@1 {
-			compatible = "regulator-fixed";
-			reg = <1>;
-			regulator-name = "usb_h1_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			/* gpio = <&gpio1 29 0>; */
-			enable-active-high;
-		};
-
-		reg_audio: regulator@2 {
-			compatible = "regulator-fixed";
-			reg = <2>;
-			regulator-name = "sgtl5000-supply";
-			/* gpio = <&gpio4 10 0>; */
-			enable-active-high;
-		};
-
-		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
-			compatible = "regulator-fixed";
-			regulator-name = "mipi_dsi_pwr_on";
-			gpio = <&gpio6 14 0>;
-			enable-active-high;
-		};
-
-		reg_sensor: regulator@3 {
-			compatible = "regulator-fixed";
-			reg = <3>;
-			regulator-name = "sensor-supply";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio2 31 0>;
-			startup-delay-us = <500>;
-			enable-active-high;
-		};
-		
-		wlreg_on: fixedregulator@100 {
-                        compatible = "regulator-fixed";
-                        regulator-min-microvolt = <5000000>;
-                        regulator-max-microvolt = <5000000>;
-                        regulator-name = "wlreg_on";
-                        /* gpio = <&gpio7 1 0>;                 LEAVS PATCHED 1 gpio = <&gpio4 7 0>; */
-                        startup-delay-us = <100>;
-                        enable-active-high;
-                };
-
-		/* LEAVS PATCHED SOUND */
-                reg_3p3v: regulator@4 {
-                        compatible = "regulator-fixed";
-                        reg = <4>;
-                        regulator-name = "3P3V";
-                        regulator-min-microvolt = <3300000>;
-                        regulator-max-microvolt = <3300000>;
-                        regulator-always-on;
-                };
-                reg_2p5v: regulator@5 {
-                        compatible = "regulator-fixed";
-                        reg = <5>;
-                        regulator-name = "2P5V";
-                        regulator-min-microvolt = <2500000>;
-                        regulator-max-microvolt = <2500000>;
-                        regulator-always-on;
-                };
-	};
-
-	sound {
-                compatible = "fsl,imx6q-sabresd-sgtl5000",
-                                "fsl,imx-audio-sgtl5000";
-                model = "imx6q-sgtl5000";
-                cpu-dai = <&ssi1>;
-                audio-codec = <&codec>;
-                audio-routing =
-                        "MIC_IN", "Mic Jack",
-                        "Mic Jack", "Mic Bias",
-                        "Headphone Jack", "HP_OUT";
-                mux-int-port = <1>;
-                mux-ext-port = <3>;
-        };
-
-	sound-hdmi {
-		compatible = "fsl,imx6q-audio-hdmi",
-			     "fsl,imx-audio-hdmi";
-		model = "imx-audio-hdmi";
-		hdmi-controller = <&hdmi_audio>;
-	};
-
-	mxcfb1: fb@0 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "ldb";
-		interface_pix_fmt = "RGB24";
-		default_bpp = <32>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb2: fb@1 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "hdmi";
-		interface_pix_fmt = "RGB24";
-		mode_str ="1920x1080M@60";
-		default_bpp = <24>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb3: fb@2 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "lcd";
-		interface_pix_fmt = "RGB565";
-		mode_str ="CLAA-WVGA";
-		default_bpp = <32>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxcfb4: fb@3 {
-		compatible = "fsl,mxc_sdc_fb";
-		disp_dev = "ldb";
-		interface_pix_fmt = "RGB666";
-		default_bpp = <16>;
-		int_clk = <0>;
-		late_init = <0>;
-		status = "disabled";
-	};
-
-	mxclcd0: lcd@0 {
-		compatible = "fsl,lcd";
-		ipu_id = <0>;
-		disp_id = <0>;
-		default_ifmt = "RGB24";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_ipu1>;
-		status = "disabled";
-	};
-
-	backlight {
-		compatible = "pwm-backlight";
-		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <0 4 8 16 32 64 128 255>;
-		default-brightness-level = <7>;
-		status = "okay";
-	};
-
-	v4l2_cap_0 {
-		compatible = "fsl,imx6q-v4l2-capture";
-		ipu_id = <0>;
-		csi_id = <0>;
-		mclk_source = <0>;
-		status = "okay";
-	};
-
-	v4l2_cap_1 {
-		compatible = "fsl,imx6q-v4l2-capture";
-		ipu_id = <0>;
-		csi_id = <1>;
-		mclk_source = <0>;
-		status = "okay";
-	};
-
-	v4l2_out {
-		compatible = "fsl,mxc_v4l2_output";
-		status = "okay";
-	};
-
-	mipi_dsi_reset: mipi-dsi-reset {
-		compatible = "gpio-reset";
-		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
-		reset-delay-us = <50>;
-		#reset-cells = <0>;
-	};
-	
-};
-
-&audmux {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_audmux>;
-	status = "okay";
-};
-
-&cpu0 {
-	arm-supply = <&reg_arm>;
-	soc-supply = <&reg_soc>;
-};
-
-&clks {
-	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
-	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
-};
-
-&ecspi1 {
-	fsl,spi-num-chipselects = <1>;
-	cs-gpios = <&gpio4 9 0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_ecspi1>;
-	status = "disable";     /* leavs patched for enable uart5 */
-
-	flash: m25p80@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p32";
-		spi-max-frequency = <20000000>;
-		reg = <0>;
-	};
-};
-
-&fec {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet>;
-	phy-mode = "rgmii";
-	/* leavs patched for uart2 phy-reset-gpios = <&gpio1 25 0>; */
-	fsl,magic-packet;
-	status = "okay";
-};
-
-&i2c1 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c1>;
-	status = "okay";
-	
-	mma8451@1c {
-		compatible = "fsl,mma8451";
-		reg = <0x1c>;
-		position = <0>;
-		vdd-supply = <&reg_sensor>;
-		vddio-supply = <&reg_sensor>;
-		interrupt-parent = <&gpio1>;
-		interrupts = <18 8>;
-		interrupt-route = <1>;
-	};
-
-	ft5x06@38 {
-		compatible = "ft5x06,ft5x06-touch";
-		reg = <0x38>;
-		interrupt-parent = <&gpio1>;
-		interrupts = <9 2>;
-		wakeup-gpios = <&gpio1 9 1>;
-	};
-
-	ds1307@32 {
-		compatible = "dallas,rx8025";
-		reg = <0x32>;
-	};	
-
-	ov564x: ov564x@3c {
-		compatible = "ovti,ov564x";
-		reg = <0x3c>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_ipu1_2>;
-		clocks = <&clks IMX6QDL_CLK_CKO>;
-		clock-names = "csi_mclk";
-		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
-		AVDD-supply = <&vgen3_reg>;  /* 2.8v, on rev C board is VGEN3,
-						on rev B board is VGEN5 */
-		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
-		/* pwn-gpios = <&gpio1 16 1>;   active low: SD1_DAT0 */
-		rst-gpios = <&gpio1 17 0>;   /* active high: SD1_DAT1 */
-		csi_id = <0>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-	};
-};
-
-&i2c2 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2>;
-	status = "okay";
-
-	hdmi: edid@50 {
-		compatible = "fsl,imx6-hdmi-i2c";
-		reg = <0x50>;
-	};
-
-        codec: sgtl5000@0a {
-                compatible = "fsl,sgtl5000";
-                reg = <0x0a>;
-                clocks = <&clks 201>;
-                VDDA-supply = <&reg_3p3v>;
-                VDDIO-supply = <&reg_3p3v>;
-        };
-
-	pmic: pfuze100@08 {
-		compatible = "fsl,pfuze100";
-		reg = <0x08>;
-
-		regulators {
-			sw1a_reg: sw1ab {
-				regulator-min-microvolt = <300000>;
-				regulator-max-microvolt = <1875000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw1c_reg: sw1c {
-				regulator-min-microvolt = <300000>;
-				regulator-max-microvolt = <1875000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw2_reg: sw2 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw3a_reg: sw3a {
-				regulator-min-microvolt = <400000>;
-				regulator-max-microvolt = <1975000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			sw3b_reg: sw3b {
-				regulator-min-microvolt = <400000>;
-				regulator-max-microvolt = <1975000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			sw4_reg: sw4 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <3300000>;
-			};
-
-			swbst_reg: swbst {
-				regulator-min-microvolt = <5000000>;
-				regulator-max-microvolt = <5150000>;
-			};
-
-			snvs_reg: vsnvs {
-				regulator-min-microvolt = <1000000>;
-				regulator-max-microvolt = <3000000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vref_reg: vrefddr {
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vgen1_reg: vgen1 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1550000>;
-			};
-
-			vgen2_reg: vgen2 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1550000>;
-			};
-
-			vgen3_reg: vgen3 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-			};
-
-			vgen4_reg: vgen4 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen5_reg: vgen5 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen6_reg: vgen6 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-		};
-	};
-
-	ov564x_mipi: ov564x_mipi@3c { /* i2c2 driver */
-		compatible = "ovti,ov564x_mipi";
-		reg = <0x3c>;
-		clocks = <&clks 201>;
-		clock-names = "csi_mclk";
-		DOVDD-supply = <&vgen4_reg>; /* 1.8v */
-		AVDD-supply = <&vgen3_reg>;  /* 2.8v, rev C board is VGEN3
-						rev B board is VGEN5 */
-		DVDD-supply = <&vgen2_reg>;  /* 1.5v*/
-		pwn-gpios = <&gpio1 19 1>;   /* active low: SD1_CLK */
-		rst-gpios = <&gpio1 20 0>;   /* active high: SD1_DAT2 */
-		csi_id = <1>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-	};
-
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	mag3110@0e {
-		compatible = "fsl,mag3110";
-		reg = <0x0e>;
-		position = <2>;
-		vdd-supply = <&reg_sensor>;
-		vddio-supply = <&reg_sensor>;
-		interrupt-parent = <&gpio3>;
-		interrupts = <16 1>;
-	};
-
-	isl29023@44 {
-		compatible = "fsl,isl29023";
-		reg = <0x44>;
-		rext = <499>;
-		vdd-supply = <&reg_sensor>;
-		interrupt-parent = <&gpio3>;
-		interrupts = <9 2>;
-	};
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog>;
-
-	imx6qdl-sabresd {
-		pinctrl_hog: hoggrp {
-			fsl,pins = <
-				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
-				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
-				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
-				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
-				/* LEAVS PATCHED SOUND MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0 */
-				MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x80000000
-				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
-				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
-				MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000
-				MX6QDL_PAD_EIM_D21__GPIO3_IO21  0x80000000
-				MX6QDL_PAD_EIM_D16__GPIO3_IO16  0x80000000
-				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31 0x80000000
-				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
-				/* leavs patched for uart2 MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000 */
-				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000
-				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
-				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000
-				/* leavs patched for enable pwm4 MX6QDL_PAD_SD1_CMD__GPIO1_IO18 0x80000000 */
-				MX6QDL_PAD_SD3_RST__GPIO7_IO08	0x1b0b0
-				MX6QDL_PAD_GPIO_9__GPIO1_IO09 	0x80000000
-				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000
-				MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
-				/* MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0 */
-				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
-				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
-				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000
-				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000
-				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x80000000
-                                MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x80000000
-                                MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 0x80000000      /* leavs patched for enable lvds power */
-                                MX6QDL_PAD_GPIO_19__GPIO4_IO05 0X80000000       /* leavs add for ADXL345 */
-                                MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 0X80000000    /*leavs add for LCD cap touch screen and GPIO1_28*/
-                                MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000     /* GPIO1_29 */
-                                MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0X80000000     /* GPIO1_30 */
-                                MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x80000000       /* GPIO3_23 */
-                                MX6QDL_PAD_EIM_D30__GPIO3_IO30  0x80000000      /* GPIO3_30 */
-                                MX6QDL_PAD_EIM_D31__GPIO3_IO31  0X80000000      /* GPIO3_31 */
-                                MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0X80000000      /* GPIO4_10 */
-                                MX6QDL_PAD_EIM_A25__GPIO5_IO02  0X80000000      /* GPIO5_2 */
-			>;
-		};
-
-		pinctrl_audmux: audmuxgrp {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
-				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
-				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
-				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
-			>;
-		};
-
-		pinctrl_ecspi1: ecspi1grp {
-			fsl,pins = <
-				/*MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1*/
-				/*MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1*/
-				/*MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1*/
-			>;
-		};
-
-		pinctrl_enet: enetgrp {
-			fsl,pins = <
-				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
-				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
-				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
-				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
-				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
-				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
-				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
-				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
-				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
-				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
-				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
-				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
-				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
-				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
-				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
-				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
-			>;
-		};
-
-		pinctrl_enet_irq: enetirqgrp {
-			fsl,pins = <
-				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
-			>;
-		};
-
-		pinctrl_flexcan1: flexcan1grp {
-                        fsl,pins = <
-                                MX6QDL_PAD_GPIO_7__FLEXCAN1_TX        0x80000000
-                                MX6QDL_PAD_GPIO_8__FLEXCAN1_RX        0x80000000
-                        >;
-                };
-
-                pinctrl_flexcan2: flexcan2grp {
-                        fsl,pins = <
-                                MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX        0x80000000
-                                MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX        0x80000000
-                        >;
-                };
-
-		pinctrl_gpio_keys: gpio_keysgrp {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x80000000
-				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x80000000
-				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000
-			>;
-		};
-
-		pinctrl_hdmi_cec: hdmicecgrp {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
-			>;
-		};
-
-		pinctrl_hdmi_hdcp: hdmihdcpgrp {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
-				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
-			>;
-		};
-
-		pinctrl_i2c1: i2c1grp {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
-				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
-			>;
-		};
-
-		pinctrl_i2c2: i2c2grp {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
-				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
-			 >;
-		};
-
-		pinctrl_i2c3: i2c3grp {
-			fsl,pins = <
-				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
-				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
-			>;
-		};
-
-		pinctrl_ipu1: ipu1grp {
-			fsl,pins = <
-				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
-				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
-				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
-				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
-				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
-				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
-				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
-				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
-				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
-				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
-				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
-				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
-				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
-				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
-				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
-				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
-				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
-				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
-				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
-				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
-				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
-				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
-				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
-				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
-				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
-				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
-				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
-				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
-				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
-			>;
-		};
-
-		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
-				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
-				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
-				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
-				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
-				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
-				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
-				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
-				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
-				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
-				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
-				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
-			>;
-		};
-
-		pinctrl_pwm1: pwm1grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1
-			>;
-		};
-
-		pinctrl_pwm4: pwm4grp {
-                        fsl,pins = <
-                                MX6QDL_PAD_SD1_CMD__PWM4_OUT            0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart1: uart1grp {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
-				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
-			>;
-		};
-
-		pinctrl_uart1_2: uart1grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
-				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
-			>;
-		};
-
-		pinctrl_uart2_1: uart2grp-1 {
-                        fsl,pins = <
-                                MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
-                                MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
-                                MX6QDL_PAD_EIM_D28__UART2_CTS_B         0x1b0b1
-                                MX6QDL_PAD_EIM_D29__UART2_RTS_B         0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart3_1: uart3grp-1 {
-                        fsl,pins = <
-                                MX6QDL_PAD_EIM_D24__UART3_TX_DATA      0x1b0b1
-                                MX6QDL_PAD_EIM_D25__UART3_RX_DATA      0x1b0b1
-                        >;
-                };
-
-                pinctrl_uart4_1: uart4grp-1 {
-                        fsl,pins = <
-                                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
-                                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart5_1: uart5grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_COL4__UART5_RTS_B	0x1b0b1
-				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	0x1b0b1
-			>;
-		};
-
-		pinctrl_uart5_2: uart5grp-2 {
-                        fsl,pins = <
-                                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
-                                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
-                        >;
-                };
-
-		pinctrl_uart5dte_1: uart5dtegrp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_COL1__UART5_RX_DATA	0x1b0b1
-				MX6QDL_PAD_KEY_ROW4__UART5_RTS_B	0x1b0b1
-				MX6QDL_PAD_KEY_COL4__UART5_CTS_B	0x1b0b1
-			>;
-		};
-
-		pinctrl_usbotg: usbotggrp {
-			fsl,pins = <
-				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
-			>;
-		};
-
-		pinctrl_usdhc2: usdhc2grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
-				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
-				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
-				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
-				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
-				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
-				MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
-				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
-				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
-				MX6QDL_PAD_NANDF_D7__SD2_DATA7		0x17059
-			>;
-		};
-
-		pinctrl_usdhc2_2: usdhc2grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17079
-				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10079
-				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17079
-				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17079
-				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17079
-				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17079
-			>;
-		};
-
-		pinctrl_usdhc3: usdhc3grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
-				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
-				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
-				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
-				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
-				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
-			>;
-		};
-
-		pinctrl_usdhc3_2: usdhc3grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
-				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
-			>;
-		};
-
-		pinctrl_usdhc4: usdhc4grp {
-			fsl,pins = <
-				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
-				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
-				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
-				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
-				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
-				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
-				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
-				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
-				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
-				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
-			>;
-		};
-
-	};
-};
-
-&dcic1 {
-	dcic_id = <0>;
-	dcic_mux = "dcic-hdmi";
-	status = "okay";
-};
-
-&dcic2 {
-	dcic_id = <1>;
-	dcic_mux = "dcic-lvds1";
-	status = "okay";
-};
-
-&flexcan1 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_flexcan1>;
-        /* pinctrl-assert-gpios = <&max7310_b 3 GPIO_ACTIVE_HIGH>; TX */
-        /* trx-en-gpio = <&max7310_b 6 GPIO_ACTIVE_HIGH>;*/
-        /* trx-stby-gpio = <&max7310_b 5 GPIO_ACTIVE_HIGH>;*/
-        status = "okay";
-};
-
-&flexcan2 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_flexcan2>;
-        /*trx-en-gpio = <&max7310_c 6 GPIO_ACTIVE_HIGH>;*/
-        /*trx-stby-gpio = <&max7310_c 5 GPIO_ACTIVE_HIGH>;*/
-        status = "okay";
-};
-
-&gpio1 {
-	pinctrl-names = "default";
-	power-en-gpio = <&gpio1 16 GPIO_ACTIVE_HIGH>;
-	status = "okay";
-};
-
-&gpc {
-	/* use ldo-bypass, u-boot will check it and configure */
-	fsl,ldo-bypass = <0>;
-	fsl,wdog-reset = <1>;
-};
-
-&hdmi_audio {
-	status = "okay";
-};
-
-&hdmi_cec {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hdmi_cec>;
-	status = "okay";
-};
-
-&hdmi_core {
-	ipu_id = <0>;
-	disp_id = <0>;
-	status = "okay";
-};
-
-&hdmi_video {
-	fsl,phy_reg_vlev = <0x0294>;
-	fsl,phy_reg_cksymtx = <0x800d>;
-	status = "okay";
-};
-
-&ldb {
-	status = "okay";
-	/*split-mode;*/
-
-	lvds-channel@0 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <24>;
-		primary;
-		status = "okay";
-		
-		display-timings {
-			native-mode = <&timing07>;
-			timing07: IONOLUX-WSVGA {
-                                clock-frequency = <51200000>;
-                                hactive = <1024>;
-                                vactive = <600>;
-                                hback-porch = <40>;
-                                hfront-porch = <220>;
-                                vback-porch = <5>;
-                                vfront-porch = <20>;
-                                hsync-len = <60>;
-                                vsync-len = <10>;
-                        };
-			timing010: CHIMEI-WXGA {
-				clock-frequency = <71100000>;
-				hactive = <1280>;
-				vactive = <800>;
-				hback-porch = <40>;
-				hfront-porch = <40>;
-				vback-porch = <3>;
-				vfront-porch = <10>;
-				hsync-len = <80>;
-				vsync-len = <10>;
-			};
-			timing028: BOE28 {
-                                clock-frequency = <148500000>;
-                                hactive = <1920>;
-                                vactive = <360>;
-                                hback-porch = <139>;
-                                hfront-porch = <139>;
-                                vback-porch = <14>;
-                                vfront-porch = <14>;
-                                hsync-len = <2>;
-                                vsync-len = <2>;
-                        };
-                        timing019: CHIMEI-WXGA+ {
-                                clock-frequency = <88800000>;
-                                hactive = <1440>;
-                                vactive = <900>;
-                                hback-porch = <60>;
-                                hfront-porch = <60>;
-                                vback-porch = <20>;
-                                vfront-porch = <20>;
-                                hsync-len = <40>;
-                                vsync-len = <12>;
-                        };
-                        timing0215: CHIMEI-AUO215 {
-                                clock-frequency = <148640000>;
-                                hactive = <1920>;
-                                vactive = <1080>;
-                                hback-porch = <100>;
-                                hfront-porch = <100>;
-                                vback-porch = <40>;
-                                vfront-porch = <40>;
-                                hsync-len = <80>;
-                                vsync-len = <10>;
-                        };
-                        timing012: IVO-VGA121 {                 /* 12 and 15 use the same timing  */
-                                clock-frequency = <65000000>;
-                                hactive = <1024>;
-                                vactive = <768>;
-                                hback-porch = <48>;
-                                hfront-porch = <240>;
-                                vback-porch = <23>;
-                                vfront-porch = <3>;
-                                hsync-len = <32>;
-                                vsync-len = <12>;
-                        };
-			timing0170: AUO170 {
-				clock-frequency = <108000000>;
-				hactive = <1280>;
-				vactive = <1024>;
-				hback-porch = <150>;
-				hfront-porch = <150>;
-				vback-porch = <40>;
-				vfront-porch = <40>;
-				hsync-len = <108>;
-				vsync-len = <4>;
-			};
-		};
-	};
-
-	lvds-channel@1 {
-		fsl,data-mapping = "spwg";
-		fsl,data-width = <24>;
-		status = "okay";
-
-		display-timings {
-			native-mode = <&timing128>;
-			timing128: BOE28 {
-                                clock-frequency = <148500000>;
-                                hactive = <1920>;
-                                vactive = <360>;
-                                hback-porch = <139>;
-                                hfront-porch = <139>;
-                                vback-porch = <14>;
-                                vfront-porch = <14>;
-                                hsync-len = <2>;
-                                vsync-len = <2>;
-                        };
-                        timing119: CHIMEI-WXGA+ {
-                                clock-frequency = <88800000>;
-                                hactive = <1440>;
-                                vactive = <900>;
-                                hback-porch = <60>;
-                                hfront-porch = <60>;
-                                vback-porch = <20>;
-                                vfront-porch = <20>;
-                                hsync-len = <40>;
-                                vsync-len = <12>;
-                        };
-                        timing1215: CHIMEI-AUO215 {
-                                clock-frequency = <148640000>;
-                                hactive = <1920>;
-                                vactive = <1080>;
-                                hback-porch = <100>;
-                                hfront-porch = <100>;
-                                vback-porch = <40>;
-                                vfront-porch = <40>;
-                                hsync-len = <80>;
-                                vsync-len = <10>;
-                        };
-			timing1170: AUO170 {
-				clock-frequency = <108000000>;
-				hactive = <1280>;
-				vactive = <1024>;
-				hback-porch = <150>;
-				hfront-porch = <150>;
-				vback-porch = <40>;
-				vfront-porch = <40>;
-				hsync-len = <108>;
-				vsync-len = <4>;
-			};
-		};
-	};
-};
-
-&mipi_csi {
-	status = "okay";
-	ipu_id = <0>;
-	csi_id = <1>;
-	v_channel = <0>;
-	lanes = <2>;
-};
-
-&mipi_dsi {
-	dev_id = <0>;
-	disp_id = <1>;
-	lcd_panel = "TRULY-WVGA";
-	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
-	resets = <&mipi_dsi_reset>;
-	status = "okay";
-};
-
-&pcie {
-	power-on-gpio = <&gpio3 19 0>;
-	reset-gpio = <&gpio7 12 0>;
-	status = "okay";
-};
-
-&pwm1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pwm1>;
-	status = "okay";
-};
-
-&pwm4 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_pwm4>;
-        status = "disable";
-};
-
-&ssi1 {
-        fsl,mode = "i2s-slave";
-        status = "okay";
-};
-
-&ssi2 {
-	fsl,mode = "i2s-slave";
-	status = "okay";
-};
-
-&uart1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart1_2>;
-	status = "okay";
-};
-
-&uart2 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_uart2_1>;
-        fsl,uart-has-rtscts;
-        status = "okay";
-};
-
-&uart3 {
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_uart3_1>;
-    status = "okay";
-};
-
-&uart4 {
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_uart4_1>;
-    status = "okay";
-};
-
-&uart5 {
-    pinctrl-names = "default";
-    pinctrl-0 = <&pinctrl_uart5_2>;
-    status = "okay";
-};
-
-&usbh1 {
-	status = "okay";
-};
-
-&usbotg {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usbotg>;
-	disable-over-current;
-	srp-disable;
-	hnp-disable;
-	adp-disable;
-	status = "okay";
-};
-
-&usdhc2 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_usdhc2_2>;
-        bus-width = <8>;        /* LEAVS PATCHED 2 bus-width = <4>; */
-        cd-gpios = <&gpio1 4 0>;
-        /* LEAVS PATCHED 1 wifi-host; */
-        no-1-8-v;
-        /* LEAVS PATCHED 2 pm-ignore-notify; */
-        keep-power-in-suspend;
-        enable-sdio-wakeup;
-        status = "okay";
-};
-
-&usdhc3 {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_usdhc3_2>;
-        bus-width = <4>;                        /* LEAVS PATCHED 2 bus-width = <8>; */
-        /* LEAVS PATCHED 1 cd-gpios = <&gpio2 0 0>;     */
-        /* LEAVS PATCHED 1 wp-gpios = <&gpio2 1 0>; */
-        wifi-host;                                      /* LEAVS PATCHED 1 */
-        no-1-8-v;
-        pm-ignore-notify;                       /* LEAVS PATCHED 2 */
-        keep-power-in-suspend;
-        enable-sdio-wakeup;
-        /*vmmc-supply = <&wlreg_on>;*/
-        status = "okay";
-};
-
-&usdhc4 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc4>;
-	bus-width = <8>;
-	non-removable;
-	no-1-8-v;
-	keep-power-in-suspend;
-	status = "okay";
-};
-
-&wdog1 {
-	status = "okay";
-};
-
-&wdog2 {
-	status = "disabled";
-};
diff --git a/drivers/video/backlight/pwm_bl.c b/drivers/video/backlight/pwm_bl.c
index b75201f..0630047 100644
--- a/drivers/video/backlight/pwm_bl.c
+++ b/drivers/video/backlight/pwm_bl.c
@@ -24,6 +24,9 @@
 #include <linux/regulator/consumer.h>
 #include <linux/slab.h>
 
+/*21.5 the logic is use right pwm backlight,enable "define PWM1"*/
+
+#define PWM1
 struct pwm_bl_data {
 	struct pwm_device	*pwm;
 	struct device		*dev;
@@ -100,13 +103,22 @@ static int compute_duty_cycle(struct pwm_bl_data *pb, int brightness)
 static int pwm_backlight_update_status(struct backlight_device *bl)
 {
 	struct pwm_bl_data *pb = bl_get_data(bl);
+	int max = bl->props.max_brightness;
+#ifdef PWM1
 	int brightness = bl->props.brightness;
+#else
+	int brightness = max - bl->props.brightness - 1;
+#endif
 	int duty_cycle;
 
 	if (bl->props.power != FB_BLANK_UNBLANK ||
 	    bl->props.fb_blank != FB_BLANK_UNBLANK ||
 	    bl->props.state & BL_CORE_FBBLANK)
+#ifdef PWM1
 		brightness = 0;
+#else
+		brightness = max;
+#endif
 
 	if (pb->notify)
 		brightness = pb->notify(pb->dev, brightness);
-- 
1.9.1

