INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IDC_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDC_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Read_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Top_Level_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/SRC/Write_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anjan/OneDrive/Desktop/Pocessor/Processor/Processor/Processor.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
