Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6a77d2c3d4aa47d4be60f8fd0547f6ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
