#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 28 20:34:23 2019
# Process ID: 17356
# Current directory: C:/Verilog/02_08/verilog_ch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15100 C:\Verilog\02_08\verilog_ch\verilog_ch.xpr
# Log file: C:/Verilog/02_08/verilog_ch/vivado.log
# Journal file: C:/Verilog/02_08/verilog_ch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/02_08/verilog_ch/verilog_ch.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/priority_encoder.v] -no_script -reset -force -quiet
remove_files  C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/priority_encoder.v
file delete -force C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/priority_encoder.v
close [ open C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v w ]
add_files C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sources_1/new/is_prime.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v w ]
add_files -fileset sim_1 C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_is_prime.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_verilog.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_verilog.v
file delete -force C:/Verilog/02_08/verilog_ch/verilog_ch.srcs/sim_1/new/sim_verilog.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_is_prime.tcl
close_sim
launch_simulation
source sim_is_prime.tcl
close_sim
launch_simulation
source sim_is_prime.tcl
close_sim
launch_simulation
source sim_is_prime.tcl
close_sim
