{"Christopher T. Weaver": [0, ["Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor", ["Christopher T. Weaver", "Joel S. Emer", "Shubhendu S. Mukherjee", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2004.1310780", 12, "isca", 2004]], "Mainak Chaudhuri": [0, ["SMTp: An Architecture for Next-generation Scalable Multi-threading", ["Mainak Chaudhuri", "Mark Heinrich"], "https://doi.org/10.1109/ISCA.2004.1310769", 14, "isca", 2004]], "Robert D. Mullins": [0, ["Low-Latency Virtual-Channel Routers for On-Chip Networks", ["Robert D. Mullins", "Andrew West", "Simon W. Moore"], "https://doi.org/10.1109/ISCA.2004.1310774", 10, "isca", 2004]], "T. N. Vijaykumar": [0, ["Wire Delay is Not a Problem for SMT (In the Near Future)", ["T. N. Vijaykumar", "Zeshan Chishti"], "https://doi.org/10.1109/ISCA.2004.1310762", 12, "isca", 2004]], "Angshuman Parashar": [0, ["A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy", ["Angshuman Parashar", "Sudhanva Gurumurthi", "Anand Sivasubramaniam"], "https://doi.org/10.1109/ISCA.2004.1310789", 11, "isca", 2004]], "Jung Ho Ahn": [0.9047393798828125, ["Evaluating the Imagine Stream Architecture", ["Jung Ho Ahn", "William J. Dally", "Brucek Khailany", "Ujval J. Kapasi", "Abhishek Das"], "https://doi.org/10.1109/ISCA.2004.1310760", 12, "isca", 2004]], "John W. Sias": [0, ["Field-testing IMPACT EPIC research results in Itanium 2", ["John W. Sias", "Sain-Zee Ueng", "Geoff A. Kent", "Ian M. Steiner", "Erik M. Nystrom", "Wen-mei W. Hwu"], "https://doi.org/10.1109/ISCA.2004.1310761", 14, "isca", 2004]], "Ronny Krashinsky": [0, ["The Vector-Thread Architecture", ["Ronny Krashinsky", "Christopher Batten", "Mark Hampton", "Steve Gerding", "Brian Pharris", "Jared Casper", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2004.1310763", 12, "isca", 2004]], "Jayanth Srinivasan": [0, ["The Case for Lifetime Reliability-Aware Microprocessors", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2004.1310781", 12, "isca", 2004]], "Ayose Falcon": [0, ["Prophet/Critic Hybrid Branch Prediction", ["Ayose Falcon", "Jared Stark", "Alex Ramirez", "Konrad Lai", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2004.1310779", 14, "isca", 2004]], "Sami Yehia": [0, ["From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation", ["Sami Yehia", "Olivier Temam"], "https://doi.org/10.1109/ISCA.2004.1310778", 12, "isca", 2004]], "Tejas Karkhanis": [0, ["A First-Order Superscalar Processor Model", ["Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1109/ISCA.2004.1310786", 12, "isca", 2004]], "Bharath Iyer": [0, ["Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs", ["Bharath Iyer", "Sadagopan Srinivasan", "Bruce L. Jacob"], "https://doi.org/10.1109/ISCA.2004.1310788", 12, "isca", 2004]], "Lance Hammond": [0, ["Transactional Memory Coherence and Consistency", ["Lance Hammond", "Vicky Wong", "Michael K. Chen", "Brian D. Carlstrom", "John D. Davis", "Ben Hertzberg", "Manohar K. Prabhu", "Honggo Wijaya", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2004.1310767", 12, "isca", 2004]], "Mikko H. Lipasti": [0, ["Physical Register Inlining", ["Mikko H. Lipasti", "Brian R. Mestan", "Erika Gunadi"], "https://doi.org/10.1109/ISCA.2004.1310785", 13, "isca", 2004]], "Valentin Puente": [0, ["Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism", ["Valentin Puente", "Jose A. Gregorio", "Fernando Vallejo", "Ramon Beivide"], "https://doi.org/10.1109/ISCA.2004.1310775", 14, "isca", 2004]], "Ruben Gonzalez": [0, ["A Content Aware Integer Register File Organization", ["Ruben Gonzalez", "Adrian Cristal", "Daniel Ortega", "Alexander V. Veidenbaum", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2004.1310784", 11, "isca", 2004]], "Michael D. Powell": [0, ["Exploiting Resonant Behavior to Reduce Inductive Noise", ["Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2004.1310782", 14, "isca", 2004]], "Lakshmi N. Bairavasundaram": [0, ["X-RAY: A Non-Invasive Exclusive Caching Mechanism for RAIDs", ["Lakshmi N. Bairavasundaram", "Muthian Sivathanu", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1109/ISCA.2004.1310773", 12, "isca", 2004]], "Yuan Chou": [0, ["Microarchitecture Optimizations for Exploiting Memory-Level Parallelism", ["Yuan Chou", "Brian Fahs", "Santosh G. Abraham"], "https://doi.org/10.1109/ISCA.2004.1310765", 14, "isca", 2004]], "John Oliver": [0, ["Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor", ["John Oliver", "Ravishankar Rao", "Paul Sultana", "Jedidiah R. Crandall", "Erik Czernikowski", "Leslie W. Jones IV", "Diana Franklin", "Venkatesh Akella", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2004.1310771", 12, "isca", 2004]], "Alaa R. Alameldeen": [0, ["Adaptive Cache Compression for High-Performance Processors", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/ISCA.2004.1310776", 12, "isca", 2004]], "Sudheendra Hangal": [0, ["TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model", ["Sudheendra Hangal", "Durgam Vahia", "Chaiyasit Manovit", "Juin-Yeu Joseph Lu", "Sridhar Narayanan"], "https://doi.org/10.1109/ISCA.2004.1310768", 10, "isca", 2004]], "Lieven Eeckhout": [0, ["Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies", ["Lieven Eeckhout", "Robert H. Bell Jr.", "Bastiaan Stougie", "Koen De Bosschere", "Lizy Kurian John"], "https://doi.org/10.1109/ISCA.2004.1310787", 14, "isca", 2004]], "J. Adam Butts": [0, ["Use-Based Register Caching with Decoupled Indexing", ["J. Adam Butts", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2004.1310783", 12, "isca", 2004]], "Rakesh Kumar": [0, ["Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance", ["Rakesh Kumar", "Dean M. Tullsen", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Keith I. Farkas"], "https://doi.org/10.1109/ISCA.2004.1310764", 12, "isca", 2004]], "Michael Bedford Taylor": [0, ["Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams", ["Michael Bedford Taylor", "Walter Lee", "Jason E. Miller", "David Wentzlaff", "Ian Bratt", "Ben Greenwald", "Henry Hoffmann", "Paul Johnson", "Jason Sungtae Kim", "James Psota", "Arvind Saraf", "Nathan Shnidman", "Volker Strumpen", "Matthew I. Frank", "Saman P. Amarasinghe", "Anant Agarwal"], "https://doi.org/10.1109/ISCA.2004.1310759", 12, "isca", 2004]], "Christopher J. Hughes": [0, ["A Formal Approach to Frequent Energy Adaptations for Multimedia Applications", ["Christopher J. Hughes", "Sarita V. Adve"], "https://doi.org/10.1109/ISCA.2004.1310770", 12, "isca", 2004]], "Pin Zhou": [0, ["iWatcher: Efficient Architectural Support for Software Debugging", ["Pin Zhou", "Feng Qin", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2004.1310777", 14, "isca", 2004]], "Harold W. Cain": [0, ["Memory Ordering: A Value-Based Approach", ["Harold W. Cain", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2004.1310766", 12, "isca", 2004]], "Roni Rosner": [0, ["Power Awareness through Selective Dynamically Optimized Traces", ["Roni Rosner", "Yoav Almog", "Micha Moffie", "Naftali Schwartz", "Avi Mendelson"], "https://doi.org/10.1109/ISCA.2004.1310772", 14, "isca", 2004]]}