{"vcs1":{"timestamp_begin":1738063885.219278464, "rt":0.26, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1738063885.547363175, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1738063885.859351564, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738063885.005121087}
{"VCS_COMP_START_TIME": 1738063885.005121087}
{"VCS_COMP_END_TIME": 1738063886.058528907}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150352}}
