$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # a [7:0] $end
  $var wire 8 $ mask [7:0] $end
  $var wire 1 % even1 $end
  $scope module mask_even $end
   $var wire 8 & a [7:0] $end
   $var wire 8 ' mask [7:0] $end
   $var wire 1 ( even1 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00101101 #
b00001101 $
1%
b00101101 &
b00001101 '
1(
#10
b00011011 #
b00001011 $
b00011011 &
b00001011 '
#20
b00110010 #
b00000010 $
0%
b00110010 &
b00000010 '
0(
#30
b10100010 #
b10100010 &
#40
b00010010 #
1%
b00010010 &
1(
#50
b01111111 #
b00001111 $
0%
b01111111 &
b00001111 '
0(
#60
b00110011 #
b00000011 $
1%
b00110011 &
b00000011 '
1(
#70
b11101001 #
b00001001 $
0%
b11101001 &
b00001001 '
0(
#80
b01011101 #
b00001101 $
b01011101 &
b00001101 '
#90
b10110011 #
b00000011 $
b10110011 &
b00000011 '
#100
b00010011 #
b00010011 &
#110
b01100011 #
1%
b01100011 &
1(
#120
b00100000 #
b00000000 $
0%
b00100000 &
b00000000 '
0(
#130
b10111111 #
b00001111 $
b10111111 &
b00001111 '
#140
b01010001 #
b00000001 $
b01010001 &
b00000001 '
#150
b00110101 #
b00000101 $
1%
b00110101 &
b00000101 '
1(
#160
b10001001 #
b00001001 $
0%
b10001001 &
b00001001 '
0(
#170
b10110000 #
b00000000 $
b10110000 &
b00000000 '
#180
b10101011 #
b00001011 $
b10101011 &
b00001011 '
#190
b10110001 #
b00000001 $
1%
b10110001 &
b00000001 '
1(
#210
#220
#230
#240
