============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:40:26 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_serial_by4_mul.sd_line_10_11_1)   ext delay                      +100     100 R 
bin_data_in[1][1]                     in port           5 11.6   20    +0     100 R 
TOP/bin_data_in[1][1] 
  genblk1[1].genblk1.sng/bin_in[1] 
    g49/B                                                              +0     100   
    g49/Y                             AND2X1            3  6.9   54   +56     156 R 
  genblk1[1].genblk1.sng/sn_out[2] 
  g78/B                                                                +0     156   
  g78/Y                               AND2X1            1  4.6   40   +47     203 R 
  genblk2.stoch2bin/data_in[2] 
    par_ctr/a[2] 
      p1/a[2] 
        p1/a[2] 
          fa0/b 
            g20/A                                                      +0     203   
            g20/YS                    HAX1              1  3.4   17   +65     268 F 
          fa0/s 
          ha0/b 
            g17/B                                                      +0     268   
            g17/YS                    HAX1              1  4.0   19   +59     327 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                         +0     327   
        g168/YC                       HAX1              1  8.8   35   +64     391 F 
        g167/B                                                         +0     391   
        g167/YC                       FAX1              1  7.1   29   +89     480 F 
        g166/C                                                         +0     480   
        g166/YS                       FAX1              1 10.3   56   +95     575 R 
      p1/y[2] 
      g205/B                                                           +0     575   
      g205/YS                         FAX1              2 15.2   79  +118     693 R 
    par_ctr/y[2] 
    g31/A                                                              +0     693   
    g31/Y                             OR2X1             1  2.5   19   +40     733 R 
    g30/A                                                              +0     733   
    g30/Y                             OR2X1             1  2.5   23   +40     773 R 
    g29/A                                                              +0     773   
    g29/Y                             OR2X1             4 16.4   88   +83     855 R 
    ctr/en 
      g211/S                                                           +0     855   
      g211/Y                          MUX2X1            1  1.5   12   +44     899 F 
      g210/A                                                           +0     899   
      g210/Y                          INVX1             1  2.0    0    +1     900 R 
      countval_reg[0]/D               DFFSR                            +0     900   
      countval_reg[0]/CLK             setup                       0   +70     970 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3980ps 
Start-point  : bin_data_in[1][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/D
