v 20070216 1
P 1200 100 1200 400 1 0 0
{
T 1150 300 5 8 1 1 90 6 1
pinnumber=2
T 1250 300 5 8 0 1 90 8 1
pinseq=2
T 1200 450 9 8 1 1 90 0 1
pinlabel=+1.5V_PLL_PORT
T 1200 450 5 8 0 1 90 2 1
pintype=pwr
T 1200 100 5 10 0 0 0 0 1
netname=+1.5V_PLL
}
P 1600 100 1600 400 1 0 0
{
T 1550 300 5 8 1 1 90 6 1
pinnumber=3
T 1650 300 5 8 0 1 90 8 1
pinseq=3
T 1600 450 9 8 1 1 90 0 1
pinlabel=VCCIO_PORT
T 1600 450 5 8 0 1 90 2 1
pintype=pwr
T 1600 100 5 10 0 0 0 0 1
netname=VCCIO
}
P 2000 100 2000 400 1 0 0
{
T 1950 300 5 8 1 1 90 6 1
pinnumber=4
T 2050 300 5 8 0 1 90 8 1
pinseq=4
T 2000 450 9 8 1 1 90 0 1
pinlabel=+3.3V_PORT
T 2000 450 5 8 0 1 90 2 1
pintype=pwr
T 2000 100 5 10 0 0 0 0 1
netname=+3.3V
}
P 800 100 800 400 1 0 0
{
T 750 300 5 8 1 1 90 6 1
pinnumber=1
T 850 300 5 8 0 1 90 8 1
pinseq=1
T 800 450 9 8 1 1 90 0 1
pinlabel=+1.5V_PORT
T 800 450 5 8 0 1 90 2 1
pintype=pwr
T 800 100 5 10 0 0 0 0 1
netname=+1.5V
}
B 400 400 2400 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2800 200 8 10 1 1 0 6 1
refdes=S?
T 500 1900 9 10 1 0 0 0 1
FPGA Island Power
T 400 1100 5 10 0 0 0 0 1
device=ISLAND-FPGA-NORTH
T 400 1300 5 10 0 0 0 0 1
footprint=
T 400 1500 5 10 0 0 0 0 1
author=Paul Pham
T 400 1700 5 10 0 0 0 0 1
documentation=
T 400 1900 5 10 0 0 0 0 1
description="North Coast of FPGA Island, Memory Interface"
T 400 2100 5 10 0 0 0 0 1
numslots=0
P 2400 100 2400 400 1 0 0
{
T 2350 300 5 8 1 1 90 6 1
pinnumber=5
T 2450 300 5 8 0 1 90 8 1
pinseq=5
T 2400 450 9 8 1 1 90 0 1
pinlabel=GND_PORT
T 2400 450 5 8 0 1 90 2 1
pintype=pwr
T 2400 100 5 10 0 0 0 0 1
netname=GND
}
