#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f314b51d10 .scope module, "UART_tb" "UART_tb" 2 23;
 .timescale -9 -12;
P_0x55f314b0a620 .param/real "BIT_PERIOD" 0 2 29, Cr<m4322666666666800gfcf>; value=8593.20
P_0x55f314b0a660 .param/real "CLK_PERIOD_NS" 0 2 27, Cr<m6999999999999800gfc3>; value=3.30000
P_0x55f314b0a6a0 .param/l "CLK_PER_BIT" 0 2 28, +C4<00000000000000000000101000101100>;
L_0x55f314b7a7e0 .functor BUFZ 1, v0x55f314b79da0_0, C4<0>, C4<0>, C4<0>;
v0x55f314b79da0_0 .var "clk_tb", 0 0;
v0x55f314b79e60_0 .net "clk_tb_out", 0 0, L_0x55f314b7a7e0;  1 drivers
v0x55f314b79f20_0 .net "data_out_tb", 7 0, v0x55f314b473f0_0;  1 drivers
v0x55f314b79ff0_0 .var/i "i", 31 0;
v0x55f314b7a0b0_0 .net "rx_active_tb", 0 0, L_0x55f314b7a720;  1 drivers
v0x55f314b7a1a0_0 .net "rx_hs_tb", 0 0, L_0x55f314b2fbe0;  1 drivers
v0x55f314b7a270_0 .net "serial_line", 0 0, v0x55f314b79590_0;  1 drivers
o0x7fed4ba61348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f314b7a360_0 .net "tx_active_tb", 0 0, o0x7fed4ba61348;  0 drivers
v0x55f314b7a400_0 .net "tx_hs_tb", 0 0, L_0x55f314b3bb60;  1 drivers
v0x55f314b7a4d0_0 .var "tx_start_tb", 0 0;
v0x55f314b7a5a0_0 .var "tx_tb", 7 0;
E_0x55f314b42b70 .event posedge, v0x55f314b3bd00_0;
S_0x55f314b51f90 .scope module, "rx" "uart_rx" 2 56, 3 23 0, S_0x55f314b51d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_rx_serial";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 8 "o_rx_bus";
    .port_info 3 /OUTPUT 1 "o_rx_hs";
    .port_info 4 /OUTPUT 1 "o_rx_active";
P_0x55f314b46db0 .param/l "BAUD_RATE" 0 3 25, +C4<00000000000000011100001000000000>;
P_0x55f314b46df0 .param/l "BUS_WIDTH" 0 3 27, +C4<00000000000000000000000000001000>;
P_0x55f314b46e30 .param/l "CLK_FREQ" 0 3 26, +C4<00010001111000011010001100000000>;
L_0x55f314b2fbe0 .functor BUFZ 1, v0x55f314b78ca0_0, C4<0>, C4<0>, C4<0>;
L_0x55f314b7a720 .functor BUFZ 1, v0x55f314b78be0_0, C4<0>, C4<0>, C4<0>;
v0x55f314b54420_0 .net "i_clk", 0 0, v0x55f314b79da0_0;  1 drivers
v0x55f314b52370_0 .net "i_rx_serial", 0 0, v0x55f314b79590_0;  alias, 1 drivers
v0x55f314b49660_0 .net "o_rx_active", 0 0, L_0x55f314b7a720;  alias, 1 drivers
v0x55f314b473f0_0 .var "o_rx_bus", 7 0;
v0x55f314b3bd00_0 .net "o_rx_hs", 0 0, L_0x55f314b2fbe0;  alias, 1 drivers
v0x55f314b3c590_0 .var "r_bit_index", 2 0;
v0x55f314b36940_0 .var "r_clk_cnt", 11 0;
v0x55f314b78b00_0 .var "r_cstate", 1 0;
v0x55f314b78be0_0 .var "r_rx_active", 0 0;
v0x55f314b78ca0_0 .var "r_rx_done", 0 0;
E_0x55f314b41f10 .event posedge, v0x55f314b54420_0;
S_0x55f314b78e00 .scope module, "tx" "uart_tx_v" 2 46, 4 23 0, S_0x55f314b51d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "i_data";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 1 "i_tx_send";
    .port_info 3 /OUTPUT 1 "o_tx";
    .port_info 4 /OUTPUT 1 "o_tx_hs";
    .port_info 5 /OUTPUT 1 "o_active";
P_0x55f314b78fb0 .param/l "BAUD_RATE" 0 4 26, +C4<00000000000000011100001000000000>;
P_0x55f314b78ff0 .param/l "BUS_WIDTH" 0 4 27, +C4<00000000000000000000000000001000>;
P_0x55f314b79030 .param/l "CLK_FREQ" 0 4 25, +C4<00010001111000011010001100000000>;
L_0x55f314b3bb60 .functor BUFZ 1, v0x55f314b79c20_0, C4<0>, C4<0>, C4<0>;
L_0x55f314b3c430 .functor BUFZ 1, v0x55f314b79a80_0, C4<0>, C4<0>, C4<0>;
v0x55f314b79270_0 .net "i_clk", 0 0, v0x55f314b79da0_0;  alias, 1 drivers
v0x55f314b79340_0 .net "i_data", 7 0, v0x55f314b7a5a0_0;  1 drivers
v0x55f314b79400_0 .net "i_tx_send", 0 0, v0x55f314b7a4d0_0;  1 drivers
v0x55f314b794d0_0 .net "o_active", 0 0, o0x7fed4ba61348;  alias, 0 drivers
v0x55f314b79590_0 .var "o_tx", 0 0;
v0x55f314b79680_0 .net "o_tx_active", 0 0, L_0x55f314b3c430;  1 drivers
v0x55f314b79720_0 .net "o_tx_hs", 0 0, L_0x55f314b3bb60;  alias, 1 drivers
v0x55f314b797e0_0 .var "r_bit_index", 2 0;
v0x55f314b798c0_0 .var "r_clk_cnt", 11 0;
v0x55f314b799a0_0 .var "r_cstate", 1 0;
v0x55f314b79a80_0 .var "r_tx_active", 0 0;
v0x55f314b79b40_0 .var "r_tx_data", 7 0;
v0x55f314b79c20_0 .var "r_tx_done", 0 0;
    .scope S_0x55f314b78e00;
T_0 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b797e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b79a80_0, 0;
    %end;
    .thread T_0;
    .scope S_0x55f314b78e00;
T_1 ;
    %wait E_0x55f314b41f10;
    %load/vec4 v0x55f314b799a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b79590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b79c20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b797e0_0, 0;
    %load/vec4 v0x55f314b79400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v0x55f314b79340_0;
    %assign/vec4 v0x55f314b79b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b79a80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b79590_0, 0;
    %load/vec4 v0x55f314b798c0_0;
    %pad/u 32;
    %cmpi/u 2603, 0, 32;
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v0x55f314b798c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55f314b79340_0;
    %load/vec4 v0x55f314b797e0_0;
    %part/u 1;
    %assign/vec4 v0x55f314b79590_0, 0;
    %load/vec4 v0x55f314b798c0_0;
    %pad/u 32;
    %cmpi/u 2603, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0x55f314b798c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %load/vec4 v0x55f314b797e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %load/vec4 v0x55f314b797e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f314b797e0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b797e0_0, 0;
T_1.12 ;
T_1.10 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b79590_0, 0;
    %load/vec4 v0x55f314b798c0_0;
    %pad/u 32;
    %cmpi/u 2603, 0, 32;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v0x55f314b798c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b79c20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b798c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b79a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b799a0_0, 0;
T_1.14 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f314b51f90;
T_2 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b3c590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b78be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b78ca0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55f314b51f90;
T_3 ;
    %wait E_0x55f314b41f10;
    %load/vec4 v0x55f314b78b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b78ca0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b3c590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b78be0_0, 0;
    %load/vec4 v0x55f314b52370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55f314b52370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x55f314b36940_0;
    %pad/u 32;
    %cmpi/u 1302, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.9, 5;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b3c590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x55f314b36940_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
T_3.10 ;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b78be0_0, 0;
    %load/vec4 v0x55f314b36940_0;
    %pad/u 32;
    %cmpi/u 2603, 0, 32;
    %jmp/0xz  T_3.11, 5;
    %load/vec4 v0x55f314b36940_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %load/vec4 v0x55f314b52370_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f314b3c590_0;
    %assign/vec4/off/d v0x55f314b473f0_0, 4, 5;
    %load/vec4 v0x55f314b3c590_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.13, 5;
    %load/vec4 v0x55f314b3c590_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f314b3c590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f314b3c590_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
T_3.14 ;
T_3.12 ;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55f314b36940_0;
    %pad/u 32;
    %cmpi/u 2603, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v0x55f314b36940_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b78ca0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55f314b36940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b78be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f314b78b00_0, 0;
T_3.16 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f314b51d10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f314b79da0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55f314b51d10;
T_5 ;
T_5.0 ;
    %load/vec4 v0x55f314b79da0_0;
    %inv;
    %assign/vec4 v0x55f314b79da0_0, 0;
    %delay 1650, 0;
    %load/vec4 v0x55f314b79da0_0;
    %inv;
    %assign/vec4 v0x55f314b79da0_0, 0;
    %delay 1650, 0;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55f314b51d10;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f314b79ff0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55f314b79ff0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %wait E_0x55f314b41f10;
    %load/vec4 v0x55f314b79ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f314b79ff0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f314b7a4d0_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x55f314b7a5a0_0, 0;
    %wait E_0x55f314b41f10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f314b7a4d0_0, 0;
    %wait E_0x55f314b42b70;
    %load/vec4 v0x55f314b79f20_0;
    %cmpi/e 171, 0, 8;
    %jmp/0xz  T_6.2, 4;
    %vpi_call 2 102 "$display", "TEST PASSES" {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call 2 103 "$display", "TEST FAILED" {0 0 0};
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_0x55f314b51d10;
T_7 ;
    %vpi_call 2 111 "$dumpfile", "test.vcd" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "uart_rx.v";
    "uart_tx_v.v";
