
Compact DC Motor Driver V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b50  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08002c10  08002c10  00003c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c94  08002c94  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002c94  08002c94  00004068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002c94  08002c94  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c94  08002c94  00003c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c98  08002c98  00003c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002c9c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          0000014c  20000068  08002d04  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  08002d04  000041b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d33  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a53  00000000  00000000  00018dc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00009b0d  00000000  00000000  0001b816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d08  00000000  00000000  00025328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eec  00000000  00000000  00026030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014cba  00000000  00000000  00026f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015739  00000000  00000000  0003bbd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087df5  00000000  00000000  0005130f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d9104  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002370  00000000  00000000  000d9148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000c3  00000000  00000000  000db4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002be4 	.word	0x08002be4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08002be4 	.word	0x08002be4

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_uhi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5a09      	ldrh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
//			HAL_UART_Transmit(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
	//Running the code on USART1 only, (the raw uart line coming in), will need more logic when coming over RS485 bus
	if(huart->Instance == USART2){
 800041c:	4b22      	ldr	r3, [pc, #136]	@ (80004a8 <HAL_UART_RxCpltCallback+0x8c>)
 800041e:	6802      	ldr	r2, [r0, #0]
{
 8000420:	b570      	push	{r4, r5, r6, lr}
	if(huart->Instance == USART2){
 8000422:	429a      	cmp	r2, r3
 8000424:	d10c      	bne.n	8000440 <HAL_UART_RxCpltCallback+0x24>

		char c = (char)rx_byte;
 8000426:	4921      	ldr	r1, [pc, #132]	@ (80004ac <HAL_UART_RxCpltCallback+0x90>)
 8000428:	4b21      	ldr	r3, [pc, #132]	@ (80004b0 <HAL_UART_RxCpltCallback+0x94>)
 800042a:	780a      	ldrb	r2, [r1, #0]
//			targetAngle = 1000;
//			target_hit = 0;
//		}
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
//		HAL_UART_Transmit(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
		if(c == '{'){
 800042c:	4c21      	ldr	r4, [pc, #132]	@ (80004b4 <HAL_UART_RxCpltCallback+0x98>)
 800042e:	2a7b      	cmp	r2, #123	@ 0x7b
 8000430:	d107      	bne.n	8000442 <HAL_UART_RxCpltCallback+0x26>
			rx_buffer_index = 1;
 8000432:	2001      	movs	r0, #1
 8000434:	7018      	strb	r0, [r3, #0]
			rx_buffer[0] = rx_byte;
 8000436:	7022      	strb	r2, [r4, #0]
			}
		}


		// Restarting the interupt loop
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000438:	2201      	movs	r2, #1
 800043a:	481f      	ldr	r0, [pc, #124]	@ (80004b8 <HAL_UART_RxCpltCallback+0x9c>)
 800043c:	f002 fb32 	bl	8002aa4 <HAL_UART_Receive_IT>
	}

}
 8000440:	bd70      	pop	{r4, r5, r6, pc}
			rx_buffer[rx_buffer_index] = rx_byte;
 8000442:	7818      	ldrb	r0, [r3, #0]
 8000444:	b2c0      	uxtb	r0, r0
 8000446:	5422      	strb	r2, [r4, r0]
		} else if (c == '}'){
 8000448:	2a7d      	cmp	r2, #125	@ 0x7d
 800044a:	d124      	bne.n	8000496 <HAL_UART_RxCpltCallback+0x7a>
			for(int i = 0; i < RX_BUFFER_SIZE; i++){
 800044c:	2200      	movs	r2, #0
					command_buffer[i] = 0;
 800044e:	0016      	movs	r6, r2
 8000450:	481a      	ldr	r0, [pc, #104]	@ (80004bc <HAL_UART_RxCpltCallback+0xa0>)
				if(i <= rx_buffer_index){
 8000452:	781d      	ldrb	r5, [r3, #0]
 8000454:	4295      	cmp	r5, r2
 8000456:	db1a      	blt.n	800048e <HAL_UART_RxCpltCallback+0x72>
					command_buffer[i] = rx_buffer[i];
 8000458:	5ca5      	ldrb	r5, [r4, r2]
 800045a:	b2ed      	uxtb	r5, r5
 800045c:	5485      	strb	r5, [r0, r2]
			for(int i = 0; i < RX_BUFFER_SIZE; i++){
 800045e:	3201      	adds	r2, #1
 8000460:	2a10      	cmp	r2, #16
 8000462:	d1f6      	bne.n	8000452 <HAL_UART_RxCpltCallback+0x36>
			if ((char)command_buffer[1] != '}' && (char)command_buffer[0] == '{' && (char)command_buffer[3] == ',') {
 8000464:	7842      	ldrb	r2, [r0, #1]
 8000466:	4c16      	ldr	r4, [pc, #88]	@ (80004c0 <HAL_UART_RxCpltCallback+0xa4>)
 8000468:	2a7d      	cmp	r2, #125	@ 0x7d
 800046a:	d012      	beq.n	8000492 <HAL_UART_RxCpltCallback+0x76>
 800046c:	7802      	ldrb	r2, [r0, #0]
 800046e:	2a7b      	cmp	r2, #123	@ 0x7b
 8000470:	d10f      	bne.n	8000492 <HAL_UART_RxCpltCallback+0x76>
 8000472:	78c2      	ldrb	r2, [r0, #3]
 8000474:	2a2c      	cmp	r2, #44	@ 0x2c
 8000476:	d10c      	bne.n	8000492 <HAL_UART_RxCpltCallback+0x76>
			    command_int = (command_buffer[4] - '0') * 10 + (command_buffer[5] - '0'); // now supports 2-digit commands
 8000478:	7905      	ldrb	r5, [r0, #4]
 800047a:	3a22      	subs	r2, #34	@ 0x22
 800047c:	436a      	muls	r2, r5
 800047e:	7940      	ldrb	r0, [r0, #5]
 8000480:	3810      	subs	r0, #16
 8000482:	1812      	adds	r2, r2, r0
 8000484:	b2d2      	uxtb	r2, r2
			    command_int = 0;
 8000486:	7022      	strb	r2, [r4, #0]
				rx_buffer_index = 0;
 8000488:	2200      	movs	r2, #0
 800048a:	701a      	strb	r2, [r3, #0]
 800048c:	e7d4      	b.n	8000438 <HAL_UART_RxCpltCallback+0x1c>
					command_buffer[i] = 0;
 800048e:	5486      	strb	r6, [r0, r2]
 8000490:	e7e5      	b.n	800045e <HAL_UART_RxCpltCallback+0x42>
			    command_int = 0;
 8000492:	2200      	movs	r2, #0
 8000494:	e7f7      	b.n	8000486 <HAL_UART_RxCpltCallback+0x6a>
			rx_buffer_index++;
 8000496:	781a      	ldrb	r2, [r3, #0]
 8000498:	3201      	adds	r2, #1
 800049a:	b2d2      	uxtb	r2, r2
 800049c:	701a      	strb	r2, [r3, #0]
			if(rx_buffer_index >= RX_BUFFER_SIZE){
 800049e:	781a      	ldrb	r2, [r3, #0]
 80004a0:	2a0f      	cmp	r2, #15
 80004a2:	d9c9      	bls.n	8000438 <HAL_UART_RxCpltCallback+0x1c>
 80004a4:	e7f0      	b.n	8000488 <HAL_UART_RxCpltCallback+0x6c>
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	40004400 	.word	0x40004400
 80004ac:	200000b6 	.word	0x200000b6
 80004b0:	200000a5 	.word	0x200000a5
 80004b4:	200000a6 	.word	0x200000a6
 80004b8:	200000b8 	.word	0x200000b8
 80004bc:	20000095 	.word	0x20000095
 80004c0:	20000094 	.word	0x20000094

080004c4 <adc_init>:

// Minimal ADC1 initialization for STM32C0 series
void adc_init(void)
{
    RCC->APBENR2 |= RCC_APBENR2_ADCEN;  // enable ADC clock
 80004c4:	2380      	movs	r3, #128	@ 0x80
 80004c6:	4a08      	ldr	r2, [pc, #32]	@ (80004e8 <adc_init+0x24>)
 80004c8:	035b      	lsls	r3, r3, #13
 80004ca:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80004cc:	430b      	orrs	r3, r1
 80004ce:	6413      	str	r3, [r2, #64]	@ 0x40
    ADC1->CR &= ~ADC_CR_ADEN;           // ensure ADC is off
 80004d0:	2201      	movs	r2, #1
 80004d2:	4b06      	ldr	r3, [pc, #24]	@ (80004ec <adc_init+0x28>)
 80004d4:	6899      	ldr	r1, [r3, #8]
 80004d6:	4391      	bics	r1, r2
 80004d8:	6099      	str	r1, [r3, #8]
    ADC1->CFGR1 = 0;                    // single conversion, right-aligned
 80004da:	2100      	movs	r1, #0
 80004dc:	60d9      	str	r1, [r3, #12]
    ADC1->CHSELR = 0;                   // no channel selected yet
 80004de:	6299      	str	r1, [r3, #40]	@ 0x28
    ADC1->CR |= ADC_CR_ADEN;            // enable ADC
 80004e0:	6899      	ldr	r1, [r3, #8]
 80004e2:	430a      	orrs	r2, r1
 80004e4:	609a      	str	r2, [r3, #8]
}
 80004e6:	4770      	bx	lr
 80004e8:	40021000 	.word	0x40021000
 80004ec:	40012400 	.word	0x40012400

080004f0 <read_adc_channel>:

// --- Read ADC channel without HAL ADC_ConfigChannel overhead ---
uint16_t read_adc_channel(uint32_t channel)
{
    ADC1->CHSELR = 1U << channel;       // select PA12 = channel 4
 80004f0:	2201      	movs	r2, #1
 80004f2:	4082      	lsls	r2, r0
    ADC1->CR |= ADC_CR_ADSTART;          // start conversion
 80004f4:	2104      	movs	r1, #4
    ADC1->CHSELR = 1U << channel;       // select PA12 = channel 4
 80004f6:	4b05      	ldr	r3, [pc, #20]	@ (800050c <read_adc_channel+0x1c>)
 80004f8:	629a      	str	r2, [r3, #40]	@ 0x28
    ADC1->CR |= ADC_CR_ADSTART;          // start conversion
 80004fa:	689a      	ldr	r2, [r3, #8]
 80004fc:	430a      	orrs	r2, r1
 80004fe:	609a      	str	r2, [r3, #8]
    while (!(ADC1->ISR & ADC_ISR_EOC)); // wait for conversion complete
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	420a      	tst	r2, r1
 8000504:	d0fc      	beq.n	8000500 <read_adc_channel+0x10>
    return ADC1->DR;                     // read result
 8000506:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8000508:	b280      	uxth	r0, r0
}
 800050a:	4770      	bx	lr
 800050c:	40012400 	.word	0x40012400

08000510 <parse_two_digit_decimal>:

uint8_t parse_two_digit_decimal(char high, char low) {
    if (high < '0' || high > '9' || low < '0' || low > '9')
 8000510:	3830      	subs	r0, #48	@ 0x30
 8000512:	b2c3      	uxtb	r3, r0
        return 0; // invalid
 8000514:	2000      	movs	r0, #0
    if (high < '0' || high > '9' || low < '0' || low > '9')
 8000516:	2b09      	cmp	r3, #9
 8000518:	d807      	bhi.n	800052a <parse_two_digit_decimal+0x1a>
 800051a:	3930      	subs	r1, #48	@ 0x30
 800051c:	b2c9      	uxtb	r1, r1
 800051e:	2909      	cmp	r1, #9
 8000520:	d803      	bhi.n	800052a <parse_two_digit_decimal+0x1a>

    return (high - '0') * 10 + (low - '0');
 8000522:	220a      	movs	r2, #10
 8000524:	4353      	muls	r3, r2
 8000526:	18c9      	adds	r1, r1, r3
 8000528:	b2c8      	uxtb	r0, r1
}
 800052a:	4770      	bx	lr

0800052c <save_persistent_data>:

HAL_StatusTypeDef save_persistent_data(void) {
 800052c:	b530      	push	{r4, r5, lr}
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 800052e:	2500      	movs	r5, #0
HAL_StatusTypeDef save_persistent_data(void) {
 8000530:	b085      	sub	sp, #20
    uint32_t PageError = 0;
 8000532:	9500      	str	r5, [sp, #0]

    HAL_FLASH_Unlock();
 8000534:	f000 fd7c 	bl	8001030 <HAL_FLASH_Unlock>

    // Configure erase for STM32C0 (2 KB pages)
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000538:	2302      	movs	r3, #2
 800053a:	9301      	str	r3, [sp, #4]
    EraseInitStruct.Page = (FLASH_PERSIST_ADDR - FLASH_BASE) / FLASH_PAGE_SIZE;
 800053c:	330d      	adds	r3, #13
 800053e:	9302      	str	r3, [sp, #8]
    EraseInitStruct.NbPages = 1;

    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8000540:	4669      	mov	r1, sp
    EraseInitStruct.NbPages = 1;
 8000542:	3b0e      	subs	r3, #14
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8000544:	a801      	add	r0, sp, #4
    EraseInitStruct.NbPages = 1;
 8000546:	9303      	str	r3, [sp, #12]
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8000548:	f000 fe02 	bl	8001150 <HAL_FLASHEx_Erase>
 800054c:	0004      	movs	r4, r0
    if (status != HAL_OK) {
 800054e:	42a8      	cmp	r0, r5
 8000550:	d004      	beq.n	800055c <save_persistent_data+0x30>
            return status;
        }
        addr += 8; // must increment by 8 for double word
    }

    HAL_FLASH_Lock();
 8000552:	f000 fd7f 	bl	8001054 <HAL_FLASH_Lock>
    return HAL_OK;
}
 8000556:	0020      	movs	r0, r4
 8000558:	b005      	add	sp, #20
 800055a:	bd30      	pop	{r4, r5, pc}
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data_ptr[i]);
 800055c:	4b07      	ldr	r3, [pc, #28]	@ (800057c <save_persistent_data+0x50>)
 800055e:	4908      	ldr	r1, [pc, #32]	@ (8000580 <save_persistent_data+0x54>)
 8000560:	18eb      	adds	r3, r5, r3
 8000562:	2001      	movs	r0, #1
 8000564:	681a      	ldr	r2, [r3, #0]
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	1869      	adds	r1, r5, r1
 800056a:	f000 fdaf 	bl	80010cc <HAL_FLASH_Program>
 800056e:	1e04      	subs	r4, r0, #0
        if (status != HAL_OK) {
 8000570:	d1ef      	bne.n	8000552 <save_persistent_data+0x26>
    for (uint32_t i = 0; i < doublewords; i++) {
 8000572:	3508      	adds	r5, #8
 8000574:	2d18      	cmp	r5, #24
 8000576:	d1f1      	bne.n	800055c <save_persistent_data+0x30>
 8000578:	e7eb      	b.n	8000552 <save_persistent_data+0x26>
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	20000010 	.word	0x20000010
 8000580:	08007800 	.word	0x08007800

08000584 <load_persistent_data>:


void load_persistent_data(void) {
    PersistentConfig *flash_data = (PersistentConfig *)FLASH_PERSIST_ADDR;

    if (flash_data->magic == MAGIC_VALUE) {
 8000584:	4b0c      	ldr	r3, [pc, #48]	@ (80005b8 <load_persistent_data+0x34>)
 8000586:	490d      	ldr	r1, [pc, #52]	@ (80005bc <load_persistent_data+0x38>)
 8000588:	6818      	ldr	r0, [r3, #0]
void load_persistent_data(void) {
 800058a:	b570      	push	{r4, r5, r6, lr}
 800058c:	4a0c      	ldr	r2, [pc, #48]	@ (80005c0 <load_persistent_data+0x3c>)
    if (flash_data->magic == MAGIC_VALUE) {
 800058e:	4288      	cmp	r0, r1
 8000590:	d105      	bne.n	800059e <load_persistent_data+0x1a>
        // Flash has valid data
        memcpy(&config, flash_data, sizeof(PersistentConfig));
 8000592:	cb31      	ldmia	r3!, {r0, r4, r5}
 8000594:	c231      	stmia	r2!, {r0, r4, r5}
 8000596:	0011      	movs	r1, r2
 8000598:	cb05      	ldmia	r3!, {r0, r2}
 800059a:	c105      	stmia	r1!, {r0, r2}
    	config.errorTolChange = 1;

        // Save to flash so next boot reads these values
        save_persistent_data();
    }
}
 800059c:	bd70      	pop	{r4, r5, r6, pc}
    	config.address = 99;
 800059e:	4b09      	ldr	r3, [pc, #36]	@ (80005c4 <load_persistent_data+0x40>)
    	config.magic = MAGIC_VALUE;
 80005a0:	6011      	str	r1, [r2, #0]
    	config.address = 99;
 80005a2:	6053      	str	r3, [r2, #4]
    	config.angleClose = 2048;
 80005a4:	23c2      	movs	r3, #194	@ 0xc2
 80005a6:	029b      	lsls	r3, r3, #10
 80005a8:	6093      	str	r3, [r2, #8]
    	config.Kd = 1000;
 80005aa:	4b07      	ldr	r3, [pc, #28]	@ (80005c8 <load_persistent_data+0x44>)
 80005ac:	60d3      	str	r3, [r2, #12]
    	config.errorTolChange = 1;
 80005ae:	2301      	movs	r3, #1
 80005b0:	8213      	strh	r3, [r2, #16]
        save_persistent_data();
 80005b2:	f7ff ffbb 	bl	800052c <save_persistent_data>
}
 80005b6:	e7f1      	b.n	800059c <load_persistent_data+0x18>
 80005b8:	08007800 	.word	0x08007800
 80005bc:	deadbeef 	.word	0xdeadbeef
 80005c0:	20000010 	.word	0x20000010
 80005c4:	04000063 	.word	0x04000063
 80005c8:	000503e8 	.word	0x000503e8

080005cc <update_config_if_changed>:
    return 1; // success
}

// Updates a config value and only saves to flash if changed
HAL_StatusTypeDef update_config_if_changed(uint16_t *field, uint16_t new_value) {
    if (*field != new_value) {
 80005cc:	8802      	ldrh	r2, [r0, #0]
HAL_StatusTypeDef update_config_if_changed(uint16_t *field, uint16_t new_value) {
 80005ce:	0003      	movs	r3, r0
 80005d0:	b510      	push	{r4, lr}
        *field = new_value;
        return save_persistent_data();
    }
    return HAL_OK; // no change, no flash write
 80005d2:	2000      	movs	r0, #0
    if (*field != new_value) {
 80005d4:	428a      	cmp	r2, r1
 80005d6:	d002      	beq.n	80005de <update_config_if_changed+0x12>
        *field = new_value;
 80005d8:	8019      	strh	r1, [r3, #0]
        return save_persistent_data();
 80005da:	f7ff ffa7 	bl	800052c <save_persistent_data>
}
 80005de:	bd10      	pop	{r4, pc}

080005e0 <validate_command>:

uint8_t validate_command(uint8_t *buf, uint8_t command_int) {
 80005e0:	b570      	push	{r4, r5, r6, lr}
    // Ensure start '{' and minimal length
    if(buf[0] != '{') return 0;
 80005e2:	7803      	ldrb	r3, [r0, #0]
uint8_t validate_command(uint8_t *buf, uint8_t command_int) {
 80005e4:	0004      	movs	r4, r0
 80005e6:	000d      	movs	r5, r1
    if(buf[0] != '{') return 0;
 80005e8:	2600      	movs	r6, #0
 80005ea:	2b7b      	cmp	r3, #123	@ 0x7b
 80005ec:	d11f      	bne.n	800062e <validate_command+0x4e>

    // Validate address: 2 digits
    if(!IS_DIGIT(buf[1]) || !IS_DIGIT(buf[2])) return 0;
 80005ee:	7840      	ldrb	r0, [r0, #1]
 80005f0:	0003      	movs	r3, r0
 80005f2:	3b30      	subs	r3, #48	@ 0x30
 80005f4:	2b09      	cmp	r3, #9
 80005f6:	d81a      	bhi.n	800062e <validate_command+0x4e>
 80005f8:	78a1      	ldrb	r1, [r4, #2]
 80005fa:	000b      	movs	r3, r1
 80005fc:	3b30      	subs	r3, #48	@ 0x30
 80005fe:	2b09      	cmp	r3, #9
 8000600:	d815      	bhi.n	800062e <validate_command+0x4e>

    uint8_t addr = parse_two_digit_decimal(buf[1], buf[2]);
 8000602:	f7ff ff85 	bl	8000510 <parse_two_digit_decimal>
    if(addr != config.address && addr != 98) return 0; // Not for this device
 8000606:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <validate_command+0x58>)
 8000608:	889b      	ldrh	r3, [r3, #4]
 800060a:	4283      	cmp	r3, r0
 800060c:	d001      	beq.n	8000612 <validate_command+0x32>
 800060e:	2862      	cmp	r0, #98	@ 0x62
 8000610:	d10d      	bne.n	800062e <validate_command+0x4e>

    // For commands 21-28, ensure 4-digit value exists
    if(command_int >= 21 && command_int <= 28) {
 8000612:	3d15      	subs	r5, #21
        for(int i=7; i<=10; i++) {
            if(!IS_DIGIT(buf[i])) return 0;
        }
    }

    return 1; // valid
 8000614:	2601      	movs	r6, #1
    if(command_int >= 21 && command_int <= 28) {
 8000616:	2d07      	cmp	r5, #7
 8000618:	d809      	bhi.n	800062e <validate_command+0x4e>
 800061a:	1de3      	adds	r3, r4, #7
 800061c:	340b      	adds	r4, #11
            if(!IS_DIGIT(buf[i])) return 0;
 800061e:	781a      	ldrb	r2, [r3, #0]
 8000620:	3a30      	subs	r2, #48	@ 0x30
 8000622:	2a09      	cmp	r2, #9
 8000624:	d805      	bhi.n	8000632 <validate_command+0x52>
        for(int i=7; i<=10; i++) {
 8000626:	3301      	adds	r3, #1
 8000628:	42a3      	cmp	r3, r4
 800062a:	d1f8      	bne.n	800061e <validate_command+0x3e>
    return 1; // valid
 800062c:	2601      	movs	r6, #1
}
 800062e:	0030      	movs	r0, r6
 8000630:	bd70      	pop	{r4, r5, r6, pc}
    if(buf[0] != '{') return 0;
 8000632:	2600      	movs	r6, #0
 8000634:	e7fb      	b.n	800062e <validate_command+0x4e>
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	20000010 	.word	0x20000010

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 800063e:	2407      	movs	r4, #7
{
 8000640:	b08c      	sub	sp, #48	@ 0x30
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	2218      	movs	r2, #24
 8000644:	2100      	movs	r1, #0
 8000646:	a806      	add	r0, sp, #24
 8000648:	f002 faa0 	bl	8002b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	2100      	movs	r1, #0
 800064e:	2214      	movs	r2, #20
 8000650:	4668      	mov	r0, sp
 8000652:	f002 fa9b 	bl	8002b8c <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8000656:	4a11      	ldr	r2, [pc, #68]	@ (800069c <SystemClock_Config+0x60>)
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000658:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 800065a:	6813      	ldr	r3, [r2, #0]
 800065c:	43a3      	bics	r3, r4
 800065e:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000664:	33fe      	adds	r3, #254	@ 0xfe
 8000666:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	015b      	lsls	r3, r3, #5
 800066c:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066e:	2340      	movs	r3, #64	@ 0x40
 8000670:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f000 fe6f 	bl	8001354 <HAL_RCC_OscConfig>
 8000676:	1e01      	subs	r1, r0, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x42>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800067a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800067c:	e7fe      	b.n	800067c <SystemClock_Config+0x40>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800067e:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000682:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000684:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000686:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000688:	9400      	str	r4, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800068a:	f000 ffbf 	bl	800160c <HAL_RCC_ClockConfig>
 800068e:	2800      	cmp	r0, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x5a>
 8000692:	b672      	cpsid	i
  while (1)
 8000694:	e7fe      	b.n	8000694 <SystemClock_Config+0x58>
}
 8000696:	b00c      	add	sp, #48	@ 0x30
 8000698:	bd10      	pop	{r4, pc}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	40022000 	.word	0x40022000

080006a0 <main>:
{
 80006a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	2701      	movs	r7, #1
{
 80006a4:	b095      	sub	sp, #84	@ 0x54
  HAL_Init();
 80006a6:	f000 fc55 	bl	8000f54 <HAL_Init>
  SystemClock_Config();
 80006aa:	f7ff ffc7 	bl	800063c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ae:	2214      	movs	r2, #20
 80006b0:	2100      	movs	r1, #0
 80006b2:	a80d      	add	r0, sp, #52	@ 0x34
 80006b4:	f002 fa6a 	bl	8002b8c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b8:	2104      	movs	r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4bc7      	ldr	r3, [pc, #796]	@ (80009d8 <main+0x338>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 80006bc:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 80006c0:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	433a      	orrs	r2, r7
 80006c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2500      	movs	r5, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	403a      	ands	r2, r7
 80006cc:	9204      	str	r2, [sp, #16]
 80006ce:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d2:	2403      	movs	r4, #3
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d4:	430a      	orrs	r2, r1
 80006d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80006d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006dc:	400b      	ands	r3, r1
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 80006de:	2198      	movs	r1, #152	@ 0x98
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 80006e2:	0109      	lsls	r1, r1, #4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e4:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 80006e6:	f000 fe2f 	bl	8001348 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006ec:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ee:	a90d      	add	r1, sp, #52	@ 0x34
 80006f0:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006f2:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f4:	9410      	str	r4, [sp, #64]	@ 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f6:	970e      	str	r7, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	950f      	str	r5, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fa:	f000 fd71 	bl	80011e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80006fe:	2390      	movs	r3, #144	@ 0x90
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000700:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8000702:	011b      	lsls	r3, r3, #4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	a90d      	add	r1, sp, #52	@ 0x34
 8000706:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8000708:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800070a:	2680      	movs	r6, #128	@ 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	970e      	str	r7, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	950f      	str	r5, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000710:	9510      	str	r5, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000712:	f000 fd65 	bl	80011e0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000716:	20a0      	movs	r0, #160	@ 0xa0
 8000718:	a90d      	add	r1, sp, #52	@ 0x34
 800071a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800071c:	0176      	lsls	r6, r6, #5
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800071e:	940e      	str	r4, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000720:	960d      	str	r6, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	950f      	str	r5, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000724:	f000 fd5c 	bl	80011e0 <HAL_GPIO_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000728:	2210      	movs	r2, #16
 800072a:	0029      	movs	r1, r5
 800072c:	a809      	add	r0, sp, #36	@ 0x24
 800072e:	f002 fa2d 	bl	8002b8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000732:	220c      	movs	r2, #12
 8000734:	0029      	movs	r1, r5
 8000736:	a806      	add	r0, sp, #24
 8000738:	f002 fa28 	bl	8002b8c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800073c:	221c      	movs	r2, #28
 800073e:	0029      	movs	r1, r5
 8000740:	a80d      	add	r0, sp, #52	@ 0x34
 8000742:	f002 fa23 	bl	8002b8c <memset>
  htim3.Instance = TIM3;
 8000746:	4ca5      	ldr	r4, [pc, #660]	@ (80009dc <main+0x33c>)
 8000748:	4ba5      	ldr	r3, [pc, #660]	@ (80009e0 <main+0x340>)
  htim3.Init.Period = 999;
 800074a:	4aa6      	ldr	r2, [pc, #664]	@ (80009e4 <main+0x344>)
  htim3.Instance = TIM3;
 800074c:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 79;
 800074e:	234f      	movs	r3, #79	@ 0x4f
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000750:	0020      	movs	r0, r4
  htim3.Init.Prescaler = 79;
 8000752:	6063      	str	r3, [r4, #4]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000754:	3331      	adds	r3, #49	@ 0x31
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000756:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 999;
 8000758:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800075a:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800075c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800075e:	f001 f97d 	bl	8001a5c <HAL_TIM_Base_Init>
 8000762:	42a8      	cmp	r0, r5
 8000764:	d001      	beq.n	800076a <main+0xca>
 8000766:	b672      	cpsid	i
  while (1)
 8000768:	e7fe      	b.n	8000768 <main+0xc8>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800076a:	0020      	movs	r0, r4
 800076c:	a909      	add	r1, sp, #36	@ 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800076e:	9609      	str	r6, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000770:	f001 fa96 	bl	8001ca0 <HAL_TIM_ConfigClockSource>
 8000774:	2800      	cmp	r0, #0
 8000776:	d001      	beq.n	800077c <main+0xdc>
 8000778:	b672      	cpsid	i
  while (1)
 800077a:	e7fe      	b.n	800077a <main+0xda>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800077c:	0020      	movs	r0, r4
 800077e:	f001 f997 	bl	8001ab0 <HAL_TIM_PWM_Init>
 8000782:	2800      	cmp	r0, #0
 8000784:	d001      	beq.n	800078a <main+0xea>
 8000786:	b672      	cpsid	i
  while (1)
 8000788:	e7fe      	b.n	8000788 <main+0xe8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078a:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078c:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800078e:	a906      	add	r1, sp, #24
 8000790:	0020      	movs	r0, r4
 8000792:	f001 fba7 	bl	8001ee4 <HAL_TIMEx_MasterConfigSynchronization>
 8000796:	1e02      	subs	r2, r0, #0
 8000798:	d001      	beq.n	800079e <main+0xfe>
 800079a:	b672      	cpsid	i
  while (1)
 800079c:	e7fe      	b.n	800079c <main+0xfc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800079e:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 80007a0:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007a2:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007a4:	9011      	str	r0, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007a6:	a90d      	add	r1, sp, #52	@ 0x34
 80007a8:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007aa:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007ac:	f001 f9e6 	bl	8001b7c <HAL_TIM_PWM_ConfigChannel>
 80007b0:	1e05      	subs	r5, r0, #0
 80007b2:	d001      	beq.n	80007b8 <main+0x118>
 80007b4:	b672      	cpsid	i
  while (1)
 80007b6:	e7fe      	b.n	80007b6 <main+0x116>
  HAL_TIM_MspPostInit(&htim3);
 80007b8:	0020      	movs	r0, r4
 80007ba:	f000 fafd 	bl	8000db8 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 80007be:	4e8a      	ldr	r6, [pc, #552]	@ (80009e8 <main+0x348>)
 80007c0:	4b8a      	ldr	r3, [pc, #552]	@ (80009ec <main+0x34c>)
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80007c2:	002a      	movs	r2, r5
  huart2.Instance = USART2;
 80007c4:	6033      	str	r3, [r6, #0]
  huart2.Init.BaudRate = 115200;
 80007c6:	23e1      	movs	r3, #225	@ 0xe1
 80007c8:	025b      	lsls	r3, r3, #9
 80007ca:	6073      	str	r3, [r6, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007cc:	230c      	movs	r3, #12
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80007ce:	0029      	movs	r1, r5
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d0:	6173      	str	r3, [r6, #20]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80007d2:	0030      	movs	r0, r6
 80007d4:	002b      	movs	r3, r5
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	60b5      	str	r5, [r6, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d8:	60f5      	str	r5, [r6, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007da:	6135      	str	r5, [r6, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007dc:	61b5      	str	r5, [r6, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007de:	61f5      	str	r5, [r6, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e0:	6235      	str	r5, [r6, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007e2:	6275      	str	r5, [r6, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e4:	62b5      	str	r5, [r6, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80007e6:	f002 f98b 	bl	8002b00 <HAL_RS485Ex_Init>
 80007ea:	1e05      	subs	r5, r0, #0
 80007ec:	d001      	beq.n	80007f2 <main+0x152>
 80007ee:	b672      	cpsid	i
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <main+0x150>
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80007f2:	0002      	movs	r2, r0
 80007f4:	0001      	movs	r1, r0
 80007f6:	201c      	movs	r0, #28
 80007f8:	f000 fbca 	bl	8000f90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007fc:	201c      	movs	r0, #28
 80007fe:	f000 fbf1 	bl	8000fe4 <HAL_NVIC_EnableIRQ>
  load_persistent_data();
 8000802:	f7ff febf 	bl	8000584 <load_persistent_data>
  adc_init();
 8000806:	f7ff fe5d 	bl	80004c4 <adc_init>
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800080a:	003a      	movs	r2, r7
 800080c:	4978      	ldr	r1, [pc, #480]	@ (80009f0 <main+0x350>)
 800080e:	0030      	movs	r0, r6
 8000810:	f002 f948 	bl	8002aa4 <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000814:	20a0      	movs	r0, #160	@ 0xa0
 8000816:	002a      	movs	r2, r5
 8000818:	2140      	movs	r1, #64	@ 0x40
 800081a:	05c0      	lsls	r0, r0, #23
 800081c:	f000 fd94 	bl	8001348 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000820:	20a0      	movs	r0, #160	@ 0xa0
 8000822:	002a      	movs	r2, r5
 8000824:	2180      	movs	r1, #128	@ 0x80
 8000826:	05c0      	lsls	r0, r0, #23
 8000828:	f000 fd8e 	bl	8001348 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800082c:	0029      	movs	r1, r5
 800082e:	0020      	movs	r0, r4
 8000830:	f001 fb54 	bl	8001edc <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000834:	2180      	movs	r1, #128	@ 0x80
 8000836:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 999);
 8000838:	6823      	ldr	r3, [r4, #0]
 800083a:	4a6a      	ldr	r2, [pc, #424]	@ (80009e4 <main+0x344>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800083c:	0049      	lsls	r1, r1, #1
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 999);
 800083e:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000840:	05c0      	lsls	r0, r0, #23
 8000842:	002a      	movs	r2, r5
 8000844:	f000 fd80 	bl	8001348 <HAL_GPIO_WritePin>
  int16_t last_error = 0;
 8000848:	9501      	str	r5, [sp, #4]
  uint32_t last_print = 0;
 800084a:	9502      	str	r5, [sp, #8]
	  	      uint16_t adc_value = read_adc_channel(12);
 800084c:	200c      	movs	r0, #12
 800084e:	f7ff fe4f 	bl	80004f0 <read_adc_channel>
	  	  if(command_int != 0){
 8000852:	4c68      	ldr	r4, [pc, #416]	@ (80009f4 <main+0x354>)
	  	      uint16_t adc_value = read_adc_channel(12);
 8000854:	9000      	str	r0, [sp, #0]
	  	  if(command_int != 0){
 8000856:	7823      	ldrb	r3, [r4, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d063      	beq.n	8000924 <main+0x284>
    uint8_t valid = validate_command(command_buffer, command_int);
 800085c:	7821      	ldrb	r1, [r4, #0]
 800085e:	4d66      	ldr	r5, [pc, #408]	@ (80009f8 <main+0x358>)
 8000860:	b2c9      	uxtb	r1, r1
 8000862:	0028      	movs	r0, r5
 8000864:	f7ff febc 	bl	80005e0 <validate_command>
    if(!valid){
 8000868:	2800      	cmp	r0, #0
 800086a:	d101      	bne.n	8000870 <main+0x1d0>
        command_int = 0;
 800086c:	7020      	strb	r0, [r4, #0]
        continue;
 800086e:	e7ed      	b.n	800084c <main+0x1ac>
    if(command_int >= 21 && command_int <= 28){
 8000870:	7823      	ldrb	r3, [r4, #0]
    uint16_t command_value = 0;
 8000872:	2100      	movs	r1, #0
    if(command_int >= 21 && command_int <= 28){
 8000874:	2b14      	cmp	r3, #20
 8000876:	d916      	bls.n	80008a6 <main+0x206>
 8000878:	7823      	ldrb	r3, [r4, #0]
 800087a:	2b1c      	cmp	r3, #28
 800087c:	d813      	bhi.n	80008a6 <main+0x206>
        command_value = (command_buffer[7]-'0')*1000 +
 800087e:	79e9      	ldrb	r1, [r5, #7]
                        (command_buffer[8]-'0')*100 +
 8000880:	7a28      	ldrb	r0, [r5, #8]
        command_value = (command_buffer[7]-'0')*1000 +
 8000882:	3930      	subs	r1, #48	@ 0x30
                        (command_buffer[9]-'0')*10 +
 8000884:	7a6b      	ldrb	r3, [r5, #9]
                        (command_buffer[10]-'0');
 8000886:	7aaa      	ldrb	r2, [r5, #10]
        command_value = (command_buffer[7]-'0')*1000 +
 8000888:	000d      	movs	r5, r1
 800088a:	21fa      	movs	r1, #250	@ 0xfa
 800088c:	0089      	lsls	r1, r1, #2
 800088e:	4369      	muls	r1, r5
 8000890:	3a30      	subs	r2, #48	@ 0x30
 8000892:	1889      	adds	r1, r1, r2
 8000894:	2264      	movs	r2, #100	@ 0x64
                        (command_buffer[8]-'0')*100 +
 8000896:	3830      	subs	r0, #48	@ 0x30
        command_value = (command_buffer[7]-'0')*1000 +
 8000898:	4342      	muls	r2, r0
 800089a:	1889      	adds	r1, r1, r2
                        (command_buffer[8]-'0')*100 +
 800089c:	220a      	movs	r2, #10
                        (command_buffer[9]-'0')*10 +
 800089e:	3b30      	subs	r3, #48	@ 0x30
                        (command_buffer[8]-'0')*100 +
 80008a0:	4353      	muls	r3, r2
        command_value = (command_buffer[7]-'0')*1000 +
 80008a2:	18c9      	adds	r1, r1, r3
 80008a4:	b289      	uxth	r1, r1
    switch(command_int){
 80008a6:	7820      	ldrb	r0, [r4, #0]
 80008a8:	3801      	subs	r0, #1
 80008aa:	2828      	cmp	r0, #40	@ 0x28
 80008ac:	d837      	bhi.n	800091e <main+0x27e>
 80008ae:	2400      	movs	r4, #0
 80008b0:	4b52      	ldr	r3, [pc, #328]	@ (80009fc <main+0x35c>)
 80008b2:	4a53      	ldr	r2, [pc, #332]	@ (8000a00 <main+0x360>)
 80008b4:	f7ff fc32 	bl	800011c <__gnu_thumb1_case_uhi>
 80008b8:	00750029 	.word	0x00750029
 80008bc:	00330033 	.word	0x00330033
 80008c0:	00330033 	.word	0x00330033
 80008c4:	00330033 	.word	0x00330033
 80008c8:	00330033 	.word	0x00330033
 80008cc:	00330033 	.word	0x00330033
 80008d0:	00330033 	.word	0x00330033
 80008d4:	00330033 	.word	0x00330033
 80008d8:	00330033 	.word	0x00330033
 80008dc:	00330033 	.word	0x00330033
 80008e0:	007b0077 	.word	0x007b0077
 80008e4:	007f007d 	.word	0x007f007d
 80008e8:	00830081 	.word	0x00830081
 80008ec:	00870085 	.word	0x00870085
 80008f0:	008d0089 	.word	0x008d0089
 80008f4:	010900c4 	.word	0x010900c4
 80008f8:	00330033 	.word	0x00330033
 80008fc:	00330033 	.word	0x00330033
 8000900:	00330033 	.word	0x00330033
 8000904:	014e0033 	.word	0x014e0033
 8000908:	0150      	.short	0x0150
        case 1: targetAngle = config.angleOpen; target_hit = 0; last_move_command = HAL_GetTick(); break;
 800090a:	88da      	ldrh	r2, [r3, #6]
        case 2: targetAngle = config.angleClose; target_hit = 0; last_move_command = HAL_GetTick(); break;
 800090c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a04 <main+0x364>)
 800090e:	801a      	strh	r2, [r3, #0]
 8000910:	2200      	movs	r2, #0
 8000912:	4b3d      	ldr	r3, [pc, #244]	@ (8000a08 <main+0x368>)
 8000914:	801a      	strh	r2, [r3, #0]
 8000916:	f000 fb35 	bl	8000f84 <HAL_GetTick>
 800091a:	4b3c      	ldr	r3, [pc, #240]	@ (8000a0c <main+0x36c>)
 800091c:	6018      	str	r0, [r3, #0]
    command_int = 0; // reset command
 800091e:	2200      	movs	r2, #0
 8000920:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <main+0x354>)
 8000922:	701a      	strb	r2, [r3, #0]
	      int16_t error = adc_value - targetAngle;
 8000924:	4b37      	ldr	r3, [pc, #220]	@ (8000a04 <main+0x364>)
 8000926:	881c      	ldrh	r4, [r3, #0]
 8000928:	9b00      	ldr	r3, [sp, #0]
 800092a:	1b1c      	subs	r4, r3, r4
	      uint32_t tick = HAL_GetTick();
 800092c:	f000 fb2a 	bl	8000f84 <HAL_GetTick>
	      if(tick - last_deriv_tick > 5){ // compute derivative every 5 ms
 8000930:	4e37      	ldr	r6, [pc, #220]	@ (8000a10 <main+0x370>)
	      uint32_t tick = HAL_GetTick();
 8000932:	0005      	movs	r5, r0
	      if(tick - last_deriv_tick > 5){ // compute derivative every 5 ms
 8000934:	6833      	ldr	r3, [r6, #0]
	      int16_t error = adc_value - targetAngle;
 8000936:	b224      	sxth	r4, r4
	      if(tick - last_deriv_tick > 5){ // compute derivative every 5 ms
 8000938:	1ac3      	subs	r3, r0, r3
 800093a:	2b05      	cmp	r3, #5
 800093c:	d910      	bls.n	8000960 <main+0x2c0>
	          rolling_delta_error = (rolling_delta_error * (100 - alpha) + delta * alpha) / 100;
 800093e:	2164      	movs	r1, #100	@ 0x64
 8000940:	4b34      	ldr	r3, [pc, #208]	@ (8000a14 <main+0x374>)
 8000942:	4f35      	ldr	r7, [pc, #212]	@ (8000a18 <main+0x378>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	6838      	ldr	r0, [r7, #0]
 8000948:	b25b      	sxtb	r3, r3
 800094a:	1aca      	subs	r2, r1, r3
 800094c:	4350      	muls	r0, r2
	          int32_t delta = (int32_t)(error - last_error);
 800094e:	9a01      	ldr	r2, [sp, #4]
 8000950:	1aa2      	subs	r2, r4, r2
	          rolling_delta_error = (rolling_delta_error * (100 - alpha) + delta * alpha) / 100;
 8000952:	4353      	muls	r3, r2
 8000954:	18c0      	adds	r0, r0, r3
 8000956:	f7ff fc75 	bl	8000244 <__divsi3>
	          last_deriv_tick = tick;
 800095a:	6035      	str	r5, [r6, #0]
	          rolling_delta_error = (rolling_delta_error * (100 - alpha) + delta * alpha) / 100;
 800095c:	6038      	str	r0, [r7, #0]
	          last_error = error;
 800095e:	9401      	str	r4, [sp, #4]
	      if (target_hit == 0) {
 8000960:	4b29      	ldr	r3, [pc, #164]	@ (8000a08 <main+0x368>)
	    	  if (abs(error) > 1000){
 8000962:	17e2      	asrs	r2, r4, #31
	      if (target_hit == 0) {
 8000964:	881b      	ldrh	r3, [r3, #0]
	    	  if (abs(error) > 1000){
 8000966:	18a6      	adds	r6, r4, r2
 8000968:	4056      	eors	r6, r2
	      if (target_hit == 0) {
 800096a:	b218      	sxth	r0, r3
	    	  if (abs(error) > 1000){
 800096c:	b2b6      	uxth	r6, r6
	      if (target_hit == 0) {
 800096e:	2b00      	cmp	r3, #0
 8000970:	d000      	beq.n	8000974 <main+0x2d4>
 8000972:	e190      	b.n	8000c96 <main+0x5f6>
	    	  if (abs(error) > 1000){
 8000974:	21fa      	movs	r1, #250	@ 0xfa
 8000976:	0089      	lsls	r1, r1, #2
 8000978:	428e      	cmp	r6, r1
 800097a:	d800      	bhi.n	800097e <main+0x2de>
 800097c:	e0ef      	b.n	8000b5e <main+0x4be>
	    		  if (adc_value < targetAngle){
 800097e:	4b21      	ldr	r3, [pc, #132]	@ (8000a04 <main+0x364>)
 8000980:	9900      	ldr	r1, [sp, #0]
 8000982:	881a      	ldrh	r2, [r3, #0]
 8000984:	428a      	cmp	r2, r1
 8000986:	d900      	bls.n	800098a <main+0x2ea>
 8000988:	e183      	b.n	8000c92 <main+0x5f2>
	    		  } else  if (adc_value > targetAngle){
 800098a:	881b      	ldrh	r3, [r3, #0]
 800098c:	428b      	cmp	r3, r1
 800098e:	d200      	bcs.n	8000992 <main+0x2f2>
 8000990:	e0f7      	b.n	8000b82 <main+0x4e2>
	      } else if (speed > 999){
 8000992:	23fa      	movs	r3, #250	@ 0xfa
 8000994:	0004      	movs	r4, r0
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	4298      	cmp	r0, r3
 800099a:	da00      	bge.n	800099e <main+0x2fe>
 800099c:	e102      	b.n	8000ba4 <main+0x504>
 800099e:	4c11      	ldr	r4, [pc, #68]	@ (80009e4 <main+0x344>)
 80009a0:	e100      	b.n	8000ba4 <main+0x504>
        case 2: targetAngle = config.angleClose; target_hit = 0; last_move_command = HAL_GetTick(); break;
 80009a2:	891a      	ldrh	r2, [r3, #8]
 80009a4:	e7b2      	b.n	800090c <main+0x26c>
        case 21: update_config_if_changed(&config.angleOpen, command_value); break;
 80009a6:	481d      	ldr	r0, [pc, #116]	@ (8000a1c <main+0x37c>)
        case 22: update_config_if_changed(&config.angleClose, command_value); break;
 80009a8:	f7ff fe10 	bl	80005cc <update_config_if_changed>
 80009ac:	e7b7      	b.n	800091e <main+0x27e>
 80009ae:	481c      	ldr	r0, [pc, #112]	@ (8000a20 <main+0x380>)
 80009b0:	e7fa      	b.n	80009a8 <main+0x308>
        case 23: update_config_if_changed(&config.Kp, command_value); break;
 80009b2:	481c      	ldr	r0, [pc, #112]	@ (8000a24 <main+0x384>)
 80009b4:	e7f8      	b.n	80009a8 <main+0x308>
        case 24: update_config_if_changed(&config.Kd, command_value); break;
 80009b6:	481c      	ldr	r0, [pc, #112]	@ (8000a28 <main+0x388>)
 80009b8:	e7f6      	b.n	80009a8 <main+0x308>
        case 25: update_config_if_changed(&config.errorTol, command_value); break;
 80009ba:	481c      	ldr	r0, [pc, #112]	@ (8000a2c <main+0x38c>)
 80009bc:	e7f4      	b.n	80009a8 <main+0x308>
        case 26: update_config_if_changed(&config.errorTolChange, command_value); break;
 80009be:	481c      	ldr	r0, [pc, #112]	@ (8000a30 <main+0x390>)
 80009c0:	e7f2      	b.n	80009a8 <main+0x308>
        case 27: update_config_if_changed(&config.extraVal, command_value); break;
 80009c2:	481c      	ldr	r0, [pc, #112]	@ (8000a34 <main+0x394>)
 80009c4:	e7f0      	b.n	80009a8 <main+0x308>
        case 28: update_config_if_changed(&config.address, command_value); break;
 80009c6:	481c      	ldr	r0, [pc, #112]	@ (8000a38 <main+0x398>)
 80009c8:	e7ee      	b.n	80009a8 <main+0x308>
        case 29: debug = 1; break;
 80009ca:	2201      	movs	r2, #1
 80009cc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a3c <main+0x39c>)
 80009ce:	701a      	strb	r2, [r3, #0]
 80009d0:	e7a5      	b.n	800091e <main+0x27e>
        case 30: debug = 0; break;
 80009d2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a3c <main+0x39c>)
 80009d4:	701c      	strb	r4, [r3, #0]
 80009d6:	e7a2      	b.n	800091e <main+0x27e>
 80009d8:	40021000 	.word	0x40021000
 80009dc:	2000014c 	.word	0x2000014c
 80009e0:	40000400 	.word	0x40000400
 80009e4:	000003e7 	.word	0x000003e7
 80009e8:	200000b8 	.word	0x200000b8
 80009ec:	40004400 	.word	0x40004400
 80009f0:	200000b6 	.word	0x200000b6
 80009f4:	20000094 	.word	0x20000094
 80009f8:	20000095 	.word	0x20000095
 80009fc:	20000010 	.word	0x20000010
 8000a00:	20000008 	.word	0x20000008
 8000a04:	2000000c 	.word	0x2000000c
 8000a08:	2000000a 	.word	0x2000000a
 8000a0c:	20000088 	.word	0x20000088
 8000a10:	20000084 	.word	0x20000084
 8000a14:	20000009 	.word	0x20000009
 8000a18:	20000090 	.word	0x20000090
 8000a1c:	20000016 	.word	0x20000016
 8000a20:	20000018 	.word	0x20000018
 8000a24:	2000001a 	.word	0x2000001a
 8000a28:	2000001c 	.word	0x2000001c
 8000a2c:	2000001e 	.word	0x2000001e
 8000a30:	20000020 	.word	0x20000020
 8000a34:	20000022 	.word	0x20000022
 8000a38:	20000014 	.word	0x20000014
 8000a3c:	2000008c 	.word	0x2000008c
            for(int i=0;i<8;i++){
 8000a40:	2700      	movs	r7, #0
            uint16_t vals[] = { config.address, config.angleOpen, config.angleClose,
 8000a42:	6859      	ldr	r1, [r3, #4]
 8000a44:	910d      	str	r1, [sp, #52]	@ 0x34
 8000a46:	6899      	ldr	r1, [r3, #8]
 8000a48:	910e      	str	r1, [sp, #56]	@ 0x38
 8000a4a:	68d9      	ldr	r1, [r3, #12]
 8000a4c:	691b      	ldr	r3, [r3, #16]
 8000a4e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8000a50:	9310      	str	r3, [sp, #64]	@ 0x40
 8000a52:	7813      	ldrb	r3, [r2, #0]
                uint16_t val=vals[i];
 8000a54:	007b      	lsls	r3, r7, #1
 8000a56:	aa0d      	add	r2, sp, #52	@ 0x34
 8000a58:	5a9d      	ldrh	r5, [r3, r2]
                if(val==0) buf[pos++]='0';
 8000a5a:	2d00      	cmp	r5, #0
 8000a5c:	d11b      	bne.n	8000a96 <main+0x3f6>
 8000a5e:	2230      	movs	r2, #48	@ 0x30
 8000a60:	2401      	movs	r4, #1
 8000a62:	ab04      	add	r3, sp, #16
 8000a64:	751a      	strb	r2, [r3, #20]
                buf[pos++]=','; HAL_UART_Transmit(&huart2,(uint8_t*)buf,pos,HAL_MAX_DELAY);
 8000a66:	2114      	movs	r1, #20
 8000a68:	232c      	movs	r3, #44	@ 0x2c
 8000a6a:	aa04      	add	r2, sp, #16
 8000a6c:	1852      	adds	r2, r2, r1
 8000a6e:	4daa      	ldr	r5, [pc, #680]	@ (8000d18 <main+0x678>)
 8000a70:	5513      	strb	r3, [r2, r4]
 8000a72:	3401      	adds	r4, #1
 8000a74:	0028      	movs	r0, r5
 8000a76:	b2a2      	uxth	r2, r4
 8000a78:	3b2d      	subs	r3, #45	@ 0x2d
 8000a7a:	a909      	add	r1, sp, #36	@ 0x24
            for(int i=0;i<8;i++){
 8000a7c:	3701      	adds	r7, #1
                buf[pos++]=','; HAL_UART_Transmit(&huart2,(uint8_t*)buf,pos,HAL_MAX_DELAY);
 8000a7e:	f001 fea8 	bl	80027d2 <HAL_UART_Transmit>
            for(int i=0;i<8;i++){
 8000a82:	2f08      	cmp	r7, #8
 8000a84:	d1e6      	bne.n	8000a54 <main+0x3b4>
            HAL_UART_Transmit(&huart2,(uint8_t*)"\r\n",2,HAL_MAX_DELAY);
 8000a86:	2301      	movs	r3, #1
 8000a88:	2202      	movs	r2, #2
 8000a8a:	0028      	movs	r0, r5
 8000a8c:	49a3      	ldr	r1, [pc, #652]	@ (8000d1c <main+0x67c>)
 8000a8e:	425b      	negs	r3, r3
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 50);
 8000a90:	f001 fe9f 	bl	80027d2 <HAL_UART_Transmit>
            break;
 8000a94:	e743      	b.n	800091e <main+0x27e>
 8000a96:	2400      	movs	r4, #0
                    while(val>0){ temp[tpos++]= '0'+(val%10); val/=10; }
 8000a98:	ae06      	add	r6, sp, #24
 8000a9a:	0028      	movs	r0, r5
 8000a9c:	210a      	movs	r1, #10
 8000a9e:	f7ff fbcd 	bl	800023c <__aeabi_uidivmod>
 8000aa2:	3130      	adds	r1, #48	@ 0x30
 8000aa4:	55a1      	strb	r1, [r4, r6]
 8000aa6:	0028      	movs	r0, r5
 8000aa8:	210a      	movs	r1, #10
 8000aaa:	9503      	str	r5, [sp, #12]
 8000aac:	f7ff fb40 	bl	8000130 <__udivsi3>
 8000ab0:	9a03      	ldr	r2, [sp, #12]
 8000ab2:	0023      	movs	r3, r4
 8000ab4:	b285      	uxth	r5, r0
 8000ab6:	3401      	adds	r4, #1
 8000ab8:	2a09      	cmp	r2, #9
 8000aba:	d8ee      	bhi.n	8000a9a <main+0x3fa>
 8000abc:	aa09      	add	r2, sp, #36	@ 0x24
                    for(int j=tpos-1;j>=0;j--) buf[pos++]=temp[j];
 8000abe:	5cf1      	ldrb	r1, [r6, r3]
 8000ac0:	7011      	strb	r1, [r2, #0]
 8000ac2:	3201      	adds	r2, #1
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	d2fa      	bcs.n	8000abe <main+0x41e>
 8000ac8:	e7cd      	b.n	8000a66 <main+0x3c6>
            int32_t range = (int32_t)config.angleOpen - (int32_t)config.angleClose;
 8000aca:	8918      	ldrh	r0, [r3, #8]
 8000acc:	88db      	ldrh	r3, [r3, #6]
            int32_t output_val = percent + 50;
 8000ace:	2532      	movs	r5, #50	@ 0x32
            int32_t range = (int32_t)config.angleOpen - (int32_t)config.angleClose;
 8000ad0:	1a19      	subs	r1, r3, r0
            if (range != 0)
 8000ad2:	4283      	cmp	r3, r0
 8000ad4:	d00c      	beq.n	8000af0 <main+0x450>
            int32_t offset = (int32_t)adc_value - (int32_t)config.angleClose;
 8000ad6:	9b00      	ldr	r3, [sp, #0]
            if (output_val < 0) output_val = 0;
 8000ad8:	2500      	movs	r5, #0
            int32_t offset = (int32_t)adc_value - (int32_t)config.angleClose;
 8000ada:	1a1b      	subs	r3, r3, r0
                percent = (offset * 100) / range;  // 0 = fully closed, 100 = fully open
 8000adc:	2064      	movs	r0, #100	@ 0x64
 8000ade:	4358      	muls	r0, r3
 8000ae0:	f7ff fbb0 	bl	8000244 <__divsi3>
            if (output_val < 0) output_val = 0;
 8000ae4:	3032      	adds	r0, #50	@ 0x32
 8000ae6:	d403      	bmi.n	8000af0 <main+0x450>
            if (output_val > 200) output_val = 200;
 8000ae8:	0005      	movs	r5, r0
 8000aea:	28c8      	cmp	r0, #200	@ 0xc8
 8000aec:	dd00      	ble.n	8000af0 <main+0x450>
 8000aee:	25c8      	movs	r5, #200	@ 0xc8
            msg[len++] = ',';
 8000af0:	262c      	movs	r6, #44	@ 0x2c
            msg[len++] = '{';
 8000af2:	4b8b      	ldr	r3, [pc, #556]	@ (8000d20 <main+0x680>)
 8000af4:	ac0d      	add	r4, sp, #52	@ 0x34
 8000af6:	8023      	strh	r3, [r4, #0]
            uint8_t addr = config.address;
 8000af8:	4b8a      	ldr	r3, [pc, #552]	@ (8000d24 <main+0x684>)
            msg[len++] = ',';
 8000afa:	70a6      	strb	r6, [r4, #2]
            uint8_t addr = config.address;
 8000afc:	791f      	ldrb	r7, [r3, #4]
            msg[len++] = '0' + (addr / 10);
 8000afe:	210a      	movs	r1, #10
 8000b00:	0038      	movs	r0, r7
 8000b02:	f7ff fb15 	bl	8000130 <__udivsi3>
 8000b06:	3030      	adds	r0, #48	@ 0x30
 8000b08:	70e0      	strb	r0, [r4, #3]
            msg[len++] = '0' + (addr % 10);
 8000b0a:	210a      	movs	r1, #10
 8000b0c:	0038      	movs	r0, r7
 8000b0e:	f7ff fb95 	bl	800023c <__aeabi_uidivmod>
 8000b12:	3130      	adds	r1, #48	@ 0x30
 8000b14:	7121      	strb	r1, [r4, #4]
            msg[len++] = '0' + ((val / 100) % 10);
 8000b16:	0028      	movs	r0, r5
 8000b18:	2164      	movs	r1, #100	@ 0x64
            msg[len++] = ',';
 8000b1a:	7166      	strb	r6, [r4, #5]
            msg[len++] = '0' + ((val / 100) % 10);
 8000b1c:	f7ff fb92 	bl	8000244 <__divsi3>
 8000b20:	3030      	adds	r0, #48	@ 0x30
            msg[len++] = '0' + ((val / 10) % 10);
 8000b22:	210a      	movs	r1, #10
            msg[len++] = '0' + ((val / 100) % 10);
 8000b24:	71a0      	strb	r0, [r4, #6]
            msg[len++] = '0' + ((val / 10) % 10);
 8000b26:	0028      	movs	r0, r5
 8000b28:	f7ff fb8c 	bl	8000244 <__divsi3>
 8000b2c:	210a      	movs	r1, #10
 8000b2e:	f7ff fc6f 	bl	8000410 <__aeabi_idivmod>
 8000b32:	3130      	adds	r1, #48	@ 0x30
 8000b34:	71e1      	strb	r1, [r4, #7]
            msg[len++] = '0' + (val % 10);
 8000b36:	0028      	movs	r0, r5
 8000b38:	210a      	movs	r1, #10
 8000b3a:	f7ff fc69 	bl	8000410 <__aeabi_idivmod>
            msg[len++] = '}';
 8000b3e:	237d      	movs	r3, #125	@ 0x7d
 8000b40:	7263      	strb	r3, [r4, #9]
            msg[len++] = '\r';
 8000b42:	4b79      	ldr	r3, [pc, #484]	@ (8000d28 <main+0x688>)
            msg[len++] = '0' + (val % 10);
 8000b44:	3130      	adds	r1, #48	@ 0x30
 8000b46:	7221      	strb	r1, [r4, #8]
            msg[len++] = '\r';
 8000b48:	8163      	strh	r3, [r4, #10]
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, 50);
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	2332      	movs	r3, #50	@ 0x32
 8000b4e:	0021      	movs	r1, r4
 8000b50:	4871      	ldr	r0, [pc, #452]	@ (8000d18 <main+0x678>)
 8000b52:	e79d      	b.n	8000a90 <main+0x3f0>
        case 40: enabled = 0; break;
 8000b54:	7014      	strb	r4, [r2, #0]
 8000b56:	e6e2      	b.n	800091e <main+0x27e>
        case 41: enabled = 1; break;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	7013      	strb	r3, [r2, #0]
 8000b5c:	e6df      	b.n	800091e <main+0x27e>
	    		  speed += (error)* config.Kp * SCALE_PD;
 8000b5e:	4b71      	ldr	r3, [pc, #452]	@ (8000d24 <main+0x684>)
 8000b60:	895a      	ldrh	r2, [r3, #10]
 8000b62:	4354      	muls	r4, r2
	    		  speed += rolling_delta_error * config.Kd * SCALE_PD / 1000;
 8000b64:	899a      	ldrh	r2, [r3, #12]
 8000b66:	4b71      	ldr	r3, [pc, #452]	@ (8000d2c <main+0x68c>)
	    		  speed += (error)* config.Kp * SCALE_PD;
 8000b68:	434c      	muls	r4, r1
	    		  speed += rolling_delta_error * config.Kd * SCALE_PD / 1000;
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4353      	muls	r3, r2
 8000b6e:	18e0      	adds	r0, r4, r3
	      if(speed > 0) speed = speed * 5 / 10 + 500;
 8000b70:	4288      	cmp	r0, r1
 8000b72:	db08      	blt.n	8000b86 <main+0x4e6>
 8000b74:	21fa      	movs	r1, #250	@ 0xfa
 8000b76:	00c9      	lsls	r1, r1, #3
 8000b78:	f7ff fb64 	bl	8000244 <__divsi3>
 8000b7c:	30f5      	adds	r0, #245	@ 0xf5
 8000b7e:	30ff      	adds	r0, #255	@ 0xff
	      if(speed < 0) speed = speed * 5 / 10 - 500;
 8000b80:	e707      	b.n	8000992 <main+0x2f2>
	    			  speed = 1000 * SCALE_PD;
 8000b82:	486b      	ldr	r0, [pc, #428]	@ (8000d30 <main+0x690>)
 8000b84:	e7f6      	b.n	8000b74 <main+0x4d4>
	      speed = speed / SCALE_PD;
 8000b86:	f7ff fb5d 	bl	8000244 <__divsi3>
	      if(speed < 0) speed = speed * 5 / 10 - 500;
 8000b8a:	2800      	cmp	r0, #0
 8000b8c:	d100      	bne.n	8000b90 <main+0x4f0>
 8000b8e:	e700      	b.n	8000992 <main+0x2f2>
 8000b90:	0fc3      	lsrs	r3, r0, #31
 8000b92:	1818      	adds	r0, r3, r0
 8000b94:	1040      	asrs	r0, r0, #1
	      if(speed < -999){
 8000b96:	4b67      	ldr	r3, [pc, #412]	@ (8000d34 <main+0x694>)
	      if(speed < 0) speed = speed * 5 / 10 - 500;
 8000b98:	38f5      	subs	r0, #245	@ 0xf5
 8000b9a:	38ff      	subs	r0, #255	@ 0xff
	    	  speed = -999;
 8000b9c:	001c      	movs	r4, r3
	      if(speed < -999){
 8000b9e:	4298      	cmp	r0, r3
 8000ba0:	db00      	blt.n	8000ba4 <main+0x504>
 8000ba2:	e6f6      	b.n	8000992 <main+0x2f2>
	      if (abs(error) < config.errorTol && rolling_delta_error * 10 < config.errorTolChange){
 8000ba4:	4a5f      	ldr	r2, [pc, #380]	@ (8000d24 <main+0x684>)
 8000ba6:	89d3      	ldrh	r3, [r2, #14]
 8000ba8:	42b3      	cmp	r3, r6
 8000baa:	d90a      	bls.n	8000bc2 <main+0x522>
 8000bac:	210a      	movs	r1, #10
 8000bae:	4b5f      	ldr	r3, [pc, #380]	@ (8000d2c <main+0x68c>)
 8000bb0:	8a12      	ldrh	r2, [r2, #16]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	434b      	muls	r3, r1
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	da03      	bge.n	8000bc2 <main+0x522>
	    	  target_hit = 1;
 8000bba:	2201      	movs	r2, #1
	    	  speed = 0;
 8000bbc:	2400      	movs	r4, #0
	    	  target_hit = 1;
 8000bbe:	4b5e      	ldr	r3, [pc, #376]	@ (8000d38 <main+0x698>)
 8000bc0:	801a      	strh	r2, [r3, #0]
	      if(!enabled){
 8000bc2:	4b5e      	ldr	r3, [pc, #376]	@ (8000d3c <main+0x69c>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d072      	beq.n	8000cb0 <main+0x610>
	      if(speed > 0){
 8000bca:	2c00      	cmp	r4, #0
 8000bcc:	dd65      	ble.n	8000c9a <main+0x5fa>
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000bce:	2180      	movs	r1, #128	@ 0x80
 8000bd0:	20a0      	movs	r0, #160	@ 0xa0
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	0049      	lsls	r1, r1, #1
 8000bd6:	05c0      	lsls	r0, r0, #23
 8000bd8:	f000 fbb6 	bl	8001348 <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000bdc:	2201      	movs	r2, #1
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000bde:	20a0      	movs	r0, #160	@ 0xa0
 8000be0:	2180      	movs	r1, #128	@ 0x80
 8000be2:	05c0      	lsls	r0, r0, #23
 8000be4:	f000 fbb0 	bl	8001348 <HAL_GPIO_WritePin>
	      uint16_t pwm_out = abs(speed);
 8000be8:	17e3      	asrs	r3, r4, #31
 8000bea:	18e4      	adds	r4, r4, r3
 8000bec:	405c      	eors	r4, r3
	      uint32_t dt = tick - last_move_command;
 8000bee:	4b54      	ldr	r3, [pc, #336]	@ (8000d40 <main+0x6a0>)
	      uint16_t pwm_out = abs(speed);
 8000bf0:	b2a6      	uxth	r6, r4
	      uint32_t dt = tick - last_move_command;
 8000bf2:	6818      	ldr	r0, [r3, #0]
	      if (dt < ramp_up_time) {
 8000bf4:	4b53      	ldr	r3, [pc, #332]	@ (8000d44 <main+0x6a4>)
	      uint32_t dt = tick - last_move_command;
 8000bf6:	1a28      	subs	r0, r5, r0
	      if (dt < ramp_up_time) {
 8000bf8:	6819      	ldr	r1, [r3, #0]
 8000bfa:	4281      	cmp	r1, r0
 8000bfc:	d909      	bls.n	8000c12 <main+0x572>
	          if (pwm_out > init_speed) {
 8000bfe:	4b52      	ldr	r3, [pc, #328]	@ (8000d48 <main+0x6a8>)
 8000c00:	881d      	ldrh	r5, [r3, #0]
 8000c02:	42b5      	cmp	r5, r6
 8000c04:	d205      	bcs.n	8000c12 <main+0x572>
	                        ((pwm_out - init_speed) * dt) / ramp_up_time;
 8000c06:	1b64      	subs	r4, r4, r5
 8000c08:	4360      	muls	r0, r4
 8000c0a:	f7ff fa91 	bl	8000130 <__udivsi3>
	              pwm_out = init_speed +
 8000c0e:	182d      	adds	r5, r5, r0
 8000c10:	b2ae      	uxth	r6, r5
	      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, abs(pwm_out));
 8000c12:	4b4e      	ldr	r3, [pc, #312]	@ (8000d4c <main+0x6ac>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	635e      	str	r6, [r3, #52]	@ 0x34
	      if(HAL_GetTick() - last_print > 20 && debug){
 8000c18:	f000 f9b4 	bl	8000f84 <HAL_GetTick>
 8000c1c:	9b02      	ldr	r3, [sp, #8]
 8000c1e:	1ac0      	subs	r0, r0, r3
 8000c20:	2814      	cmp	r0, #20
 8000c22:	d800      	bhi.n	8000c26 <main+0x586>
 8000c24:	e612      	b.n	800084c <main+0x1ac>
 8000c26:	4b4a      	ldr	r3, [pc, #296]	@ (8000d50 <main+0x6b0>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d100      	bne.n	8000c30 <main+0x590>
 8000c2e:	e60d      	b.n	800084c <main+0x1ac>
	          last_print = HAL_GetTick();
 8000c30:	f000 f9a8 	bl	8000f84 <HAL_GetTick>
	          int32_t values[4] = { adc_value, targetAngle, pwm_out, rolling_delta_error * 10 };
 8000c34:	220a      	movs	r2, #10
 8000c36:	9b00      	ldr	r3, [sp, #0]
 8000c38:	960f      	str	r6, [sp, #60]	@ 0x3c
 8000c3a:	930d      	str	r3, [sp, #52]	@ 0x34
 8000c3c:	4b45      	ldr	r3, [pc, #276]	@ (8000d54 <main+0x6b4>)
	          last_print = HAL_GetTick();
 8000c3e:	9002      	str	r0, [sp, #8]
	          int32_t values[4] = { adc_value, targetAngle, pwm_out, rolling_delta_error * 10 };
 8000c40:	881b      	ldrh	r3, [r3, #0]
	                  buf[i++] = '0';
 8000c42:	ae09      	add	r6, sp, #36	@ 0x24
	          int32_t values[4] = { adc_value, targetAngle, pwm_out, rolling_delta_error * 10 };
 8000c44:	930e      	str	r3, [sp, #56]	@ 0x38
 8000c46:	4b39      	ldr	r3, [pc, #228]	@ (8000d2c <main+0x68c>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4353      	muls	r3, r2
 8000c4c:	9310      	str	r3, [sp, #64]	@ 0x40
	          for(int v = 0; v < 4; v++){
 8000c4e:	2300      	movs	r3, #0
 8000c50:	9300      	str	r3, [sp, #0]
	              int32_t val = values[v];
 8000c52:	9b00      	ldr	r3, [sp, #0]
 8000c54:	aa0d      	add	r2, sp, #52	@ 0x34
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	589c      	ldr	r4, [r3, r2]
	              if(val < 0){
 8000c5a:	2c00      	cmp	r4, #0
 8000c5c:	da37      	bge.n	8000cce <main+0x62e>
	                  is_negative = 1;
 8000c5e:	2701      	movs	r7, #1
	              int i = 0;
 8000c60:	2500      	movs	r5, #0
	                  val = -val;
 8000c62:	4264      	negs	r4, r4
	              while(val > 0){
 8000c64:	2c00      	cmp	r4, #0
 8000c66:	d13b      	bne.n	8000ce0 <main+0x640>
 8000c68:	002c      	movs	r4, r5
	              if(is_negative){
 8000c6a:	2f00      	cmp	r7, #0
 8000c6c:	d002      	beq.n	8000c74 <main+0x5d4>
	                  buf[i++] = '-';
 8000c6e:	232d      	movs	r3, #45	@ 0x2d
 8000c70:	3401      	adds	r4, #1
 8000c72:	5573      	strb	r3, [r6, r5]
	                  HAL_UART_Transmit(&huart2, (uint8_t*)&buf[j], 1, HAL_MAX_DELAY);
 8000c74:	2501      	movs	r5, #1
	              for(int j = i-1; j >= 0; j--){
 8000c76:	3c01      	subs	r4, #1
	                  HAL_UART_Transmit(&huart2, (uint8_t*)&buf[j], 1, HAL_MAX_DELAY);
 8000c78:	426d      	negs	r5, r5
	              for(int j = i-1; j >= 0; j--){
 8000c7a:	4827      	ldr	r0, [pc, #156]	@ (8000d18 <main+0x678>)
 8000c7c:	1c63      	adds	r3, r4, #1
 8000c7e:	d13b      	bne.n	8000cf8 <main+0x658>
	              if(v < 3){
 8000c80:	9b00      	ldr	r3, [sp, #0]
 8000c82:	2b03      	cmp	r3, #3
 8000c84:	d13f      	bne.n	8000d06 <main+0x666>
	          HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000c86:	0023      	movs	r3, r4
 8000c88:	2202      	movs	r2, #2
 8000c8a:	4924      	ldr	r1, [pc, #144]	@ (8000d1c <main+0x67c>)
 8000c8c:	f001 fda1 	bl	80027d2 <HAL_UART_Transmit>
 8000c90:	e5dc      	b.n	800084c <main+0x1ac>
	      speed = speed / SCALE_PD;
 8000c92:	4831      	ldr	r0, [pc, #196]	@ (8000d58 <main+0x6b8>)
 8000c94:	e77c      	b.n	8000b90 <main+0x4f0>
 8000c96:	2000      	movs	r0, #0
 8000c98:	e67b      	b.n	8000992 <main+0x2f2>
	      } else if (speed < 0){
 8000c9a:	2c00      	cmp	r4, #0
 8000c9c:	d008      	beq.n	8000cb0 <main+0x610>
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000c9e:	2180      	movs	r1, #128	@ 0x80
 8000ca0:	20a0      	movs	r0, #160	@ 0xa0
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	0049      	lsls	r1, r1, #1
 8000ca6:	05c0      	lsls	r0, r0, #23
 8000ca8:	f000 fb4e 	bl	8001348 <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	e796      	b.n	8000bde <main+0x53e>
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000cb0:	2180      	movs	r1, #128	@ 0x80
 8000cb2:	20a0      	movs	r0, #160	@ 0xa0
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	0049      	lsls	r1, r1, #1
 8000cb8:	05c0      	lsls	r0, r0, #23
 8000cba:	f000 fb45 	bl	8001348 <HAL_GPIO_WritePin>
	    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000cbe:	20a0      	movs	r0, #160	@ 0xa0
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2180      	movs	r1, #128	@ 0x80
 8000cc4:	05c0      	lsls	r0, r0, #23
 8000cc6:	f000 fb3f 	bl	8001348 <HAL_GPIO_WritePin>
 8000cca:	2400      	movs	r4, #0
 8000ccc:	e78c      	b.n	8000be8 <main+0x548>
	              if(val == 0){
 8000cce:	2700      	movs	r7, #0
	              int i = 0;
 8000cd0:	003d      	movs	r5, r7
	              if(val == 0){
 8000cd2:	42bc      	cmp	r4, r7
 8000cd4:	d1c6      	bne.n	8000c64 <main+0x5c4>
	                  buf[i++] = '0';
 8000cd6:	2330      	movs	r3, #48	@ 0x30
 8000cd8:	0027      	movs	r7, r4
 8000cda:	7033      	strb	r3, [r6, #0]
 8000cdc:	3501      	adds	r5, #1
 8000cde:	e7c1      	b.n	8000c64 <main+0x5c4>
	                  buf[i++] = '0' + (val % 10);
 8000ce0:	0020      	movs	r0, r4
 8000ce2:	210a      	movs	r1, #10
 8000ce4:	f7ff fb94 	bl	8000410 <__aeabi_idivmod>
 8000ce8:	3130      	adds	r1, #48	@ 0x30
	                  val /= 10;
 8000cea:	0020      	movs	r0, r4
	                  buf[i++] = '0' + (val % 10);
 8000cec:	55a9      	strb	r1, [r5, r6]
	                  val /= 10;
 8000cee:	210a      	movs	r1, #10
 8000cf0:	f7ff faa8 	bl	8000244 <__divsi3>
 8000cf4:	0004      	movs	r4, r0
 8000cf6:	e7f1      	b.n	8000cdc <main+0x63c>
	                  HAL_UART_Transmit(&huart2, (uint8_t*)&buf[j], 1, HAL_MAX_DELAY);
 8000cf8:	19a1      	adds	r1, r4, r6
 8000cfa:	002b      	movs	r3, r5
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	f001 fd68 	bl	80027d2 <HAL_UART_Transmit>
	              for(int j = i-1; j >= 0; j--){
 8000d02:	3c01      	subs	r4, #1
 8000d04:	e7b9      	b.n	8000c7a <main+0x5da>
	                  HAL_UART_Transmit(&huart2, (uint8_t*)", ", 2, HAL_MAX_DELAY);
 8000d06:	0023      	movs	r3, r4
 8000d08:	2202      	movs	r2, #2
 8000d0a:	4914      	ldr	r1, [pc, #80]	@ (8000d5c <main+0x6bc>)
 8000d0c:	f001 fd61 	bl	80027d2 <HAL_UART_Transmit>
	          for(int v = 0; v < 4; v++){
 8000d10:	9b00      	ldr	r3, [sp, #0]
 8000d12:	3301      	adds	r3, #1
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	e79c      	b.n	8000c52 <main+0x5b2>
 8000d18:	200000b8 	.word	0x200000b8
 8000d1c:	08002c10 	.word	0x08002c10
 8000d20:	0000767b 	.word	0x0000767b
 8000d24:	20000010 	.word	0x20000010
 8000d28:	00000a0d 	.word	0x00000a0d
 8000d2c:	20000090 	.word	0x20000090
 8000d30:	000f4240 	.word	0x000f4240
 8000d34:	fffffc19 	.word	0xfffffc19
 8000d38:	2000000a 	.word	0x2000000a
 8000d3c:	20000008 	.word	0x20000008
 8000d40:	20000088 	.word	0x20000088
 8000d44:	20000004 	.word	0x20000004
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	2000014c 	.word	0x2000014c
 8000d50:	2000008c 	.word	0x2000008c
 8000d54:	2000000c 	.word	0x2000000c
 8000d58:	fffffc18 	.word	0xfffffc18
 8000d5c:	08002c13 	.word	0x08002c13

08000d60 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d60:	2101      	movs	r1, #1
 8000d62:	4b0a      	ldr	r3, [pc, #40]	@ (8000d8c <HAL_MspInit+0x2c>)
{
 8000d64:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d6e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d70:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d72:	9200      	str	r2, [sp, #0]
 8000d74:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d78:	0549      	lsls	r1, r1, #21
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d80:	400b      	ands	r3, r1
 8000d82:	9301      	str	r3, [sp, #4]
 8000d84:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d86:	b002      	add	sp, #8
 8000d88:	4770      	bx	lr
 8000d8a:	46c0      	nop			@ (mov r8, r8)
 8000d8c:	40021000 	.word	0x40021000

08000d90 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM3)
 8000d90:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <HAL_TIM_Base_MspInit+0x20>)
 8000d92:	6802      	ldr	r2, [r0, #0]
{
 8000d94:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM3)
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d108      	bne.n	8000dac <HAL_TIM_Base_MspInit+0x1c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d9a:	2102      	movs	r1, #2
 8000d9c:	4b05      	ldr	r3, [pc, #20]	@ (8000db4 <HAL_TIM_Base_MspInit+0x24>)
 8000d9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000da0:	430a      	orrs	r2, r1
 8000da2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000da6:	400b      	ands	r3, r1
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000dac:	b002      	add	sp, #8
 8000dae:	4770      	bx	lr
 8000db0:	40000400 	.word	0x40000400
 8000db4:	40021000 	.word	0x40021000

08000db8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000db8:	b510      	push	{r4, lr}
 8000dba:	0004      	movs	r4, r0
 8000dbc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbe:	2214      	movs	r2, #20
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	a801      	add	r0, sp, #4
 8000dc4:	f001 fee2 	bl	8002b8c <memset>
  if(htim->Instance==TIM3)
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dfc <HAL_TIM_MspPostInit+0x44>)
 8000dca:	6822      	ldr	r2, [r4, #0]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d112      	bne.n	8000df6 <HAL_TIM_MspPostInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e00 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd6:	6b51      	ldr	r1, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4319      	orrs	r1, r3
 8000ddc:	6351      	str	r1, [r2, #52]	@ 0x34
 8000dde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de0:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de2:	401a      	ands	r2, r3
 8000de4:	9200      	str	r2, [sp, #0]
 8000de6:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000de8:	2240      	movs	r2, #64	@ 0x40
 8000dea:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	3a3e      	subs	r2, #62	@ 0x3e
 8000dee:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000df0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df2:	f000 f9f5 	bl	80011e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000df6:	b006      	add	sp, #24
 8000df8:	bd10      	pop	{r4, pc}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	40000400 	.word	0x40000400
 8000e00:	40021000 	.word	0x40021000

08000e04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e04:	b530      	push	{r4, r5, lr}
 8000e06:	0004      	movs	r4, r0
 8000e08:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0a:	2214      	movs	r2, #20
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	a803      	add	r0, sp, #12
 8000e10:	f001 febc 	bl	8002b8c <memset>
  if(huart->Instance==USART2)
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <HAL_UART_MspInit+0x80>)
 8000e16:	6822      	ldr	r2, [r4, #0]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d130      	bne.n	8000e7e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e1c:	2180      	movs	r1, #128	@ 0x80
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <HAL_UART_MspInit+0x84>)
 8000e20:	0289      	lsls	r1, r1, #10
 8000e22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c

    __HAL_RCC_GPIOC_CLK_ENABLE();
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	2401      	movs	r4, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e26:	430a      	orrs	r2, r1
 8000e28:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    PC14-OSCX_IN (PC14)     ------> USART2_DE
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2502      	movs	r5, #2
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e2e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e30:	2104      	movs	r1, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e32:	9200      	str	r2, [sp, #0]
 8000e34:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e38:	4814      	ldr	r0, [pc, #80]	@ (8000e8c <HAL_UART_MspInit+0x88>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e40:	400a      	ands	r2, r1
 8000e42:	9201      	str	r2, [sp, #4]
 8000e44:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e48:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4a:	4322      	orrs	r2, r4
 8000e4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e52:	4023      	ands	r3, r4
 8000e54:	9302      	str	r3, [sp, #8]
 8000e56:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000e58:	2380      	movs	r3, #128	@ 0x80
 8000e5a:	01db      	lsls	r3, r3, #7
 8000e5c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_USART2;
 8000e5e:	2309      	movs	r3, #9
 8000e60:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e62:	f000 f9bd 	bl	80011e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e66:	230c      	movs	r3, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e68:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e6a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6e:	a903      	add	r1, sp, #12
 8000e70:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000e78:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7a:	f000 f9b1 	bl	80011e0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e7e:	b009      	add	sp, #36	@ 0x24
 8000e80:	bd30      	pop	{r4, r5, pc}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	40004400 	.word	0x40004400
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	50000800 	.word	0x50000800

08000e90 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e90:	e7fe      	b.n	8000e90 <NMI_Handler>

08000e92 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e92:	e7fe      	b.n	8000e92 <HardFault_Handler>

08000e94 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e94:	4770      	bx	lr

08000e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000e96:	4770      	bx	lr

08000e98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e98:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e9a:	f000 f867 	bl	8000f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e9e:	bd10      	pop	{r4, pc}

08000ea0 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ea0:	2280      	movs	r2, #128	@ 0x80
 8000ea2:	4b02      	ldr	r3, [pc, #8]	@ (8000eac <SystemInit+0xc>)
 8000ea4:	0512      	lsls	r2, r2, #20
 8000ea6:	609a      	str	r2, [r3, #8]
#endif
}
 8000ea8:	4770      	bx	lr
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	e000ed00 	.word	0xe000ed00

08000eb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eb0:	480d      	ldr	r0, [pc, #52]	@ (8000ee8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eb2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eb4:	f7ff fff4 	bl	8000ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000eb8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000eba:	e003      	b.n	8000ec4 <LoopCopyDataInit>

08000ebc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000ebe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ec0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000ec2:	3104      	adds	r1, #4

08000ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ec4:	480a      	ldr	r0, [pc, #40]	@ (8000ef0 <LoopForever+0xa>)
  ldr r3, =_edata
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef4 <LoopForever+0xe>)
  adds r2, r0, r1
 8000ec8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000eca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000ecc:	d3f6      	bcc.n	8000ebc <CopyDataInit>
  ldr r2, =_sbss
 8000ece:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <LoopForever+0x12>)
  b LoopFillZerobss
 8000ed0:	e002      	b.n	8000ed8 <LoopFillZerobss>

08000ed2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000ed2:	2300      	movs	r3, #0
  str  r3, [r2]
 8000ed4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed6:	3204      	adds	r2, #4

08000ed8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000ed8:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <LoopForever+0x16>)
  cmp r2, r3
 8000eda:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000edc:	d3f9      	bcc.n	8000ed2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000ede:	f001 fe5d 	bl	8002b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ee2:	f7ff fbdd 	bl	80006a0 <main>

08000ee6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ee6:	e7fe      	b.n	8000ee6 <LoopForever>
  ldr   r0, =_estack
 8000ee8:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000eec:	08002c9c 	.word	0x08002c9c
  ldr r0, =_sdata
 8000ef0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ef4:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8000ef8:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000efc:	200001b4 	.word	0x200001b4

08000f00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f00:	e7fe      	b.n	8000f00 <ADC1_IRQHandler>
	...

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <HAL_InitTick+0x44>)
{
 8000f08:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 8000f0a:	7819      	ldrb	r1, [r3, #0]
 8000f0c:	2900      	cmp	r1, #0
 8000f0e:	d101      	bne.n	8000f14 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f10:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8000f12:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000f14:	20fa      	movs	r0, #250	@ 0xfa
 8000f16:	0080      	lsls	r0, r0, #2
 8000f18:	f7ff f90a 	bl	8000130 <__udivsi3>
 8000f1c:	4c0b      	ldr	r4, [pc, #44]	@ (8000f4c <HAL_InitTick+0x48>)
 8000f1e:	0001      	movs	r1, r0
 8000f20:	6820      	ldr	r0, [r4, #0]
 8000f22:	f7ff f905 	bl	8000130 <__udivsi3>
 8000f26:	f000 f869 	bl	8000ffc <HAL_SYSTICK_Config>
 8000f2a:	1e04      	subs	r4, r0, #0
 8000f2c:	d1f0      	bne.n	8000f10 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2e:	2d03      	cmp	r5, #3
 8000f30:	d8ee      	bhi.n	8000f10 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f32:	0002      	movs	r2, r0
 8000f34:	2001      	movs	r0, #1
 8000f36:	0029      	movs	r1, r5
 8000f38:	4240      	negs	r0, r0
 8000f3a:	f000 f829 	bl	8000f90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f3e:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <HAL_InitTick+0x4c>)
 8000f40:	0020      	movs	r0, r4
 8000f42:	601d      	str	r5, [r3, #0]
  return status;
 8000f44:	e7e5      	b.n	8000f12 <HAL_InitTick+0xe>
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	20000028 	.word	0x20000028
 8000f4c:	20000024 	.word	0x20000024
 8000f50:	2000002c 	.word	0x2000002c

08000f54 <HAL_Init>:
{
 8000f54:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f56:	2003      	movs	r0, #3
 8000f58:	f7ff ffd4 	bl	8000f04 <HAL_InitTick>
 8000f5c:	1e04      	subs	r4, r0, #0
 8000f5e:	d103      	bne.n	8000f68 <HAL_Init+0x14>
    HAL_MspInit();
 8000f60:	f7ff fefe 	bl	8000d60 <HAL_MspInit>
}
 8000f64:	0020      	movs	r0, r4
 8000f66:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f68:	2401      	movs	r4, #1
 8000f6a:	e7fb      	b.n	8000f64 <HAL_Init+0x10>

08000f6c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000f6c:	4a03      	ldr	r2, [pc, #12]	@ (8000f7c <HAL_IncTick+0x10>)
 8000f6e:	4b04      	ldr	r3, [pc, #16]	@ (8000f80 <HAL_IncTick+0x14>)
 8000f70:	6811      	ldr	r1, [r2, #0]
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	185b      	adds	r3, r3, r1
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	4770      	bx	lr
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	20000198 	.word	0x20000198
 8000f80:	20000028 	.word	0x20000028

08000f84 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f84:	4b01      	ldr	r3, [pc, #4]	@ (8000f8c <HAL_GetTick+0x8>)
 8000f86:	6818      	ldr	r0, [r3, #0]
}
 8000f88:	4770      	bx	lr
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	20000198 	.word	0x20000198

08000f90 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f90:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f92:	24ff      	movs	r4, #255	@ 0xff
 8000f94:	2203      	movs	r2, #3
 8000f96:	000b      	movs	r3, r1
 8000f98:	0021      	movs	r1, r4
 8000f9a:	4002      	ands	r2, r0
 8000f9c:	00d2      	lsls	r2, r2, #3
 8000f9e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fa0:	019b      	lsls	r3, r3, #6
 8000fa2:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fa4:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fa6:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8000fa8:	2800      	cmp	r0, #0
 8000faa:	db0a      	blt.n	8000fc2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fac:	24c0      	movs	r4, #192	@ 0xc0
 8000fae:	4a0b      	ldr	r2, [pc, #44]	@ (8000fdc <HAL_NVIC_SetPriority+0x4c>)
 8000fb0:	0880      	lsrs	r0, r0, #2
 8000fb2:	0080      	lsls	r0, r0, #2
 8000fb4:	1880      	adds	r0, r0, r2
 8000fb6:	00a4      	lsls	r4, r4, #2
 8000fb8:	5902      	ldr	r2, [r0, r4]
 8000fba:	400a      	ands	r2, r1
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8000fc0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fc2:	220f      	movs	r2, #15
 8000fc4:	4010      	ands	r0, r2
 8000fc6:	3808      	subs	r0, #8
 8000fc8:	4a05      	ldr	r2, [pc, #20]	@ (8000fe0 <HAL_NVIC_SetPriority+0x50>)
 8000fca:	0880      	lsrs	r0, r0, #2
 8000fcc:	0080      	lsls	r0, r0, #2
 8000fce:	1880      	adds	r0, r0, r2
 8000fd0:	69c2      	ldr	r2, [r0, #28]
 8000fd2:	4011      	ands	r1, r2
 8000fd4:	4319      	orrs	r1, r3
 8000fd6:	61c1      	str	r1, [r0, #28]
 8000fd8:	e7f2      	b.n	8000fc0 <HAL_NVIC_SetPriority+0x30>
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	e000e100 	.word	0xe000e100
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000fe4:	2800      	cmp	r0, #0
 8000fe6:	db05      	blt.n	8000ff4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fe8:	231f      	movs	r3, #31
 8000fea:	4018      	ands	r0, r3
 8000fec:	3b1e      	subs	r3, #30
 8000fee:	4083      	lsls	r3, r0
 8000ff0:	4a01      	ldr	r2, [pc, #4]	@ (8000ff8 <HAL_NVIC_EnableIRQ+0x14>)
 8000ff2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000ff4:	4770      	bx	lr
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	e000e100 	.word	0xe000e100

08000ffc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ffc:	2280      	movs	r2, #128	@ 0x80
 8000ffe:	1e43      	subs	r3, r0, #1
 8001000:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001002:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001004:	4293      	cmp	r3, r2
 8001006:	d20d      	bcs.n	8001024 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001008:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100a:	4a07      	ldr	r2, [pc, #28]	@ (8001028 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800100c:	4807      	ldr	r0, [pc, #28]	@ (800102c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001010:	6a03      	ldr	r3, [r0, #32]
 8001012:	0609      	lsls	r1, r1, #24
 8001014:	021b      	lsls	r3, r3, #8
 8001016:	0a1b      	lsrs	r3, r3, #8
 8001018:	430b      	orrs	r3, r1
 800101a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800101e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001020:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001024:	4770      	bx	lr
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	e000e010 	.word	0xe000e010
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_OK;
 8001030:	2000      	movs	r0, #0

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8001032:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <HAL_FLASH_Unlock+0x18>)
 8001034:	695a      	ldr	r2, [r3, #20]
 8001036:	4282      	cmp	r2, r0
 8001038:	da05      	bge.n	8001046 <HAL_FLASH_Unlock+0x16>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800103a:	4a04      	ldr	r2, [pc, #16]	@ (800104c <HAL_FLASH_Unlock+0x1c>)
 800103c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800103e:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <HAL_FLASH_Unlock+0x20>)
 8001040:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8001042:	6958      	ldr	r0, [r3, #20]
 8001044:	0fc0      	lsrs	r0, r0, #31
      status = HAL_ERROR;
    }
  }

  return status;
}
 8001046:	4770      	bx	lr
 8001048:	40022000 	.word	0x40022000
 800104c:	45670123 	.word	0x45670123
 8001050:	cdef89ab 	.word	0xcdef89ab

08001054 <HAL_FLASH_Lock>:
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  HAL_StatusTypeDef status = HAL_ERROR;

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001054:	2280      	movs	r2, #128	@ 0x80
 8001056:	4b04      	ldr	r3, [pc, #16]	@ (8001068 <HAL_FLASH_Lock+0x14>)
 8001058:	0612      	lsls	r2, r2, #24
 800105a:	6959      	ldr	r1, [r3, #20]
 800105c:	430a      	orrs	r2, r1
 800105e:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8001060:	6958      	ldr	r0, [r3, #20]
 8001062:	43c0      	mvns	r0, r0
  {
    status = HAL_OK;
  }

  return status;
 8001064:	0fc0      	lsrs	r0, r0, #31
}
 8001066:	4770      	bx	lr
 8001068:	40022000 	.word	0x40022000

0800106c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800106c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800106e:	0005      	movs	r5, r0
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;

  /* Wait if any operation is ongoing */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0x00U)
 8001070:	2780      	movs	r7, #128	@ 0x80
  uint32_t timeout = HAL_GetTick() + Timeout;
 8001072:	f7ff ff87 	bl	8000f84 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0x00U)
 8001076:	027f      	lsls	r7, r7, #9
  uint32_t timeout = HAL_GetTick() + Timeout;
 8001078:	1946      	adds	r6, r0, r5
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0x00U)
 800107a:	4c11      	ldr	r4, [pc, #68]	@ (80010c0 <FLASH_WaitForLastOperation+0x54>)
 800107c:	6923      	ldr	r3, [r4, #16]
 800107e:	423b      	tst	r3, r7
 8001080:	d005      	beq.n	800108e <FLASH_WaitForLastOperation+0x22>
  {
    if (HAL_GetTick() >= timeout)
 8001082:	f7ff ff7f 	bl	8000f84 <HAL_GetTick>
 8001086:	42b0      	cmp	r0, r6
 8001088:	d3f7      	bcc.n	800107a <FLASH_WaitForLastOperation+0xe>
    {
      return HAL_TIMEOUT;
 800108a:	2003      	movs	r0, #3
 800108c:	e007      	b.n	800109e <FLASH_WaitForLastOperation+0x32>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_FLAG_SR_ERROR);
 800108e:	6923      	ldr	r3, [r4, #16]
 8001090:	4a0c      	ldr	r2, [pc, #48]	@ (80010c4 <FLASH_WaitForLastOperation+0x58>)
 8001092:	4013      	ands	r3, r2

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8001094:	6123      	str	r3, [r4, #16]

  if (error != 0x00U)
 8001096:	d003      	beq.n	80010a0 <FLASH_WaitForLastOperation+0x34>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;

    return HAL_ERROR;
 8001098:	2001      	movs	r0, #1
    pFlash.ErrorCode = error;
 800109a:	4a0b      	ldr	r2, [pc, #44]	@ (80010c8 <FLASH_WaitForLastOperation+0x5c>)
 800109c:	6053      	str	r3, [r2, #4]
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 800109e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  timeout = HAL_GetTick() + Timeout;
 80010a0:	f7ff ff70 	bl	8000f84 <HAL_GetTick>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY) != 0x00U)
 80010a4:	2680      	movs	r6, #128	@ 0x80
  timeout = HAL_GetTick() + Timeout;
 80010a6:	1945      	adds	r5, r0, r5
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY) != 0x00U)
 80010a8:	02f6      	lsls	r6, r6, #11
 80010aa:	6923      	ldr	r3, [r4, #16]
 80010ac:	0018      	movs	r0, r3
 80010ae:	4030      	ands	r0, r6
 80010b0:	4233      	tst	r3, r6
 80010b2:	d0f4      	beq.n	800109e <FLASH_WaitForLastOperation+0x32>
    if (HAL_GetTick() >= timeout)
 80010b4:	f7ff ff66 	bl	8000f84 <HAL_GetTick>
 80010b8:	42a8      	cmp	r0, r5
 80010ba:	d3f6      	bcc.n	80010aa <FLASH_WaitForLastOperation+0x3e>
 80010bc:	e7e5      	b.n	800108a <FLASH_WaitForLastOperation+0x1e>
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	40022000 	.word	0x40022000
 80010c4:	0000c3fa 	.word	0x0000c3fa
 80010c8:	2000019c 	.word	0x2000019c

080010cc <HAL_FLASH_Program>:
{
 80010cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80010ce:	4e17      	ldr	r6, [pc, #92]	@ (800112c <HAL_FLASH_Program+0x60>)
{
 80010d0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(&pFlash);
 80010d2:	7833      	ldrb	r3, [r6, #0]
{
 80010d4:	0004      	movs	r4, r0
 80010d6:	000d      	movs	r5, r1
  __HAL_LOCK(&pFlash);
 80010d8:	2002      	movs	r0, #2
{
 80010da:	9200      	str	r2, [sp, #0]
  __HAL_LOCK(&pFlash);
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d01e      	beq.n	800111e <HAL_FLASH_Program+0x52>
 80010e0:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010e2:	20fa      	movs	r0, #250	@ 0xfa
  __HAL_LOCK(&pFlash);
 80010e4:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010e6:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010e8:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010ea:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80010ec:	f7ff ffbe 	bl	800106c <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80010f0:	2800      	cmp	r0, #0
 80010f2:	d112      	bne.n	800111a <HAL_FLASH_Program+0x4e>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80010f4:	4f0e      	ldr	r7, [pc, #56]	@ (8001130 <HAL_FLASH_Program+0x64>)
 80010f6:	2c01      	cmp	r4, #1
 80010f8:	d112      	bne.n	8001120 <HAL_FLASH_Program+0x54>
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	4323      	orrs	r3, r4
 80010fe:	617b      	str	r3, [r7, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8001100:	9b00      	ldr	r3, [sp, #0]
 8001102:	602b      	str	r3, [r5, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001104:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8001108:	9b01      	ldr	r3, [sp, #4]
 800110a:	606b      	str	r3, [r5, #4]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800110c:	20fa      	movs	r0, #250	@ 0xfa
 800110e:	0080      	lsls	r0, r0, #2
 8001110:	f7ff ffac 	bl	800106c <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	43a3      	bics	r3, r4
 8001118:	617b      	str	r3, [r7, #20]
  __HAL_UNLOCK(&pFlash);
 800111a:	2300      	movs	r3, #0
 800111c:	7033      	strb	r3, [r6, #0]
}
 800111e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001120:	0028      	movs	r0, r5
 8001122:	9900      	ldr	r1, [sp, #0]
 8001124:	f001 fd6c 	bl	8002c00 <__FLASH_Program_Fast_veneer>
 8001128:	e7f0      	b.n	800110c <HAL_FLASH_Program+0x40>
 800112a:	46c0      	nop			@ (mov r8, r8)
 800112c:	2000019c 	.word	0x2000019c
 8001130:	40022000 	.word	0x40022000

08001134 <FLASH_PageErase>:

  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8001134:	2178      	movs	r1, #120	@ 0x78
 8001136:	4a04      	ldr	r2, [pc, #16]	@ (8001148 <FLASH_PageErase+0x14>)

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8001138:	00c0      	lsls	r0, r0, #3
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800113a:	6953      	ldr	r3, [r2, #20]
 800113c:	438b      	bics	r3, r1
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800113e:	4318      	orrs	r0, r3
 8001140:	4b02      	ldr	r3, [pc, #8]	@ (800114c <FLASH_PageErase+0x18>)
 8001142:	4303      	orrs	r3, r0
 8001144:	6153      	str	r3, [r2, #20]
}
 8001146:	4770      	bx	lr
 8001148:	40022000 	.word	0x40022000
 800114c:	00010002 	.word	0x00010002

08001150 <HAL_FLASHEx_Erase>:
{
 8001150:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8001152:	4f20      	ldr	r7, [pc, #128]	@ (80011d4 <HAL_FLASHEx_Erase+0x84>)
{
 8001154:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 8001156:	783b      	ldrb	r3, [r7, #0]
 8001158:	2402      	movs	r4, #2
{
 800115a:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(&pFlash);
 800115c:	2b01      	cmp	r3, #1
 800115e:	d018      	beq.n	8001192 <HAL_FLASHEx_Erase+0x42>
 8001160:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001162:	20fa      	movs	r0, #250	@ 0xfa
  __HAL_LOCK(&pFlash);
 8001164:	703b      	strb	r3, [r7, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001166:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001168:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800116a:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800116c:	f7ff ff7e 	bl	800106c <FLASH_WaitForLastOperation>
 8001170:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 8001172:	d10c      	bne.n	800118e <HAL_FLASHEx_Erase+0x3e>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8001174:	682b      	ldr	r3, [r5, #0]
 8001176:	2b04      	cmp	r3, #4
 8001178:	d10d      	bne.n	8001196 <HAL_FLASHEx_Erase+0x46>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800117a:	20fa      	movs	r0, #250	@ 0xfa
  FLASH->CR |= (FLASH_CR_STRT | FLASH_CR_MER1);
 800117c:	4a16      	ldr	r2, [pc, #88]	@ (80011d8 <HAL_FLASHEx_Erase+0x88>)
 800117e:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <HAL_FLASHEx_Erase+0x8c>)
 8001180:	6951      	ldr	r1, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001182:	0080      	lsls	r0, r0, #2
  FLASH->CR |= (FLASH_CR_STRT | FLASH_CR_MER1);
 8001184:	430b      	orrs	r3, r1
 8001186:	6153      	str	r3, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001188:	f7ff ff70 	bl	800106c <FLASH_WaitForLastOperation>
 800118c:	0004      	movs	r4, r0
  __HAL_UNLOCK(&pFlash);
 800118e:	2300      	movs	r3, #0
 8001190:	703b      	strb	r3, [r7, #0]
}
 8001192:	0020      	movs	r0, r4
 8001194:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      *PageError = 0xFFFFFFFFU;
 8001196:	2301      	movs	r3, #1
 8001198:	9a01      	ldr	r2, [sp, #4]
 800119a:	425b      	negs	r3, r3
 800119c:	6013      	str	r3, [r2, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800119e:	686e      	ldr	r6, [r5, #4]
 80011a0:	686b      	ldr	r3, [r5, #4]
 80011a2:	68aa      	ldr	r2, [r5, #8]
 80011a4:	189b      	adds	r3, r3, r2
 80011a6:	42b3      	cmp	r3, r6
 80011a8:	d90b      	bls.n	80011c2 <HAL_FLASHEx_Erase+0x72>
        FLASH_PageErase(index);
 80011aa:	0030      	movs	r0, r6
 80011ac:	f7ff ffc2 	bl	8001134 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80011b0:	20fa      	movs	r0, #250	@ 0xfa
 80011b2:	0080      	lsls	r0, r0, #2
 80011b4:	f7ff ff5a 	bl	800106c <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80011b8:	2800      	cmp	r0, #0
 80011ba:	d008      	beq.n	80011ce <HAL_FLASHEx_Erase+0x7e>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80011bc:	0004      	movs	r4, r0
          *PageError = index;
 80011be:	9b01      	ldr	r3, [sp, #4]
 80011c0:	601e      	str	r6, [r3, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80011c2:	2102      	movs	r1, #2
 80011c4:	4a04      	ldr	r2, [pc, #16]	@ (80011d8 <HAL_FLASHEx_Erase+0x88>)
 80011c6:	6953      	ldr	r3, [r2, #20]
 80011c8:	438b      	bics	r3, r1
 80011ca:	6153      	str	r3, [r2, #20]
 80011cc:	e7df      	b.n	800118e <HAL_FLASHEx_Erase+0x3e>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80011ce:	3601      	adds	r6, #1
 80011d0:	e7e6      	b.n	80011a0 <HAL_FLASHEx_Erase+0x50>
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	2000019c 	.word	0x2000019c
 80011d8:	40022000 	.word	0x40022000
 80011dc:	00010004 	.word	0x00010004

080011e0 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80011e0:	2300      	movs	r3, #0
 80011e2:	469c      	mov	ip, r3
{
 80011e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011e6:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80011e8:	680b      	ldr	r3, [r1, #0]
 80011ea:	4664      	mov	r4, ip
 80011ec:	001a      	movs	r2, r3
 80011ee:	40e2      	lsrs	r2, r4
 80011f0:	d101      	bne.n	80011f6 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 80011f2:	b005      	add	sp, #20
 80011f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80011f6:	4662      	mov	r2, ip
 80011f8:	2601      	movs	r6, #1
 80011fa:	4096      	lsls	r6, r2
 80011fc:	001a      	movs	r2, r3
 80011fe:	4032      	ands	r2, r6
 8001200:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 8001202:	4233      	tst	r3, r6
 8001204:	d100      	bne.n	8001208 <HAL_GPIO_Init+0x28>
 8001206:	e080      	b.n	800130a <HAL_GPIO_Init+0x12a>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001208:	684f      	ldr	r7, [r1, #4]
 800120a:	2310      	movs	r3, #16
 800120c:	003d      	movs	r5, r7
 800120e:	439d      	bics	r5, r3
 8001210:	9503      	str	r5, [sp, #12]
 8001212:	2d02      	cmp	r5, #2
 8001214:	d114      	bne.n	8001240 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 8001216:	4663      	mov	r3, ip
 8001218:	08da      	lsrs	r2, r3, #3
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	1882      	adds	r2, r0, r2
 800121e:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001220:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 8001222:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001224:	4663      	mov	r3, ip
 8001226:	401c      	ands	r4, r3
 8001228:	230f      	movs	r3, #15
 800122a:	00a4      	lsls	r4, r4, #2
 800122c:	40a3      	lsls	r3, r4
 800122e:	439d      	bics	r5, r3
 8001230:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001232:	250f      	movs	r5, #15
 8001234:	690b      	ldr	r3, [r1, #16]
 8001236:	402b      	ands	r3, r5
 8001238:	40a3      	lsls	r3, r4
 800123a:	9c02      	ldr	r4, [sp, #8]
 800123c:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 800123e:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 8001240:	4663      	mov	r3, ip
 8001242:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001244:	2303      	movs	r3, #3
 8001246:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 8001248:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800124a:	43dd      	mvns	r5, r3
 800124c:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800124e:	2303      	movs	r3, #3
 8001250:	403b      	ands	r3, r7
 8001252:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001254:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001256:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001258:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800125a:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 800125c:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800125e:	2d01      	cmp	r5, #1
 8001260:	d956      	bls.n	8001310 <HAL_GPIO_Init+0x130>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001262:	2f03      	cmp	r7, #3
 8001264:	d051      	beq.n	800130a <HAL_GPIO_Init+0x12a>
        tmp = GPIOx->PUPDR;
 8001266:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001268:	9b02      	ldr	r3, [sp, #8]
 800126a:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800126c:	688b      	ldr	r3, [r1, #8]
 800126e:	4093      	lsls	r3, r2
 8001270:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8001272:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001274:	2380      	movs	r3, #128	@ 0x80
 8001276:	055b      	lsls	r3, r3, #21
 8001278:	421f      	tst	r7, r3
 800127a:	d046      	beq.n	800130a <HAL_GPIO_Init+0x12a>
        tmp = EXTI->EXTICR[position >> 2U];
 800127c:	4663      	mov	r3, ip
 800127e:	089a      	lsrs	r2, r3, #2
 8001280:	4b2b      	ldr	r3, [pc, #172]	@ (8001330 <HAL_GPIO_Init+0x150>)
 8001282:	0092      	lsls	r2, r2, #2
 8001284:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001286:	2403      	movs	r4, #3
 8001288:	4663      	mov	r3, ip
 800128a:	401c      	ands	r4, r3
 800128c:	230f      	movs	r3, #15
 800128e:	00e4      	lsls	r4, r4, #3
 8001290:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001292:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8001294:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001296:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001298:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800129a:	2300      	movs	r3, #0
 800129c:	42b0      	cmp	r0, r6
 800129e:	d00c      	beq.n	80012ba <HAL_GPIO_Init+0xda>
 80012a0:	4e24      	ldr	r6, [pc, #144]	@ (8001334 <HAL_GPIO_Init+0x154>)
 80012a2:	3301      	adds	r3, #1
 80012a4:	42b0      	cmp	r0, r6
 80012a6:	d008      	beq.n	80012ba <HAL_GPIO_Init+0xda>
 80012a8:	4e23      	ldr	r6, [pc, #140]	@ (8001338 <HAL_GPIO_Init+0x158>)
 80012aa:	3301      	adds	r3, #1
 80012ac:	42b0      	cmp	r0, r6
 80012ae:	d004      	beq.n	80012ba <HAL_GPIO_Init+0xda>
 80012b0:	4b22      	ldr	r3, [pc, #136]	@ (800133c <HAL_GPIO_Init+0x15c>)
 80012b2:	18c3      	adds	r3, r0, r3
 80012b4:	1e5e      	subs	r6, r3, #1
 80012b6:	41b3      	sbcs	r3, r6
 80012b8:	3305      	adds	r3, #5
 80012ba:	40a3      	lsls	r3, r4
 80012bc:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 80012be:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 80012c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001340 <HAL_GPIO_Init+0x160>)
        tmp &= ~((uint32_t)iocurrent);
 80012c2:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 80012c4:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 80012c6:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 80012c8:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 80012ca:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012cc:	03fe      	lsls	r6, r7, #15
 80012ce:	d401      	bmi.n	80012d4 <HAL_GPIO_Init+0xf4>
        tmp &= ~((uint32_t)iocurrent);
 80012d0:	002c      	movs	r4, r5
 80012d2:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 80012d4:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 80012d6:	4c1b      	ldr	r4, [pc, #108]	@ (8001344 <HAL_GPIO_Init+0x164>)
          tmp |= iocurrent;
 80012d8:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 80012da:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 80012dc:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012de:	03be      	lsls	r6, r7, #14
 80012e0:	d401      	bmi.n	80012e6 <HAL_GPIO_Init+0x106>
        tmp &= ~((uint32_t)iocurrent);
 80012e2:	4013      	ands	r3, r2
 80012e4:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <HAL_GPIO_Init+0x150>)
 80012e8:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 80012ea:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 80012ec:	9c01      	ldr	r4, [sp, #4]
 80012ee:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012f0:	02fe      	lsls	r6, r7, #11
 80012f2:	d401      	bmi.n	80012f8 <HAL_GPIO_Init+0x118>
        tmp &= ~((uint32_t)iocurrent);
 80012f4:	002c      	movs	r4, r5
 80012f6:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 80012f8:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 80012fa:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 80012fc:	9d01      	ldr	r5, [sp, #4]
 80012fe:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001300:	02bf      	lsls	r7, r7, #10
 8001302:	d401      	bmi.n	8001308 <HAL_GPIO_Init+0x128>
        tmp &= ~((uint32_t)iocurrent);
 8001304:	4014      	ands	r4, r2
 8001306:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8001308:	605d      	str	r5, [r3, #4]
    position++;
 800130a:	2301      	movs	r3, #1
 800130c:	449c      	add	ip, r3
 800130e:	e76b      	b.n	80011e8 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8001310:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001312:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001314:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001316:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001318:	68cb      	ldr	r3, [r1, #12]
 800131a:	4093      	lsls	r3, r2
 800131c:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 800131e:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001320:	093b      	lsrs	r3, r7, #4
 8001322:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8001324:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001326:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001328:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 800132a:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800132c:	e79b      	b.n	8001266 <HAL_GPIO_Init+0x86>
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	40021800 	.word	0x40021800
 8001334:	50000400 	.word	0x50000400
 8001338:	50000800 	.word	0x50000800
 800133c:	afffec00 	.word	0xafffec00
 8001340:	40021804 	.word	0x40021804
 8001344:	40021808 	.word	0x40021808

08001348 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001348:	2a00      	cmp	r2, #0
 800134a:	d001      	beq.n	8001350 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800134c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800134e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001350:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001352:	e7fc      	b.n	800134e <HAL_GPIO_WritePin+0x6>

08001354 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001356:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001358:	d101      	bne.n	800135e <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 800135a:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 800135c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800135e:	6803      	ldr	r3, [r0, #0]
 8001360:	07db      	lsls	r3, r3, #31
 8001362:	d40d      	bmi.n	8001380 <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001364:	682b      	ldr	r3, [r5, #0]
 8001366:	079b      	lsls	r3, r3, #30
 8001368:	d44f      	bmi.n	800140a <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800136a:	682b      	ldr	r3, [r5, #0]
 800136c:	071b      	lsls	r3, r3, #28
 800136e:	d500      	bpl.n	8001372 <HAL_RCC_OscConfig+0x1e>
 8001370:	e0a4      	b.n	80014bc <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001372:	2204      	movs	r2, #4
 8001374:	682b      	ldr	r3, [r5, #0]
 8001376:	4213      	tst	r3, r2
 8001378:	d000      	beq.n	800137c <HAL_RCC_OscConfig+0x28>
 800137a:	e0cf      	b.n	800151c <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 800137c:	2000      	movs	r0, #0
 800137e:	e7ed      	b.n	800135c <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001380:	2138      	movs	r1, #56	@ 0x38
 8001382:	4c85      	ldr	r4, [pc, #532]	@ (8001598 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001384:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001386:	68a2      	ldr	r2, [r4, #8]
 8001388:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800138a:	2a08      	cmp	r2, #8
 800138c:	d102      	bne.n	8001394 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1e8      	bne.n	8001364 <HAL_RCC_OscConfig+0x10>
 8001392:	e7e2      	b.n	800135a <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001394:	2280      	movs	r2, #128	@ 0x80
 8001396:	0252      	lsls	r2, r2, #9
 8001398:	4293      	cmp	r3, r2
 800139a:	d111      	bne.n	80013c0 <HAL_RCC_OscConfig+0x6c>
 800139c:	6822      	ldr	r2, [r4, #0]
 800139e:	4313      	orrs	r3, r2
 80013a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80013a2:	f7ff fdef 	bl	8000f84 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013a6:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80013a8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013aa:	02bf      	lsls	r7, r7, #10
 80013ac:	6823      	ldr	r3, [r4, #0]
 80013ae:	423b      	tst	r3, r7
 80013b0:	d1d8      	bne.n	8001364 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80013b2:	f7ff fde7 	bl	8000f84 <HAL_GetTick>
 80013b6:	1b80      	subs	r0, r0, r6
 80013b8:	2864      	cmp	r0, #100	@ 0x64
 80013ba:	d9f7      	bls.n	80013ac <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 80013bc:	2003      	movs	r0, #3
 80013be:	e7cd      	b.n	800135c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c0:	21a0      	movs	r1, #160	@ 0xa0
 80013c2:	02c9      	lsls	r1, r1, #11
 80013c4:	428b      	cmp	r3, r1
 80013c6:	d108      	bne.n	80013da <HAL_RCC_OscConfig+0x86>
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	6821      	ldr	r1, [r4, #0]
 80013cc:	02db      	lsls	r3, r3, #11
 80013ce:	430b      	orrs	r3, r1
 80013d0:	6023      	str	r3, [r4, #0]
 80013d2:	6823      	ldr	r3, [r4, #0]
 80013d4:	431a      	orrs	r2, r3
 80013d6:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013d8:	e7e3      	b.n	80013a2 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013da:	6822      	ldr	r2, [r4, #0]
 80013dc:	496f      	ldr	r1, [pc, #444]	@ (800159c <HAL_RCC_OscConfig+0x248>)
 80013de:	400a      	ands	r2, r1
 80013e0:	6022      	str	r2, [r4, #0]
 80013e2:	6822      	ldr	r2, [r4, #0]
 80013e4:	496e      	ldr	r1, [pc, #440]	@ (80015a0 <HAL_RCC_OscConfig+0x24c>)
 80013e6:	400a      	ands	r2, r1
 80013e8:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1d9      	bne.n	80013a2 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 80013ee:	f7ff fdc9 	bl	8000f84 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013f2:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80013f4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013f6:	02bf      	lsls	r7, r7, #10
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	423b      	tst	r3, r7
 80013fc:	d0b2      	beq.n	8001364 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80013fe:	f7ff fdc1 	bl	8000f84 <HAL_GetTick>
 8001402:	1b80      	subs	r0, r0, r6
 8001404:	2864      	cmp	r0, #100	@ 0x64
 8001406:	d9f7      	bls.n	80013f8 <HAL_RCC_OscConfig+0xa4>
 8001408:	e7d8      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800140a:	2238      	movs	r2, #56	@ 0x38
 800140c:	4c62      	ldr	r4, [pc, #392]	@ (8001598 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800140e:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001410:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001412:	4211      	tst	r1, r2
 8001414:	d11c      	bne.n	8001450 <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001416:	2b00      	cmp	r3, #0
 8001418:	d09f      	beq.n	800135a <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141a:	6862      	ldr	r2, [r4, #4]
 800141c:	696b      	ldr	r3, [r5, #20]
 800141e:	4961      	ldr	r1, [pc, #388]	@ (80015a4 <HAL_RCC_OscConfig+0x250>)
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	400a      	ands	r2, r1
 8001424:	4313      	orrs	r3, r2
 8001426:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	4a5f      	ldr	r2, [pc, #380]	@ (80015a8 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800142c:	495f      	ldr	r1, [pc, #380]	@ (80015ac <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800142e:	4013      	ands	r3, r2
 8001430:	692a      	ldr	r2, [r5, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	4a5d      	ldr	r2, [pc, #372]	@ (80015b0 <HAL_RCC_OscConfig+0x25c>)
 800143a:	049b      	lsls	r3, r3, #18
 800143c:	0f5b      	lsrs	r3, r3, #29
 800143e:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001440:	4b5c      	ldr	r3, [pc, #368]	@ (80015b4 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001442:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001444:	6818      	ldr	r0, [r3, #0]
 8001446:	f7ff fd5d 	bl	8000f04 <HAL_InitTick>
 800144a:	2800      	cmp	r0, #0
 800144c:	d08d      	beq.n	800136a <HAL_RCC_OscConfig+0x16>
 800144e:	e784      	b.n	800135a <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001450:	2b00      	cmp	r3, #0
 8001452:	d020      	beq.n	8001496 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001454:	6823      	ldr	r3, [r4, #0]
 8001456:	4a54      	ldr	r2, [pc, #336]	@ (80015a8 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001458:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800145a:	4013      	ands	r3, r2
 800145c:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800145e:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001460:	4313      	orrs	r3, r2
 8001462:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8001464:	2380      	movs	r3, #128	@ 0x80
 8001466:	6822      	ldr	r2, [r4, #0]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4313      	orrs	r3, r2
 800146c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800146e:	f7ff fd89 	bl	8000f84 <HAL_GetTick>
 8001472:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001474:	6823      	ldr	r3, [r4, #0]
 8001476:	423b      	tst	r3, r7
 8001478:	d007      	beq.n	800148a <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147a:	6862      	ldr	r2, [r4, #4]
 800147c:	696b      	ldr	r3, [r5, #20]
 800147e:	4949      	ldr	r1, [pc, #292]	@ (80015a4 <HAL_RCC_OscConfig+0x250>)
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	400a      	ands	r2, r1
 8001484:	4313      	orrs	r3, r2
 8001486:	6063      	str	r3, [r4, #4]
 8001488:	e76f      	b.n	800136a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800148a:	f7ff fd7b 	bl	8000f84 <HAL_GetTick>
 800148e:	1b80      	subs	r0, r0, r6
 8001490:	2802      	cmp	r0, #2
 8001492:	d9ef      	bls.n	8001474 <HAL_RCC_OscConfig+0x120>
 8001494:	e792      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8001496:	6823      	ldr	r3, [r4, #0]
 8001498:	4a47      	ldr	r2, [pc, #284]	@ (80015b8 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800149a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 800149c:	4013      	ands	r3, r2
 800149e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80014a0:	f7ff fd70 	bl	8000f84 <HAL_GetTick>
 80014a4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014a6:	00ff      	lsls	r7, r7, #3
 80014a8:	6823      	ldr	r3, [r4, #0]
 80014aa:	423b      	tst	r3, r7
 80014ac:	d100      	bne.n	80014b0 <HAL_RCC_OscConfig+0x15c>
 80014ae:	e75c      	b.n	800136a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80014b0:	f7ff fd68 	bl	8000f84 <HAL_GetTick>
 80014b4:	1b80      	subs	r0, r0, r6
 80014b6:	2802      	cmp	r0, #2
 80014b8:	d9f6      	bls.n	80014a8 <HAL_RCC_OscConfig+0x154>
 80014ba:	e77f      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80014bc:	2138      	movs	r1, #56	@ 0x38
 80014be:	4c36      	ldr	r4, [pc, #216]	@ (8001598 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80014c0:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80014c2:	68a3      	ldr	r3, [r4, #8]
 80014c4:	400b      	ands	r3, r1
 80014c6:	2b18      	cmp	r3, #24
 80014c8:	d103      	bne.n	80014d2 <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80014ca:	2a00      	cmp	r2, #0
 80014cc:	d000      	beq.n	80014d0 <HAL_RCC_OscConfig+0x17c>
 80014ce:	e750      	b.n	8001372 <HAL_RCC_OscConfig+0x1e>
 80014d0:	e743      	b.n	800135a <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014d2:	2301      	movs	r3, #1
 80014d4:	2a00      	cmp	r2, #0
 80014d6:	d010      	beq.n	80014fa <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 80014d8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80014da:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80014dc:	4313      	orrs	r3, r2
 80014de:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80014e0:	f7ff fd50 	bl	8000f84 <HAL_GetTick>
 80014e4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80014e6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80014e8:	423b      	tst	r3, r7
 80014ea:	d000      	beq.n	80014ee <HAL_RCC_OscConfig+0x19a>
 80014ec:	e741      	b.n	8001372 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80014ee:	f7ff fd49 	bl	8000f84 <HAL_GetTick>
 80014f2:	1b80      	subs	r0, r0, r6
 80014f4:	2802      	cmp	r0, #2
 80014f6:	d9f6      	bls.n	80014e6 <HAL_RCC_OscConfig+0x192>
 80014f8:	e760      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 80014fa:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80014fc:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 80014fe:	439a      	bics	r2, r3
 8001500:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001502:	f7ff fd3f 	bl	8000f84 <HAL_GetTick>
 8001506:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001508:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800150a:	423b      	tst	r3, r7
 800150c:	d100      	bne.n	8001510 <HAL_RCC_OscConfig+0x1bc>
 800150e:	e730      	b.n	8001372 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001510:	f7ff fd38 	bl	8000f84 <HAL_GetTick>
 8001514:	1b80      	subs	r0, r0, r6
 8001516:	2802      	cmp	r0, #2
 8001518:	d9f6      	bls.n	8001508 <HAL_RCC_OscConfig+0x1b4>
 800151a:	e74f      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800151c:	2138      	movs	r1, #56	@ 0x38
 800151e:	4c1e      	ldr	r4, [pc, #120]	@ (8001598 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001520:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001522:	68a3      	ldr	r3, [r4, #8]
 8001524:	400b      	ands	r3, r1
 8001526:	2b20      	cmp	r3, #32
 8001528:	d103      	bne.n	8001532 <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800152a:	4243      	negs	r3, r0
 800152c:	4158      	adcs	r0, r3
 800152e:	b2c0      	uxtb	r0, r0
 8001530:	e714      	b.n	800135c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001532:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001534:	2801      	cmp	r0, #1
 8001536:	d110      	bne.n	800155a <HAL_RCC_OscConfig+0x206>
 8001538:	4303      	orrs	r3, r0
 800153a:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 800153c:	f7ff fd22 	bl	8000f84 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001540:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8001542:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001544:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001546:	4233      	tst	r3, r6
 8001548:	d000      	beq.n	800154c <HAL_RCC_OscConfig+0x1f8>
 800154a:	e717      	b.n	800137c <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800154c:	f7ff fd1a 	bl	8000f84 <HAL_GetTick>
 8001550:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <HAL_RCC_OscConfig+0x268>)
 8001552:	1b40      	subs	r0, r0, r5
 8001554:	4298      	cmp	r0, r3
 8001556:	d9f5      	bls.n	8001544 <HAL_RCC_OscConfig+0x1f0>
 8001558:	e730      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800155a:	2805      	cmp	r0, #5
 800155c:	d105      	bne.n	800156a <HAL_RCC_OscConfig+0x216>
 800155e:	4313      	orrs	r3, r2
 8001560:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8001562:	2301      	movs	r3, #1
 8001564:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001566:	4313      	orrs	r3, r2
 8001568:	e7e7      	b.n	800153a <HAL_RCC_OscConfig+0x1e6>
 800156a:	2101      	movs	r1, #1
 800156c:	438b      	bics	r3, r1
 800156e:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8001570:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001572:	4393      	bics	r3, r2
 8001574:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001576:	2800      	cmp	r0, #0
 8001578:	d1e0      	bne.n	800153c <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 800157a:	f7ff fd03 	bl	8000f84 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800157e:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 8001580:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001582:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001584:	4233      	tst	r3, r6
 8001586:	d100      	bne.n	800158a <HAL_RCC_OscConfig+0x236>
 8001588:	e6f8      	b.n	800137c <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800158a:	f7ff fcfb 	bl	8000f84 <HAL_GetTick>
 800158e:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <HAL_RCC_OscConfig+0x268>)
 8001590:	1b40      	subs	r0, r0, r5
 8001592:	4298      	cmp	r0, r3
 8001594:	d9f5      	bls.n	8001582 <HAL_RCC_OscConfig+0x22e>
 8001596:	e711      	b.n	80013bc <HAL_RCC_OscConfig+0x68>
 8001598:	40021000 	.word	0x40021000
 800159c:	fffeffff 	.word	0xfffeffff
 80015a0:	fffbffff 	.word	0xfffbffff
 80015a4:	ffff80ff 	.word	0xffff80ff
 80015a8:	ffffc7ff 	.word	0xffffc7ff
 80015ac:	20000024 	.word	0x20000024
 80015b0:	02dc6c00 	.word	0x02dc6c00
 80015b4:	2000002c 	.word	0x2000002c
 80015b8:	fffffeff 	.word	0xfffffeff
 80015bc:	00001388 	.word	0x00001388

080015c0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80015c0:	2238      	movs	r2, #56	@ 0x38
 80015c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x40>)
 80015c4:	6899      	ldr	r1, [r3, #8]
 80015c6:	4211      	tst	r1, r2
 80015c8:	d105      	bne.n	80015d6 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80015ca:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80015cc:	480d      	ldr	r0, [pc, #52]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80015ce:	049b      	lsls	r3, r3, #18
 80015d0:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80015d2:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 80015d4:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80015d6:	6899      	ldr	r1, [r3, #8]
 80015d8:	4011      	ands	r1, r2
 80015da:	2908      	cmp	r1, #8
 80015dc:	d00b      	beq.n	80015f6 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80015de:	6899      	ldr	r1, [r3, #8]
 80015e0:	4011      	ands	r1, r2
 80015e2:	2920      	cmp	r1, #32
 80015e4:	d009      	beq.n	80015fa <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80015e6:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 80015e8:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b18      	cmp	r3, #24
 80015ee:	d1f1      	bne.n	80015d4 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 80015f0:	20fa      	movs	r0, #250	@ 0xfa
 80015f2:	01c0      	lsls	r0, r0, #7
 80015f4:	e7ee      	b.n	80015d4 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <HAL_RCC_GetSysClockFreq+0x48>)
 80015f8:	e7ec      	b.n	80015d4 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 80015fa:	2080      	movs	r0, #128	@ 0x80
 80015fc:	0200      	lsls	r0, r0, #8
 80015fe:	e7e9      	b.n	80015d4 <HAL_RCC_GetSysClockFreq+0x14>
 8001600:	40021000 	.word	0x40021000
 8001604:	02dc6c00 	.word	0x02dc6c00
 8001608:	007a1200 	.word	0x007a1200

0800160c <HAL_RCC_ClockConfig>:
{
 800160c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800160e:	0004      	movs	r4, r0
 8001610:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001612:	2800      	cmp	r0, #0
 8001614:	d101      	bne.n	800161a <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001616:	2001      	movs	r0, #1
}
 8001618:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800161a:	2707      	movs	r7, #7
 800161c:	4e48      	ldr	r6, [pc, #288]	@ (8001740 <HAL_RCC_ClockConfig+0x134>)
 800161e:	6833      	ldr	r3, [r6, #0]
 8001620:	403b      	ands	r3, r7
 8001622:	428b      	cmp	r3, r1
 8001624:	d32a      	bcc.n	800167c <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001626:	6822      	ldr	r2, [r4, #0]
 8001628:	0793      	lsls	r3, r2, #30
 800162a:	d43b      	bmi.n	80016a4 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800162c:	07d2      	lsls	r2, r2, #31
 800162e:	d44a      	bmi.n	80016c6 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001630:	2707      	movs	r7, #7
 8001632:	6833      	ldr	r3, [r6, #0]
 8001634:	403b      	ands	r3, r7
 8001636:	42ab      	cmp	r3, r5
 8001638:	d90a      	bls.n	8001650 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163a:	6833      	ldr	r3, [r6, #0]
 800163c:	43bb      	bics	r3, r7
 800163e:	432b      	orrs	r3, r5
 8001640:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001642:	f7ff fc9f 	bl	8000f84 <HAL_GetTick>
 8001646:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001648:	6833      	ldr	r3, [r6, #0]
 800164a:	403b      	ands	r3, r7
 800164c:	42ab      	cmp	r3, r5
 800164e:	d167      	bne.n	8001720 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001650:	6823      	ldr	r3, [r4, #0]
 8001652:	4d3c      	ldr	r5, [pc, #240]	@ (8001744 <HAL_RCC_ClockConfig+0x138>)
 8001654:	075b      	lsls	r3, r3, #29
 8001656:	d46b      	bmi.n	8001730 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001658:	f7ff ffb2 	bl	80015c0 <HAL_RCC_GetSysClockFreq>
 800165c:	68ab      	ldr	r3, [r5, #8]
 800165e:	493a      	ldr	r1, [pc, #232]	@ (8001748 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001660:	051b      	lsls	r3, r3, #20
 8001662:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001664:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001666:	585b      	ldr	r3, [r3, r1]
 8001668:	211f      	movs	r1, #31
 800166a:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800166c:	40d8      	lsrs	r0, r3
 800166e:	4a37      	ldr	r2, [pc, #220]	@ (800174c <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 8001670:	4b37      	ldr	r3, [pc, #220]	@ (8001750 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001672:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 8001674:	6818      	ldr	r0, [r3, #0]
 8001676:	f7ff fc45 	bl	8000f04 <HAL_InitTick>
 800167a:	e7cd      	b.n	8001618 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167c:	6833      	ldr	r3, [r6, #0]
 800167e:	43bb      	bics	r3, r7
 8001680:	430b      	orrs	r3, r1
 8001682:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001684:	f7ff fc7e 	bl	8000f84 <HAL_GetTick>
 8001688:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800168a:	6833      	ldr	r3, [r6, #0]
 800168c:	403b      	ands	r3, r7
 800168e:	42ab      	cmp	r3, r5
 8001690:	d0c9      	beq.n	8001626 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001692:	f7ff fc77 	bl	8000f84 <HAL_GetTick>
 8001696:	9b01      	ldr	r3, [sp, #4]
 8001698:	1ac0      	subs	r0, r0, r3
 800169a:	4b2e      	ldr	r3, [pc, #184]	@ (8001754 <HAL_RCC_ClockConfig+0x148>)
 800169c:	4298      	cmp	r0, r3
 800169e:	d9f4      	bls.n	800168a <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80016a0:	2003      	movs	r0, #3
 80016a2:	e7b9      	b.n	8001618 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016a4:	4927      	ldr	r1, [pc, #156]	@ (8001744 <HAL_RCC_ClockConfig+0x138>)
 80016a6:	0753      	lsls	r3, r2, #29
 80016a8:	d506      	bpl.n	80016b8 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016aa:	6888      	ldr	r0, [r1, #8]
 80016ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001758 <HAL_RCC_ClockConfig+0x14c>)
 80016ae:	4018      	ands	r0, r3
 80016b0:	23b0      	movs	r3, #176	@ 0xb0
 80016b2:	011b      	lsls	r3, r3, #4
 80016b4:	4303      	orrs	r3, r0
 80016b6:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b8:	688b      	ldr	r3, [r1, #8]
 80016ba:	4828      	ldr	r0, [pc, #160]	@ (800175c <HAL_RCC_ClockConfig+0x150>)
 80016bc:	4003      	ands	r3, r0
 80016be:	68e0      	ldr	r0, [r4, #12]
 80016c0:	4303      	orrs	r3, r0
 80016c2:	608b      	str	r3, [r1, #8]
 80016c4:	e7b2      	b.n	800162c <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c6:	6862      	ldr	r2, [r4, #4]
 80016c8:	4f1e      	ldr	r7, [pc, #120]	@ (8001744 <HAL_RCC_ClockConfig+0x138>)
 80016ca:	2a01      	cmp	r2, #1
 80016cc:	d119      	bne.n	8001702 <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	039b      	lsls	r3, r3, #14
 80016d2:	d5a0      	bpl.n	8001616 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016d4:	2107      	movs	r1, #7
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	438b      	bics	r3, r1
 80016da:	4313      	orrs	r3, r2
 80016dc:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80016de:	f7ff fc51 	bl	8000f84 <HAL_GetTick>
 80016e2:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e4:	2338      	movs	r3, #56	@ 0x38
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	401a      	ands	r2, r3
 80016ea:	6863      	ldr	r3, [r4, #4]
 80016ec:	00db      	lsls	r3, r3, #3
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d09e      	beq.n	8001630 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80016f2:	f7ff fc47 	bl	8000f84 <HAL_GetTick>
 80016f6:	9b01      	ldr	r3, [sp, #4]
 80016f8:	1ac0      	subs	r0, r0, r3
 80016fa:	4b16      	ldr	r3, [pc, #88]	@ (8001754 <HAL_RCC_ClockConfig+0x148>)
 80016fc:	4298      	cmp	r0, r3
 80016fe:	d9f1      	bls.n	80016e4 <HAL_RCC_ClockConfig+0xd8>
 8001700:	e7ce      	b.n	80016a0 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001702:	2a00      	cmp	r2, #0
 8001704:	d103      	bne.n	800170e <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	055b      	lsls	r3, r3, #21
 800170a:	d4e3      	bmi.n	80016d4 <HAL_RCC_ClockConfig+0xc8>
 800170c:	e783      	b.n	8001616 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800170e:	2302      	movs	r3, #2
 8001710:	2a03      	cmp	r2, #3
 8001712:	d103      	bne.n	800171c <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001714:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001716:	4219      	tst	r1, r3
 8001718:	d1dc      	bne.n	80016d4 <HAL_RCC_ClockConfig+0xc8>
 800171a:	e77c      	b.n	8001616 <HAL_RCC_ClockConfig+0xa>
 800171c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800171e:	e7fa      	b.n	8001716 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001720:	f7ff fc30 	bl	8000f84 <HAL_GetTick>
 8001724:	9b01      	ldr	r3, [sp, #4]
 8001726:	1ac0      	subs	r0, r0, r3
 8001728:	4b0a      	ldr	r3, [pc, #40]	@ (8001754 <HAL_RCC_ClockConfig+0x148>)
 800172a:	4298      	cmp	r0, r3
 800172c:	d98c      	bls.n	8001648 <HAL_RCC_ClockConfig+0x3c>
 800172e:	e7b7      	b.n	80016a0 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001730:	68ab      	ldr	r3, [r5, #8]
 8001732:	4a0b      	ldr	r2, [pc, #44]	@ (8001760 <HAL_RCC_ClockConfig+0x154>)
 8001734:	4013      	ands	r3, r2
 8001736:	6922      	ldr	r2, [r4, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	60ab      	str	r3, [r5, #8]
 800173c:	e78c      	b.n	8001658 <HAL_RCC_ClockConfig+0x4c>
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	40022000 	.word	0x40022000
 8001744:	40021000 	.word	0x40021000
 8001748:	08002c38 	.word	0x08002c38
 800174c:	20000024 	.word	0x20000024
 8001750:	2000002c 	.word	0x2000002c
 8001754:	00001388 	.word	0x00001388
 8001758:	ffff84ff 	.word	0xffff84ff
 800175c:	fffff0ff 	.word	0xfffff0ff
 8001760:	ffff8fff 	.word	0xffff8fff

08001764 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001764:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001766:	f7ff ff2b 	bl	80015c0 <HAL_RCC_GetSysClockFreq>
 800176a:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_RCC_GetHCLKFreq+0x20>)
 800176c:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <HAL_RCC_GetHCLKFreq+0x24>)
 800176e:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001770:	051b      	lsls	r3, r3, #20
 8001772:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001774:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001776:	589b      	ldr	r3, [r3, r2]
 8001778:	221f      	movs	r2, #31
 800177a:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800177c:	40d8      	lsrs	r0, r3
 800177e:	4b03      	ldr	r3, [pc, #12]	@ (800178c <HAL_RCC_GetHCLKFreq+0x28>)
 8001780:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8001782:	bd10      	pop	{r4, pc}
 8001784:	40021000 	.word	0x40021000
 8001788:	08002c38 	.word	0x08002c38
 800178c:	20000024 	.word	0x20000024

08001790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001790:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001792:	f7ff ffe7 	bl	8001764 <HAL_RCC_GetHCLKFreq>
 8001796:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001798:	4a05      	ldr	r2, [pc, #20]	@ (80017b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	045b      	lsls	r3, r3, #17
 800179e:	0f5b      	lsrs	r3, r3, #29
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	589b      	ldr	r3, [r3, r2]
 80017a4:	221f      	movs	r2, #31
 80017a6:	4013      	ands	r3, r2
 80017a8:	40d8      	lsrs	r0, r3
}
 80017aa:	bd10      	pop	{r4, pc}
 80017ac:	40021000 	.word	0x40021000
 80017b0:	08002c18 	.word	0x08002c18

080017b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80017b4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017b6:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80017b8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017ba:	6a02      	ldr	r2, [r0, #32]
 80017bc:	43a2      	bics	r2, r4
 80017be:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017c0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80017c2:	4a12      	ldr	r2, [pc, #72]	@ (800180c <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 80017c4:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80017c6:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80017c8:	680a      	ldr	r2, [r1, #0]
 80017ca:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80017cc:	2202      	movs	r2, #2
 80017ce:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80017d0:	688a      	ldr	r2, [r1, #8]
 80017d2:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80017d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001810 <TIM_OC1_SetConfig+0x5c>)
 80017d6:	4290      	cmp	r0, r2
 80017d8:	d005      	beq.n	80017e6 <TIM_OC1_SetConfig+0x32>
 80017da:	4a0e      	ldr	r2, [pc, #56]	@ (8001814 <TIM_OC1_SetConfig+0x60>)
 80017dc:	4290      	cmp	r0, r2
 80017de:	d002      	beq.n	80017e6 <TIM_OC1_SetConfig+0x32>
 80017e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001818 <TIM_OC1_SetConfig+0x64>)
 80017e2:	4290      	cmp	r0, r2
 80017e4:	d10b      	bne.n	80017fe <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80017e6:	2208      	movs	r2, #8
 80017e8:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80017ea:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80017ec:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80017ee:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 80017f0:	2204      	movs	r2, #4
 80017f2:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80017f4:	4a09      	ldr	r2, [pc, #36]	@ (800181c <TIM_OC1_SetConfig+0x68>)
 80017f6:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80017f8:	694c      	ldr	r4, [r1, #20]
 80017fa:	4334      	orrs	r4, r6
 80017fc:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80017fe:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001800:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001802:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001804:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001806:	6203      	str	r3, [r0, #32]
}
 8001808:	bd70      	pop	{r4, r5, r6, pc}
 800180a:	46c0      	nop			@ (mov r8, r8)
 800180c:	fffeff8c 	.word	0xfffeff8c
 8001810:	40012c00 	.word	0x40012c00
 8001814:	40014400 	.word	0x40014400
 8001818:	40014800 	.word	0x40014800
 800181c:	fffffcff 	.word	0xfffffcff

08001820 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001820:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001822:	4a17      	ldr	r2, [pc, #92]	@ (8001880 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8001824:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001826:	6a03      	ldr	r3, [r0, #32]
 8001828:	4013      	ands	r3, r2
 800182a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800182c:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800182e:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8001830:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001832:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001834:	680b      	ldr	r3, [r1, #0]
 8001836:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001838:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <TIM_OC3_SetConfig+0x68>)
 800183a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800183c:	688b      	ldr	r3, [r1, #8]
 800183e:	021b      	lsls	r3, r3, #8
 8001840:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001842:	4d12      	ldr	r5, [pc, #72]	@ (800188c <TIM_OC3_SetConfig+0x6c>)
 8001844:	42a8      	cmp	r0, r5
 8001846:	d10e      	bne.n	8001866 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001848:	4d11      	ldr	r5, [pc, #68]	@ (8001890 <TIM_OC3_SetConfig+0x70>)
 800184a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800184c:	68cb      	ldr	r3, [r1, #12]
 800184e:	021b      	lsls	r3, r3, #8
 8001850:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001852:	4d10      	ldr	r5, [pc, #64]	@ (8001894 <TIM_OC3_SetConfig+0x74>)
 8001854:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001856:	4d10      	ldr	r5, [pc, #64]	@ (8001898 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001858:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800185a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800185c:	694a      	ldr	r2, [r1, #20]
 800185e:	4332      	orrs	r2, r6
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	432a      	orrs	r2, r5
 8001864:	e005      	b.n	8001872 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001866:	4d0d      	ldr	r5, [pc, #52]	@ (800189c <TIM_OC3_SetConfig+0x7c>)
 8001868:	42a8      	cmp	r0, r5
 800186a:	d0f4      	beq.n	8001856 <TIM_OC3_SetConfig+0x36>
 800186c:	4d0c      	ldr	r5, [pc, #48]	@ (80018a0 <TIM_OC3_SetConfig+0x80>)
 800186e:	42a8      	cmp	r0, r5
 8001870:	d0f1      	beq.n	8001856 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001872:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001874:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001876:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001878:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800187a:	6203      	str	r3, [r0, #32]
}
 800187c:	bd70      	pop	{r4, r5, r6, pc}
 800187e:	46c0      	nop			@ (mov r8, r8)
 8001880:	fffffeff 	.word	0xfffffeff
 8001884:	fffeff8c 	.word	0xfffeff8c
 8001888:	fffffdff 	.word	0xfffffdff
 800188c:	40012c00 	.word	0x40012c00
 8001890:	fffff7ff 	.word	0xfffff7ff
 8001894:	fffffbff 	.word	0xfffffbff
 8001898:	ffffcfff 	.word	0xffffcfff
 800189c:	40014400 	.word	0x40014400
 80018a0:	40014800 	.word	0x40014800

080018a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80018a4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018a6:	4a12      	ldr	r2, [pc, #72]	@ (80018f0 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80018a8:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018aa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80018ac:	4d11      	ldr	r5, [pc, #68]	@ (80018f4 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80018ae:	4013      	ands	r3, r2
 80018b0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80018b2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80018b4:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80018b6:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80018b8:	680d      	ldr	r5, [r1, #0]
 80018ba:	022d      	lsls	r5, r5, #8
 80018bc:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80018be:	4a0e      	ldr	r2, [pc, #56]	@ (80018f8 <TIM_OC4_SetConfig+0x54>)
 80018c0:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80018c2:	688a      	ldr	r2, [r1, #8]
 80018c4:	0312      	lsls	r2, r2, #12
 80018c6:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018c8:	4c0c      	ldr	r4, [pc, #48]	@ (80018fc <TIM_OC4_SetConfig+0x58>)
 80018ca:	42a0      	cmp	r0, r4
 80018cc:	d005      	beq.n	80018da <TIM_OC4_SetConfig+0x36>
 80018ce:	4c0c      	ldr	r4, [pc, #48]	@ (8001900 <TIM_OC4_SetConfig+0x5c>)
 80018d0:	42a0      	cmp	r0, r4
 80018d2:	d002      	beq.n	80018da <TIM_OC4_SetConfig+0x36>
 80018d4:	4c0b      	ldr	r4, [pc, #44]	@ (8001904 <TIM_OC4_SetConfig+0x60>)
 80018d6:	42a0      	cmp	r0, r4
 80018d8:	d104      	bne.n	80018e4 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80018da:	4c0b      	ldr	r4, [pc, #44]	@ (8001908 <TIM_OC4_SetConfig+0x64>)
 80018dc:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80018de:	694b      	ldr	r3, [r1, #20]
 80018e0:	019b      	lsls	r3, r3, #6
 80018e2:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018e4:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80018e6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80018e8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80018ea:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018ec:	6202      	str	r2, [r0, #32]
}
 80018ee:	bd30      	pop	{r4, r5, pc}
 80018f0:	ffffefff 	.word	0xffffefff
 80018f4:	feff8cff 	.word	0xfeff8cff
 80018f8:	ffffdfff 	.word	0xffffdfff
 80018fc:	40012c00 	.word	0x40012c00
 8001900:	40014400 	.word	0x40014400
 8001904:	40014800 	.word	0x40014800
 8001908:	ffffbfff 	.word	0xffffbfff

0800190c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800190c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800190e:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001910:	4c10      	ldr	r4, [pc, #64]	@ (8001954 <TIM_OC5_SetConfig+0x48>)
 8001912:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001914:	4a10      	ldr	r2, [pc, #64]	@ (8001958 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001916:	4023      	ands	r3, r4
 8001918:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800191a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800191c:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800191e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001920:	680a      	ldr	r2, [r1, #0]
 8001922:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001924:	4a0d      	ldr	r2, [pc, #52]	@ (800195c <TIM_OC5_SetConfig+0x50>)
 8001926:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001928:	688a      	ldr	r2, [r1, #8]
 800192a:	0412      	lsls	r2, r2, #16
 800192c:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800192e:	4e0c      	ldr	r6, [pc, #48]	@ (8001960 <TIM_OC5_SetConfig+0x54>)
 8001930:	42b0      	cmp	r0, r6
 8001932:	d005      	beq.n	8001940 <TIM_OC5_SetConfig+0x34>
 8001934:	4e0b      	ldr	r6, [pc, #44]	@ (8001964 <TIM_OC5_SetConfig+0x58>)
 8001936:	42b0      	cmp	r0, r6
 8001938:	d002      	beq.n	8001940 <TIM_OC5_SetConfig+0x34>
 800193a:	4e0b      	ldr	r6, [pc, #44]	@ (8001968 <TIM_OC5_SetConfig+0x5c>)
 800193c:	42b0      	cmp	r0, r6
 800193e:	d103      	bne.n	8001948 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001940:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001942:	694b      	ldr	r3, [r1, #20]
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001948:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800194a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800194c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800194e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001950:	6202      	str	r2, [r0, #32]
}
 8001952:	bd70      	pop	{r4, r5, r6, pc}
 8001954:	fffeffff 	.word	0xfffeffff
 8001958:	fffeff8f 	.word	0xfffeff8f
 800195c:	fffdffff 	.word	0xfffdffff
 8001960:	40012c00 	.word	0x40012c00
 8001964:	40014400 	.word	0x40014400
 8001968:	40014800 	.word	0x40014800

0800196c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800196c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800196e:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8001970:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001972:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001974:	4d11      	ldr	r5, [pc, #68]	@ (80019bc <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001976:	4013      	ands	r3, r2
 8001978:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800197a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800197c:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800197e:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001980:	680d      	ldr	r5, [r1, #0]
 8001982:	022d      	lsls	r5, r5, #8
 8001984:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001986:	4a0e      	ldr	r2, [pc, #56]	@ (80019c0 <TIM_OC6_SetConfig+0x54>)
 8001988:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800198a:	688a      	ldr	r2, [r1, #8]
 800198c:	0512      	lsls	r2, r2, #20
 800198e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001990:	4c0c      	ldr	r4, [pc, #48]	@ (80019c4 <TIM_OC6_SetConfig+0x58>)
 8001992:	42a0      	cmp	r0, r4
 8001994:	d005      	beq.n	80019a2 <TIM_OC6_SetConfig+0x36>
 8001996:	4c0c      	ldr	r4, [pc, #48]	@ (80019c8 <TIM_OC6_SetConfig+0x5c>)
 8001998:	42a0      	cmp	r0, r4
 800199a:	d002      	beq.n	80019a2 <TIM_OC6_SetConfig+0x36>
 800199c:	4c0b      	ldr	r4, [pc, #44]	@ (80019cc <TIM_OC6_SetConfig+0x60>)
 800199e:	42a0      	cmp	r0, r4
 80019a0:	d104      	bne.n	80019ac <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80019a2:	4c0b      	ldr	r4, [pc, #44]	@ (80019d0 <TIM_OC6_SetConfig+0x64>)
 80019a4:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80019a6:	694b      	ldr	r3, [r1, #20]
 80019a8:	029b      	lsls	r3, r3, #10
 80019aa:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019ac:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80019ae:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80019b0:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80019b2:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019b4:	6202      	str	r2, [r0, #32]
}
 80019b6:	bd30      	pop	{r4, r5, pc}
 80019b8:	ffefffff 	.word	0xffefffff
 80019bc:	feff8fff 	.word	0xfeff8fff
 80019c0:	ffdfffff 	.word	0xffdfffff
 80019c4:	40012c00 	.word	0x40012c00
 80019c8:	40014400 	.word	0x40014400
 80019cc:	40014800 	.word	0x40014800
 80019d0:	fffbffff 	.word	0xfffbffff

080019d4 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80019d4:	4770      	bx	lr
	...

080019d8 <TIM_Base_SetConfig>:
{
 80019d8:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019da:	4c1a      	ldr	r4, [pc, #104]	@ (8001a44 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80019dc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019de:	42a0      	cmp	r0, r4
 80019e0:	d00a      	beq.n	80019f8 <TIM_Base_SetConfig+0x20>
 80019e2:	4a19      	ldr	r2, [pc, #100]	@ (8001a48 <TIM_Base_SetConfig+0x70>)
 80019e4:	4290      	cmp	r0, r2
 80019e6:	d007      	beq.n	80019f8 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019e8:	4a18      	ldr	r2, [pc, #96]	@ (8001a4c <TIM_Base_SetConfig+0x74>)
 80019ea:	4290      	cmp	r0, r2
 80019ec:	d109      	bne.n	8001a02 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80019ee:	4a18      	ldr	r2, [pc, #96]	@ (8001a50 <TIM_Base_SetConfig+0x78>)
 80019f0:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019f2:	68cb      	ldr	r3, [r1, #12]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	e00a      	b.n	8001a0e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019f8:	2270      	movs	r2, #112	@ 0x70
 80019fa:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80019fc:	684a      	ldr	r2, [r1, #4]
 80019fe:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a00:	e7f5      	b.n	80019ee <TIM_Base_SetConfig+0x16>
 8001a02:	4a14      	ldr	r2, [pc, #80]	@ (8001a54 <TIM_Base_SetConfig+0x7c>)
 8001a04:	4290      	cmp	r0, r2
 8001a06:	d0f2      	beq.n	80019ee <TIM_Base_SetConfig+0x16>
 8001a08:	4a13      	ldr	r2, [pc, #76]	@ (8001a58 <TIM_Base_SetConfig+0x80>)
 8001a0a:	4290      	cmp	r0, r2
 8001a0c:	d0ef      	beq.n	80019ee <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	4393      	bics	r3, r2
 8001a12:	694a      	ldr	r2, [r1, #20]
 8001a14:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a16:	688a      	ldr	r2, [r1, #8]
 8001a18:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001a1a:	680a      	ldr	r2, [r1, #0]
 8001a1c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a1e:	42a0      	cmp	r0, r4
 8001a20:	d005      	beq.n	8001a2e <TIM_Base_SetConfig+0x56>
 8001a22:	4a0c      	ldr	r2, [pc, #48]	@ (8001a54 <TIM_Base_SetConfig+0x7c>)
 8001a24:	4290      	cmp	r0, r2
 8001a26:	d002      	beq.n	8001a2e <TIM_Base_SetConfig+0x56>
 8001a28:	4a0b      	ldr	r2, [pc, #44]	@ (8001a58 <TIM_Base_SetConfig+0x80>)
 8001a2a:	4290      	cmp	r0, r2
 8001a2c:	d101      	bne.n	8001a32 <TIM_Base_SetConfig+0x5a>
    TIMx->RCR = Structure->RepetitionCounter;
 8001a2e:	690a      	ldr	r2, [r1, #16]
 8001a30:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001a32:	2204      	movs	r2, #4
 8001a34:	6801      	ldr	r1, [r0, #0]
 8001a36:	430a      	orrs	r2, r1
 8001a38:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8001a3e:	6003      	str	r3, [r0, #0]
}
 8001a40:	bd10      	pop	{r4, pc}
 8001a42:	46c0      	nop			@ (mov r8, r8)
 8001a44:	40012c00 	.word	0x40012c00
 8001a48:	40000400 	.word	0x40000400
 8001a4c:	40002000 	.word	0x40002000
 8001a50:	fffffcff 	.word	0xfffffcff
 8001a54:	40014400 	.word	0x40014400
 8001a58:	40014800 	.word	0x40014800

08001a5c <HAL_TIM_Base_Init>:
{
 8001a5c:	b570      	push	{r4, r5, r6, lr}
 8001a5e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001a60:	2001      	movs	r0, #1
  if (htim == NULL)
 8001a62:	2c00      	cmp	r4, #0
 8001a64:	d023      	beq.n	8001aae <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001a66:	0025      	movs	r5, r4
 8001a68:	353d      	adds	r5, #61	@ 0x3d
 8001a6a:	782b      	ldrb	r3, [r5, #0]
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d105      	bne.n	8001a7e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001a72:	0023      	movs	r3, r4
 8001a74:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001a76:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001a78:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8001a7a:	f7ff f989 	bl	8000d90 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a82:	6820      	ldr	r0, [r4, #0]
 8001a84:	1d21      	adds	r1, r4, #4
 8001a86:	f7ff ffa7 	bl	80019d8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a8a:	0022      	movs	r2, r4
 8001a8c:	2301      	movs	r3, #1
  return HAL_OK;
 8001a8e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a90:	3248      	adds	r2, #72	@ 0x48
 8001a92:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a94:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a96:	3a0a      	subs	r2, #10
 8001a98:	7013      	strb	r3, [r2, #0]
 8001a9a:	7053      	strb	r3, [r2, #1]
 8001a9c:	7093      	strb	r3, [r2, #2]
 8001a9e:	70d3      	strb	r3, [r2, #3]
 8001aa0:	7113      	strb	r3, [r2, #4]
 8001aa2:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aa4:	7193      	strb	r3, [r2, #6]
 8001aa6:	71d3      	strb	r3, [r2, #7]
 8001aa8:	7213      	strb	r3, [r2, #8]
 8001aaa:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001aac:	702b      	strb	r3, [r5, #0]
}
 8001aae:	bd70      	pop	{r4, r5, r6, pc}

08001ab0 <HAL_TIM_PWM_Init>:
{
 8001ab0:	b570      	push	{r4, r5, r6, lr}
 8001ab2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001ab4:	2001      	movs	r0, #1
  if (htim == NULL)
 8001ab6:	2c00      	cmp	r4, #0
 8001ab8:	d023      	beq.n	8001b02 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001aba:	0025      	movs	r5, r4
 8001abc:	353d      	adds	r5, #61	@ 0x3d
 8001abe:	782b      	ldrb	r3, [r5, #0]
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d105      	bne.n	8001ad2 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001ac6:	0023      	movs	r3, r4
 8001ac8:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001aca:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001acc:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8001ace:	f7ff ff81 	bl	80019d4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ad6:	6820      	ldr	r0, [r4, #0]
 8001ad8:	1d21      	adds	r1, r4, #4
 8001ada:	f7ff ff7d 	bl	80019d8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ade:	0022      	movs	r2, r4
 8001ae0:	2301      	movs	r3, #1
  return HAL_OK;
 8001ae2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ae4:	3248      	adds	r2, #72	@ 0x48
 8001ae6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae8:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aea:	3a0a      	subs	r2, #10
 8001aec:	7013      	strb	r3, [r2, #0]
 8001aee:	7053      	strb	r3, [r2, #1]
 8001af0:	7093      	strb	r3, [r2, #2]
 8001af2:	70d3      	strb	r3, [r2, #3]
 8001af4:	7113      	strb	r3, [r2, #4]
 8001af6:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001af8:	7193      	strb	r3, [r2, #6]
 8001afa:	71d3      	strb	r3, [r2, #7]
 8001afc:	7213      	strb	r3, [r2, #8]
 8001afe:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001b00:	702b      	strb	r3, [r5, #0]
}
 8001b02:	bd70      	pop	{r4, r5, r6, pc}

08001b04 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b04:	2210      	movs	r2, #16
{
 8001b06:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8001b08:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b0a:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b0c:	4c16      	ldr	r4, [pc, #88]	@ (8001b68 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b0e:	4393      	bics	r3, r2
 8001b10:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001b12:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001b14:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b16:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b18:	680c      	ldr	r4, [r1, #0]
 8001b1a:	0224      	lsls	r4, r4, #8
 8001b1c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8001b1e:	2320      	movs	r3, #32
 8001b20:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b22:	688b      	ldr	r3, [r1, #8]
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001b28:	4d10      	ldr	r5, [pc, #64]	@ (8001b6c <TIM_OC2_SetConfig+0x68>)
 8001b2a:	42a8      	cmp	r0, r5
 8001b2c:	d10f      	bne.n	8001b4e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001b2e:	2580      	movs	r5, #128	@ 0x80
 8001b30:	43ab      	bics	r3, r5
 8001b32:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b34:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8001b36:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001b38:	011b      	lsls	r3, r3, #4
 8001b3a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001b3c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b3e:	4d0c      	ldr	r5, [pc, #48]	@ (8001b70 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b40:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001b42:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001b44:	694a      	ldr	r2, [r1, #20]
 8001b46:	4332      	orrs	r2, r6
 8001b48:	0092      	lsls	r2, r2, #2
 8001b4a:	432a      	orrs	r2, r5
 8001b4c:	e005      	b.n	8001b5a <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b4e:	4d09      	ldr	r5, [pc, #36]	@ (8001b74 <TIM_OC2_SetConfig+0x70>)
 8001b50:	42a8      	cmp	r0, r5
 8001b52:	d0f4      	beq.n	8001b3e <TIM_OC2_SetConfig+0x3a>
 8001b54:	4d08      	ldr	r5, [pc, #32]	@ (8001b78 <TIM_OC2_SetConfig+0x74>)
 8001b56:	42a8      	cmp	r0, r5
 8001b58:	d0f1      	beq.n	8001b3e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8001b5a:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001b5c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001b5e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001b60:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8001b62:	6203      	str	r3, [r0, #32]
}
 8001b64:	bd70      	pop	{r4, r5, r6, pc}
 8001b66:	46c0      	nop			@ (mov r8, r8)
 8001b68:	feff8cff 	.word	0xfeff8cff
 8001b6c:	40012c00 	.word	0x40012c00
 8001b70:	fffff3ff 	.word	0xfffff3ff
 8001b74:	40014400 	.word	0x40014400
 8001b78:	40014800 	.word	0x40014800

08001b7c <HAL_TIM_PWM_ConfigChannel>:
{
 8001b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001b7e:	0007      	movs	r7, r0
 8001b80:	373c      	adds	r7, #60	@ 0x3c
{
 8001b82:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8001b84:	783a      	ldrb	r2, [r7, #0]
{
 8001b86:	0003      	movs	r3, r0
 8001b88:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	2a01      	cmp	r2, #1
 8001b8e:	d00c      	beq.n	8001baa <HAL_TIM_PWM_ConfigChannel+0x2e>
 8001b90:	3801      	subs	r0, #1
 8001b92:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8001b94:	2d0c      	cmp	r5, #12
 8001b96:	d051      	beq.n	8001c3c <HAL_TIM_PWM_ConfigChannel+0xc0>
 8001b98:	d808      	bhi.n	8001bac <HAL_TIM_PWM_ConfigChannel+0x30>
 8001b9a:	2d04      	cmp	r5, #4
 8001b9c:	d02d      	beq.n	8001bfa <HAL_TIM_PWM_ConfigChannel+0x7e>
 8001b9e:	2d08      	cmp	r5, #8
 8001ba0:	d03c      	beq.n	8001c1c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8001ba2:	2d00      	cmp	r5, #0
 8001ba4:	d017      	beq.n	8001bd6 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	703b      	strb	r3, [r7, #0]
}
 8001baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8001bac:	2d10      	cmp	r5, #16
 8001bae:	d058      	beq.n	8001c62 <HAL_TIM_PWM_ConfigChannel+0xe6>
 8001bb0:	2d14      	cmp	r5, #20
 8001bb2:	d1f8      	bne.n	8001ba6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001bb4:	681d      	ldr	r5, [r3, #0]
 8001bb6:	0028      	movs	r0, r5
 8001bb8:	f7ff fed8 	bl	800196c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001bbc:	2380      	movs	r3, #128	@ 0x80
 8001bbe:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8001bc0:	011b      	lsls	r3, r3, #4
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001bc6:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8001bc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001c84 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8001bca:	4013      	ands	r3, r2
 8001bcc:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001bce:	6923      	ldr	r3, [r4, #16]
 8001bd0:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8001bd2:	021b      	lsls	r3, r3, #8
 8001bd4:	e053      	b.n	8001c7e <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001bd6:	681d      	ldr	r5, [r3, #0]
 8001bd8:	0028      	movs	r0, r5
 8001bda:	f7ff fdeb 	bl	80017b4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001bde:	2308      	movs	r3, #8
 8001be0:	69aa      	ldr	r2, [r5, #24]
 8001be2:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001be4:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001be6:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001be8:	69ab      	ldr	r3, [r5, #24]
 8001bea:	4393      	bics	r3, r2
 8001bec:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001bee:	69ab      	ldr	r3, [r5, #24]
 8001bf0:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001bf6:	2000      	movs	r0, #0
 8001bf8:	e7d5      	b.n	8001ba6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001bfa:	681d      	ldr	r5, [r3, #0]
 8001bfc:	0028      	movs	r0, r5
 8001bfe:	f7ff ff81 	bl	8001b04 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c02:	2380      	movs	r3, #128	@ 0x80
 8001c04:	69aa      	ldr	r2, [r5, #24]
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c0c:	69ab      	ldr	r3, [r5, #24]
 8001c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001c84 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c14:	6923      	ldr	r3, [r4, #16]
 8001c16:	69aa      	ldr	r2, [r5, #24]
 8001c18:	021b      	lsls	r3, r3, #8
 8001c1a:	e7ea      	b.n	8001bf2 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c1c:	681e      	ldr	r6, [r3, #0]
 8001c1e:	0030      	movs	r0, r6
 8001c20:	f7ff fdfe 	bl	8001820 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c24:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c26:	69f3      	ldr	r3, [r6, #28]
 8001c28:	431d      	orrs	r5, r3
 8001c2a:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c2c:	69f3      	ldr	r3, [r6, #28]
 8001c2e:	4393      	bics	r3, r2
 8001c30:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c32:	69f3      	ldr	r3, [r6, #28]
 8001c34:	6922      	ldr	r2, [r4, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61f3      	str	r3, [r6, #28]
      break;
 8001c3a:	e7dc      	b.n	8001bf6 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c3c:	681d      	ldr	r5, [r3, #0]
 8001c3e:	0028      	movs	r0, r5
 8001c40:	f7ff fe30 	bl	80018a4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	69ea      	ldr	r2, [r5, #28]
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c4e:	69eb      	ldr	r3, [r5, #28]
 8001c50:	4a0c      	ldr	r2, [pc, #48]	@ (8001c84 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8001c52:	4013      	ands	r3, r2
 8001c54:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c56:	6923      	ldr	r3, [r4, #16]
 8001c58:	69ea      	ldr	r2, [r5, #28]
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	61eb      	str	r3, [r5, #28]
      break;
 8001c60:	e7c9      	b.n	8001bf6 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001c62:	681d      	ldr	r5, [r3, #0]
 8001c64:	0028      	movs	r0, r5
 8001c66:	f7ff fe51 	bl	800190c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001c6a:	2308      	movs	r3, #8
 8001c6c:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8001c6e:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001c70:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001c72:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001c74:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8001c76:	4393      	bics	r3, r2
 8001c78:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001c7a:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8001c7c:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 8001c82:	e7b8      	b.n	8001bf6 <HAL_TIM_PWM_ConfigChannel+0x7a>
 8001c84:	fffffbff 	.word	0xfffffbff

08001c88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001c88:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001c8a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c8c:	4d03      	ldr	r5, [pc, #12]	@ (8001c9c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c92:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c94:	4313      	orrs	r3, r2
 8001c96:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001c98:	6083      	str	r3, [r0, #8]
}
 8001c9a:	bd30      	pop	{r4, r5, pc}
 8001c9c:	ffff00ff 	.word	0xffff00ff

08001ca0 <HAL_TIM_ConfigClockSource>:
{
 8001ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001ca2:	0005      	movs	r5, r0
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	353c      	adds	r5, #60	@ 0x3c
 8001ca8:	782c      	ldrb	r4, [r5, #0]
{
 8001caa:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001cac:	0010      	movs	r0, r2
 8001cae:	2c01      	cmp	r4, #1
 8001cb0:	d01b      	beq.n	8001cea <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001cb2:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8001cb4:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001cb6:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8001cb8:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001cba:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001cbc:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cbe:	4a41      	ldr	r2, [pc, #260]	@ (8001dc4 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8001cc0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cc2:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001cc4:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8001cc6:	680b      	ldr	r3, [r1, #0]
 8001cc8:	2b60      	cmp	r3, #96	@ 0x60
 8001cca:	d04e      	beq.n	8001d6a <HAL_TIM_ConfigClockSource+0xca>
 8001ccc:	d82d      	bhi.n	8001d2a <HAL_TIM_ConfigClockSource+0x8a>
 8001cce:	2b40      	cmp	r3, #64	@ 0x40
 8001cd0:	d062      	beq.n	8001d98 <HAL_TIM_ConfigClockSource+0xf8>
 8001cd2:	d813      	bhi.n	8001cfc <HAL_TIM_ConfigClockSource+0x5c>
 8001cd4:	2b20      	cmp	r3, #32
 8001cd6:	d00b      	beq.n	8001cf0 <HAL_TIM_ConfigClockSource+0x50>
 8001cd8:	d808      	bhi.n	8001cec <HAL_TIM_ConfigClockSource+0x4c>
 8001cda:	2210      	movs	r2, #16
 8001cdc:	0019      	movs	r1, r3
 8001cde:	4391      	bics	r1, r2
 8001ce0:	d006      	beq.n	8001cf0 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	702b      	strb	r3, [r5, #0]
}
 8001cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8001cec:	2b30      	cmp	r3, #48	@ 0x30
 8001cee:	d1f8      	bne.n	8001ce2 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8001cf0:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001cf2:	4935      	ldr	r1, [pc, #212]	@ (8001dc8 <HAL_TIM_ConfigClockSource+0x128>)
 8001cf4:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	2207      	movs	r2, #7
 8001cfa:	e028      	b.n	8001d4e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8001cfc:	2b50      	cmp	r3, #80	@ 0x50
 8001cfe:	d1f0      	bne.n	8001ce2 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8001d00:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001d02:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001d04:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d06:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d08:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d0a:	4387      	bics	r7, r0
 8001d0c:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d0e:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001d10:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d12:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d14:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d16:	200a      	movs	r0, #10
 8001d18:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8001d1a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001d1c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8001d1e:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d20:	4b29      	ldr	r3, [pc, #164]	@ (8001dc8 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8001d22:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d24:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d26:	2357      	movs	r3, #87	@ 0x57
 8001d28:	e011      	b.n	8001d4e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8001d2a:	2280      	movs	r2, #128	@ 0x80
 8001d2c:	0152      	lsls	r2, r2, #5
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d00f      	beq.n	8001d52 <HAL_TIM_ConfigClockSource+0xb2>
 8001d32:	2280      	movs	r2, #128	@ 0x80
 8001d34:	0192      	lsls	r2, r2, #6
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d00d      	beq.n	8001d56 <HAL_TIM_ConfigClockSource+0xb6>
 8001d3a:	2b70      	cmp	r3, #112	@ 0x70
 8001d3c:	d1d1      	bne.n	8001ce2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8001d3e:	68cb      	ldr	r3, [r1, #12]
 8001d40:	684a      	ldr	r2, [r1, #4]
 8001d42:	0020      	movs	r0, r4
 8001d44:	6889      	ldr	r1, [r1, #8]
 8001d46:	f7ff ff9f 	bl	8001c88 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d4a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8001d4c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d4e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8001d50:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001d52:	2000      	movs	r0, #0
 8001d54:	e7c5      	b.n	8001ce2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8001d56:	68cb      	ldr	r3, [r1, #12]
 8001d58:	684a      	ldr	r2, [r1, #4]
 8001d5a:	0020      	movs	r0, r4
 8001d5c:	6889      	ldr	r1, [r1, #8]
 8001d5e:	f7ff ff93 	bl	8001c88 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d62:	2380      	movs	r3, #128	@ 0x80
 8001d64:	68a2      	ldr	r2, [r4, #8]
 8001d66:	01db      	lsls	r3, r3, #7
 8001d68:	e7f1      	b.n	8001d4e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d6a:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 8001d6c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001d6e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8001d70:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d72:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d74:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d76:	43b8      	bics	r0, r7
 8001d78:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d7a:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d7c:	4f13      	ldr	r7, [pc, #76]	@ (8001dcc <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d7e:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d80:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d82:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d84:	20a0      	movs	r0, #160	@ 0xa0
 8001d86:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d88:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8001d8a:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8001d8c:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8001d8e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <HAL_TIM_ConfigClockSource+0x128>)
 8001d92:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d94:	2367      	movs	r3, #103	@ 0x67
 8001d96:	e7da      	b.n	8001d4e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8001d98:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8001d9a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8001d9c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d9e:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001da0:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001da2:	4387      	bics	r7, r0
 8001da4:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001da6:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8001da8:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001daa:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001dac:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001dae:	200a      	movs	r0, #10
 8001db0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8001db2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001db4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8001db6:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001db8:	4b03      	ldr	r3, [pc, #12]	@ (8001dc8 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8001dba:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001dbc:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001dbe:	2347      	movs	r3, #71	@ 0x47
 8001dc0:	e7c5      	b.n	8001d4e <HAL_TIM_ConfigClockSource+0xae>
 8001dc2:	46c0      	nop			@ (mov r8, r8)
 8001dc4:	ffce0088 	.word	0xffce0088
 8001dc8:	ffcfff8f 	.word	0xffcfff8f
 8001dcc:	ffff0fff 	.word	0xffff0fff

08001dd0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001dd0:	231f      	movs	r3, #31
{
 8001dd2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001dd4:	2401      	movs	r4, #1
 8001dd6:	4019      	ands	r1, r3
 8001dd8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001dda:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8001ddc:	6a03      	ldr	r3, [r0, #32]
 8001dde:	43a3      	bics	r3, r4
 8001de0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001de2:	6a03      	ldr	r3, [r0, #32]
 8001de4:	431a      	orrs	r2, r3
 8001de6:	6202      	str	r2, [r0, #32]
}
 8001de8:	bd10      	pop	{r4, pc}
	...

08001dec <HAL_TIM_OC_Start>:
{
 8001dec:	0002      	movs	r2, r0
 8001dee:	b510      	push	{r4, lr}
 8001df0:	2908      	cmp	r1, #8
 8001df2:	d01c      	beq.n	8001e2e <HAL_TIM_OC_Start+0x42>
 8001df4:	d806      	bhi.n	8001e04 <HAL_TIM_OC_Start+0x18>
 8001df6:	2900      	cmp	r1, #0
 8001df8:	d00b      	beq.n	8001e12 <HAL_TIM_OC_Start+0x26>
 8001dfa:	2904      	cmp	r1, #4
 8001dfc:	d014      	beq.n	8001e28 <HAL_TIM_OC_Start+0x3c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001dfe:	0013      	movs	r3, r2
 8001e00:	3343      	adds	r3, #67	@ 0x43
 8001e02:	e008      	b.n	8001e16 <HAL_TIM_OC_Start+0x2a>
 8001e04:	290c      	cmp	r1, #12
 8001e06:	d015      	beq.n	8001e34 <HAL_TIM_OC_Start+0x48>
 8001e08:	2910      	cmp	r1, #16
 8001e0a:	d1f8      	bne.n	8001dfe <HAL_TIM_OC_Start+0x12>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	3342      	adds	r3, #66	@ 0x42
 8001e10:	e001      	b.n	8001e16 <HAL_TIM_OC_Start+0x2a>
 8001e12:	0003      	movs	r3, r0
 8001e14:	333e      	adds	r3, #62	@ 0x3e
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	1e58      	subs	r0, r3, #1
 8001e1c:	4183      	sbcs	r3, r0
 8001e1e:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8001e20:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d009      	beq.n	8001e3a <HAL_TIM_OC_Start+0x4e>
}
 8001e26:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e28:	0003      	movs	r3, r0
 8001e2a:	333f      	adds	r3, #63	@ 0x3f
 8001e2c:	e7f3      	b.n	8001e16 <HAL_TIM_OC_Start+0x2a>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	3340      	adds	r3, #64	@ 0x40
 8001e32:	e7f0      	b.n	8001e16 <HAL_TIM_OC_Start+0x2a>
 8001e34:	0003      	movs	r3, r0
 8001e36:	3341      	adds	r3, #65	@ 0x41
 8001e38:	e7ed      	b.n	8001e16 <HAL_TIM_OC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	2908      	cmp	r1, #8
 8001e3e:	d030      	beq.n	8001ea2 <HAL_TIM_OC_Start+0xb6>
 8001e40:	d806      	bhi.n	8001e50 <HAL_TIM_OC_Start+0x64>
 8001e42:	2900      	cmp	r1, #0
 8001e44:	d00b      	beq.n	8001e5e <HAL_TIM_OC_Start+0x72>
 8001e46:	2904      	cmp	r1, #4
 8001e48:	d028      	beq.n	8001e9c <HAL_TIM_OC_Start+0xb0>
 8001e4a:	0010      	movs	r0, r2
 8001e4c:	3043      	adds	r0, #67	@ 0x43
 8001e4e:	e008      	b.n	8001e62 <HAL_TIM_OC_Start+0x76>
 8001e50:	290c      	cmp	r1, #12
 8001e52:	d029      	beq.n	8001ea8 <HAL_TIM_OC_Start+0xbc>
 8001e54:	2910      	cmp	r1, #16
 8001e56:	d1f8      	bne.n	8001e4a <HAL_TIM_OC_Start+0x5e>
 8001e58:	0010      	movs	r0, r2
 8001e5a:	3042      	adds	r0, #66	@ 0x42
 8001e5c:	e001      	b.n	8001e62 <HAL_TIM_OC_Start+0x76>
 8001e5e:	0010      	movs	r0, r2
 8001e60:	303e      	adds	r0, #62	@ 0x3e
 8001e62:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e64:	6814      	ldr	r4, [r2, #0]
 8001e66:	2201      	movs	r2, #1
 8001e68:	0020      	movs	r0, r4
 8001e6a:	f7ff ffb1 	bl	8001dd0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e6e:	4a16      	ldr	r2, [pc, #88]	@ (8001ec8 <HAL_TIM_OC_Start+0xdc>)
 8001e70:	4294      	cmp	r4, r2
 8001e72:	d005      	beq.n	8001e80 <HAL_TIM_OC_Start+0x94>
 8001e74:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <HAL_TIM_OC_Start+0xe0>)
 8001e76:	429c      	cmp	r4, r3
 8001e78:	d002      	beq.n	8001e80 <HAL_TIM_OC_Start+0x94>
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_TIM_OC_Start+0xe4>)
 8001e7c:	429c      	cmp	r4, r3
 8001e7e:	d116      	bne.n	8001eae <HAL_TIM_OC_Start+0xc2>
    __HAL_TIM_MOE_ENABLE(htim);
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	430b      	orrs	r3, r1
 8001e88:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e8a:	4294      	cmp	r4, r2
 8001e8c:	d112      	bne.n	8001eb4 <HAL_TIM_OC_Start+0xc8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e8e:	68a3      	ldr	r3, [r4, #8]
 8001e90:	4a10      	ldr	r2, [pc, #64]	@ (8001ed4 <HAL_TIM_OC_Start+0xe8>)
 8001e92:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e94:	2b06      	cmp	r3, #6
 8001e96:	d112      	bne.n	8001ebe <HAL_TIM_OC_Start+0xd2>
  return HAL_OK;
 8001e98:	2000      	movs	r0, #0
 8001e9a:	e7c4      	b.n	8001e26 <HAL_TIM_OC_Start+0x3a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e9c:	0010      	movs	r0, r2
 8001e9e:	303f      	adds	r0, #63	@ 0x3f
 8001ea0:	e7df      	b.n	8001e62 <HAL_TIM_OC_Start+0x76>
 8001ea2:	0010      	movs	r0, r2
 8001ea4:	3040      	adds	r0, #64	@ 0x40
 8001ea6:	e7dc      	b.n	8001e62 <HAL_TIM_OC_Start+0x76>
 8001ea8:	0010      	movs	r0, r2
 8001eaa:	3041      	adds	r0, #65	@ 0x41
 8001eac:	e7d9      	b.n	8001e62 <HAL_TIM_OC_Start+0x76>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed8 <HAL_TIM_OC_Start+0xec>)
 8001eb0:	429c      	cmp	r4, r3
 8001eb2:	d0ec      	beq.n	8001e8e <HAL_TIM_OC_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	6822      	ldr	r2, [r4, #0]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	6023      	str	r3, [r4, #0]
 8001ebc:	e7ec      	b.n	8001e98 <HAL_TIM_OC_Start+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ebe:	2280      	movs	r2, #128	@ 0x80
 8001ec0:	0252      	lsls	r2, r2, #9
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d1f6      	bne.n	8001eb4 <HAL_TIM_OC_Start+0xc8>
 8001ec6:	e7e7      	b.n	8001e98 <HAL_TIM_OC_Start+0xac>
 8001ec8:	40012c00 	.word	0x40012c00
 8001ecc:	40014400 	.word	0x40014400
 8001ed0:	40014800 	.word	0x40014800
 8001ed4:	00010007 	.word	0x00010007
 8001ed8:	40000400 	.word	0x40000400

08001edc <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8001edc:	b510      	push	{r4, lr}
 8001ede:	f7ff ff85 	bl	8001dec <HAL_TIM_OC_Start>
 8001ee2:	bd10      	pop	{r4, pc}

08001ee4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ee6:	0004      	movs	r4, r0
 8001ee8:	2202      	movs	r2, #2
 8001eea:	343c      	adds	r4, #60	@ 0x3c
 8001eec:	7825      	ldrb	r5, [r4, #0]
{
 8001eee:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001ef0:	0010      	movs	r0, r2
 8001ef2:	2d01      	cmp	r5, #1
 8001ef4:	d01f      	beq.n	8001f36 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef6:	001d      	movs	r5, r3
 8001ef8:	353d      	adds	r5, #61	@ 0x3d
 8001efa:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001efc:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001efe:	4e0e      	ldr	r6, [pc, #56]	@ (8001f38 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8001f00:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001f02:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001f04:	42b2      	cmp	r2, r6
 8001f06:	d103      	bne.n	8001f10 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001f08:	4f0c      	ldr	r7, [pc, #48]	@ (8001f3c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8001f0a:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001f0c:	684f      	ldr	r7, [r1, #4]
 8001f0e:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f10:	2770      	movs	r7, #112	@ 0x70
 8001f12:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f14:	680f      	ldr	r7, [r1, #0]
 8001f16:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f18:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f1a:	42b2      	cmp	r2, r6
 8001f1c:	d002      	beq.n	8001f24 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8001f1e:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d104      	bne.n	8001f2e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001f24:	2380      	movs	r3, #128	@ 0x80
 8001f26:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f28:	688b      	ldr	r3, [r1, #8]
 8001f2a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f2c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f2e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8001f30:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001f32:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001f34:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f38:	40012c00 	.word	0x40012c00
 8001f3c:	ff0fffff 	.word	0xff0fffff
 8001f40:	40000400 	.word	0x40000400

08001f44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f44:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f46:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001f50:	6801      	ldr	r1, [r0, #0]
 8001f52:	4d13      	ldr	r5, [pc, #76]	@ (8001fa0 <UART_EndRxTransfer+0x5c>)
 8001f54:	680b      	ldr	r3, [r1, #0]
 8001f56:	402b      	ands	r3, r5
 8001f58:	600b      	str	r3, [r1, #0]
 8001f5a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f5e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f62:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8001f66:	6802      	ldr	r2, [r0, #0]
 8001f68:	4c0e      	ldr	r4, [pc, #56]	@ (8001fa4 <UART_EndRxTransfer+0x60>)
 8001f6a:	6893      	ldr	r3, [r2, #8]
 8001f6c:	4023      	ands	r3, r4
 8001f6e:	6093      	str	r3, [r2, #8]
 8001f70:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f74:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d10a      	bne.n	8001f90 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f7a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f7e:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f82:	2410      	movs	r4, #16
 8001f84:	6802      	ldr	r2, [r0, #0]
 8001f86:	6813      	ldr	r3, [r2, #0]
 8001f88:	43a3      	bics	r3, r4
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f90:	0003      	movs	r3, r0
 8001f92:	2220      	movs	r2, #32
 8001f94:	338c      	adds	r3, #140	@ 0x8c
 8001f96:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001f9c:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8001f9e:	bd30      	pop	{r4, r5, pc}
 8001fa0:	fffffedf 	.word	0xfffffedf
 8001fa4:	effffffe 	.word	0xeffffffe

08001fa8 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8001fa8:	4770      	bx	lr

08001faa <HAL_UARTEx_RxEventCallback>:
}
 8001faa:	4770      	bx	lr

08001fac <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001fac:	0001      	movs	r1, r0
{
 8001fae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 8001fb0:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001fb2:	318c      	adds	r1, #140	@ 0x8c
 8001fb4:	680c      	ldr	r4, [r1, #0]
  uint16_t uhMask = huart->Mask;
 8001fb6:	3360      	adds	r3, #96	@ 0x60
 8001fb8:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001fba:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001fbc:	2c22      	cmp	r4, #34	@ 0x22
 8001fbe:	d157      	bne.n	8002070 <UART_RxISR_8BIT+0xc4>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001fc2:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 8001fc4:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8001fc6:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001fc8:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 8001fca:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8001fcc:	325e      	adds	r2, #94	@ 0x5e
    huart->pRxBuffPtr++;
 8001fce:	3301      	adds	r3, #1
 8001fd0:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8001fd2:	8813      	ldrh	r3, [r2, #0]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8001fda:	8813      	ldrh	r3, [r2, #0]
 8001fdc:	b29c      	uxth	r4, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d142      	bne.n	8002068 <UART_RxISR_8BIT+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001fe2:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001fec:	6805      	ldr	r5, [r0, #0]
 8001fee:	4f23      	ldr	r7, [pc, #140]	@ (800207c <UART_RxISR_8BIT+0xd0>)
 8001ff0:	682a      	ldr	r2, [r5, #0]
 8001ff2:	403a      	ands	r2, r7
 8001ff4:	602a      	str	r2, [r5, #0]
 8001ff6:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001ffa:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ffe:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002002:	6805      	ldr	r5, [r0, #0]
 8002004:	68aa      	ldr	r2, [r5, #8]
 8002006:	439a      	bics	r2, r3
 8002008:	60aa      	str	r2, [r5, #8]
 800200a:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800200e:	2220      	movs	r2, #32
 8002010:	600a      	str	r2, [r1, #0]

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002012:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002014:	6704      	str	r4, [r0, #112]	@ 0x70
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002016:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 8002018:	6744      	str	r4, [r0, #116]	@ 0x74
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800201a:	0212      	lsls	r2, r2, #8
 800201c:	d50a      	bpl.n	8002034 <UART_RxISR_8BIT+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800201e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002022:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002026:	6802      	ldr	r2, [r0, #0]
 8002028:	4c15      	ldr	r4, [pc, #84]	@ (8002080 <UART_RxISR_8BIT+0xd4>)
 800202a:	6813      	ldr	r3, [r2, #0]
 800202c:	4023      	ands	r3, r4
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	f381 8810 	msr	PRIMASK, r1
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002034:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002036:	2b01      	cmp	r3, #1
 8002038:	d117      	bne.n	800206a <UART_RxISR_8BIT+0xbe>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800203a:	2200      	movs	r2, #0
 800203c:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800203e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002042:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002046:	6801      	ldr	r1, [r0, #0]
 8002048:	330f      	adds	r3, #15
 800204a:	680a      	ldr	r2, [r1, #0]
 800204c:	439a      	bics	r2, r3
 800204e:	600a      	str	r2, [r1, #0]
 8002050:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002054:	6802      	ldr	r2, [r0, #0]
 8002056:	69d1      	ldr	r1, [r2, #28]
 8002058:	4219      	tst	r1, r3
 800205a:	d000      	beq.n	800205e <UART_RxISR_8BIT+0xb2>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800205c:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800205e:	0003      	movs	r3, r0
 8002060:	335c      	adds	r3, #92	@ 0x5c
 8002062:	8819      	ldrh	r1, [r3, #0]
 8002064:	f7ff ffa1 	bl	8001faa <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 800206a:	f7fe f9d7 	bl	800041c <HAL_UART_RxCpltCallback>
 800206e:	e7fb      	b.n	8002068 <UART_RxISR_8BIT+0xbc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002070:	2208      	movs	r2, #8
 8002072:	6999      	ldr	r1, [r3, #24]
 8002074:	430a      	orrs	r2, r1
 8002076:	619a      	str	r2, [r3, #24]
}
 8002078:	e7f6      	b.n	8002068 <UART_RxISR_8BIT+0xbc>
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	fffffedf 	.word	0xfffffedf
 8002080:	fbffffff 	.word	0xfbffffff

08002084 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002084:	0002      	movs	r2, r0
{
 8002086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 8002088:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800208a:	328c      	adds	r2, #140	@ 0x8c
 800208c:	6811      	ldr	r1, [r2, #0]
  uint16_t uhMask = huart->Mask;
 800208e:	3360      	adds	r3, #96	@ 0x60
 8002090:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002092:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002094:	2922      	cmp	r1, #34	@ 0x22
 8002096:	d156      	bne.n	8002146 <UART_RxISR_16BIT+0xc2>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002098:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800209a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 800209c:	4021      	ands	r1, r4
 800209e:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 80020a0:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 80020a2:	3302      	adds	r3, #2
 80020a4:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80020a6:	315e      	adds	r1, #94	@ 0x5e
 80020a8:	880b      	ldrh	r3, [r1, #0]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 80020b0:	880b      	ldrh	r3, [r1, #0]
 80020b2:	b29c      	uxth	r4, r3
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d142      	bne.n	800213e <UART_RxISR_16BIT+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80020b8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020bc:	3301      	adds	r3, #1
 80020be:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80020c2:	6805      	ldr	r5, [r0, #0]
 80020c4:	4f22      	ldr	r7, [pc, #136]	@ (8002150 <UART_RxISR_16BIT+0xcc>)
 80020c6:	6829      	ldr	r1, [r5, #0]
 80020c8:	4039      	ands	r1, r7
 80020ca:	6029      	str	r1, [r5, #0]
 80020cc:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80020d0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020d4:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020d8:	6805      	ldr	r5, [r0, #0]
 80020da:	68a9      	ldr	r1, [r5, #8]
 80020dc:	4399      	bics	r1, r3
 80020de:	60a9      	str	r1, [r5, #8]
 80020e0:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80020e4:	2120      	movs	r1, #32
 80020e6:	6011      	str	r1, [r2, #0]

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80020e8:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020ea:	6704      	str	r4, [r0, #112]	@ 0x70
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80020ec:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 80020ee:	6744      	str	r4, [r0, #116]	@ 0x74
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80020f0:	0212      	lsls	r2, r2, #8
 80020f2:	d50a      	bpl.n	800210a <UART_RxISR_16BIT+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80020f4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020f8:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80020fc:	6802      	ldr	r2, [r0, #0]
 80020fe:	4c15      	ldr	r4, [pc, #84]	@ (8002154 <UART_RxISR_16BIT+0xd0>)
 8002100:	6813      	ldr	r3, [r2, #0]
 8002102:	4023      	ands	r3, r4
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	f381 8810 	msr	PRIMASK, r1
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800210a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800210c:	2b01      	cmp	r3, #1
 800210e:	d117      	bne.n	8002140 <UART_RxISR_16BIT+0xbc>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002110:	2200      	movs	r2, #0
 8002112:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002114:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002118:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800211c:	6801      	ldr	r1, [r0, #0]
 800211e:	330f      	adds	r3, #15
 8002120:	680a      	ldr	r2, [r1, #0]
 8002122:	439a      	bics	r2, r3
 8002124:	600a      	str	r2, [r1, #0]
 8002126:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800212a:	6802      	ldr	r2, [r0, #0]
 800212c:	69d1      	ldr	r1, [r2, #28]
 800212e:	4219      	tst	r1, r3
 8002130:	d000      	beq.n	8002134 <UART_RxISR_16BIT+0xb0>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002132:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002134:	0003      	movs	r3, r0
 8002136:	335c      	adds	r3, #92	@ 0x5c
 8002138:	8819      	ldrh	r1, [r3, #0]
 800213a:	f7ff ff36 	bl	8001faa <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800213e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8002140:	f7fe f96c 	bl	800041c <HAL_UART_RxCpltCallback>
 8002144:	e7fb      	b.n	800213e <UART_RxISR_16BIT+0xba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002146:	2208      	movs	r2, #8
 8002148:	6999      	ldr	r1, [r3, #24]
 800214a:	430a      	orrs	r2, r1
 800214c:	619a      	str	r2, [r3, #24]
}
 800214e:	e7f6      	b.n	800213e <UART_RxISR_16BIT+0xba>
 8002150:	fffffedf 	.word	0xfffffedf
 8002154:	fbffffff 	.word	0xfbffffff

08002158 <UART_RxISR_8BIT_FIFOEN>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  uhMask = huart->Mask;
 8002158:	0003      	movs	r3, r0
{
 800215a:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800215c:	0006      	movs	r6, r0
  uint16_t  uhMask = huart->Mask;
 800215e:	3360      	adds	r3, #96	@ 0x60
 8002160:	881b      	ldrh	r3, [r3, #0]
{
 8002162:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 8002164:	9302      	str	r3, [sp, #8]
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002166:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002168:	368c      	adds	r6, #140	@ 0x8c
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800216a:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800216c:	681a      	ldr	r2, [r3, #0]
{
 800216e:	0004      	movs	r4, r0
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002170:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	9201      	str	r2, [sp, #4]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002176:	6832      	ldr	r2, [r6, #0]
 8002178:	2a22      	cmp	r2, #34	@ 0x22
 800217a:	d000      	beq.n	800217e <UART_RxISR_8BIT_FIFOEN+0x26>
 800217c:	e0c2      	b.n	8002304 <UART_RxISR_8BIT_FIFOEN+0x1ac>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800217e:	0003      	movs	r3, r0
 8002180:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d100      	bne.n	800218a <UART_RxISR_8BIT_FIFOEN+0x32>
 8002188:	e092      	b.n	80022b0 <UART_RxISR_8BIT_FIFOEN+0x158>
 800218a:	2320      	movs	r3, #32
 800218c:	421d      	tst	r5, r3
 800218e:	d100      	bne.n	8002192 <UART_RxISR_8BIT_FIFOEN+0x3a>
 8002190:	e08e      	b.n	80022b0 <UART_RxISR_8BIT_FIFOEN+0x158>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002192:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002194:	9902      	ldr	r1, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002198:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800219a:	400b      	ands	r3, r1
 800219c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
      huart->RxXferCount--;
 800219e:	0022      	movs	r2, r4
      huart->pRxBuffPtr++;
 80021a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80021a2:	325e      	adds	r2, #94	@ 0x5e
      huart->pRxBuffPtr++;
 80021a4:	3301      	adds	r3, #1
 80021a6:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80021a8:	8813      	ldrh	r3, [r2, #0]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	8013      	strh	r3, [r2, #0]
      isrflags = READ_REG(huart->Instance->ISR);

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80021b0:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80021b2:	6822      	ldr	r2, [r4, #0]
 80021b4:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80021b6:	421d      	tst	r5, r3
 80021b8:	d02f      	beq.n	800221a <UART_RxISR_8BIT_FIFOEN+0xc2>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80021ba:	3b06      	subs	r3, #6
 80021bc:	421d      	tst	r5, r3
 80021be:	d008      	beq.n	80021d2 <UART_RxISR_8BIT_FIFOEN+0x7a>
 80021c0:	9903      	ldr	r1, [sp, #12]
 80021c2:	05c9      	lsls	r1, r1, #23
 80021c4:	d505      	bpl.n	80021d2 <UART_RxISR_8BIT_FIFOEN+0x7a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80021c6:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80021c8:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80021ca:	3190      	adds	r1, #144	@ 0x90
 80021cc:	6808      	ldr	r0, [r1, #0]
 80021ce:	4303      	orrs	r3, r0
 80021d0:	600b      	str	r3, [r1, #0]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80021d2:	2302      	movs	r3, #2
 80021d4:	421d      	tst	r5, r3
 80021d6:	d009      	beq.n	80021ec <UART_RxISR_8BIT_FIFOEN+0x94>
 80021d8:	9901      	ldr	r1, [sp, #4]
 80021da:	07c9      	lsls	r1, r1, #31
 80021dc:	d506      	bpl.n	80021ec <UART_RxISR_8BIT_FIFOEN+0x94>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80021de:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80021e0:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80021e2:	3190      	adds	r1, #144	@ 0x90
 80021e4:	6808      	ldr	r0, [r1, #0]
 80021e6:	18db      	adds	r3, r3, r3
 80021e8:	4303      	orrs	r3, r0
 80021ea:	600b      	str	r3, [r1, #0]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80021ec:	2304      	movs	r3, #4
 80021ee:	421d      	tst	r5, r3
 80021f0:	d009      	beq.n	8002206 <UART_RxISR_8BIT_FIFOEN+0xae>
 80021f2:	9901      	ldr	r1, [sp, #4]
 80021f4:	07c9      	lsls	r1, r1, #31
 80021f6:	d506      	bpl.n	8002206 <UART_RxISR_8BIT_FIFOEN+0xae>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80021f8:	6213      	str	r3, [r2, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80021fa:	0022      	movs	r2, r4
 80021fc:	3290      	adds	r2, #144	@ 0x90
 80021fe:	6811      	ldr	r1, [r2, #0]
 8002200:	3b02      	subs	r3, #2
 8002202:	430b      	orrs	r3, r1
 8002204:	6013      	str	r3, [r2, #0]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002206:	0027      	movs	r7, r4
 8002208:	3790      	adds	r7, #144	@ 0x90
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d004      	beq.n	800221a <UART_RxISR_8BIT_FIFOEN+0xc2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002210:	0020      	movs	r0, r4
 8002212:	f7ff fec9 	bl	8001fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002216:	2300      	movs	r3, #0
 8002218:	603b      	str	r3, [r7, #0]
        }
      }

      if (huart->RxXferCount == 0U)
 800221a:	0023      	movs	r3, r4
 800221c:	335e      	adds	r3, #94	@ 0x5e
 800221e:	881b      	ldrh	r3, [r3, #0]
 8002220:	b299      	uxth	r1, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1b1      	bne.n	800218a <UART_RxISR_8BIT_FIFOEN+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002226:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800222a:	3301      	adds	r3, #1
 800222c:	f383 8810 	msr	PRIMASK, r3
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002230:	6820      	ldr	r0, [r4, #0]
 8002232:	4f37      	ldr	r7, [pc, #220]	@ (8002310 <UART_RxISR_8BIT_FIFOEN+0x1b8>)
 8002234:	6802      	ldr	r2, [r0, #0]
 8002236:	403a      	ands	r2, r7
 8002238:	6002      	str	r2, [r0, #0]
 800223a:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800223e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002242:	f383 8810 	msr	PRIMASK, r3

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002246:	6820      	ldr	r0, [r4, #0]
 8002248:	4f32      	ldr	r7, [pc, #200]	@ (8002314 <UART_RxISR_8BIT_FIFOEN+0x1bc>)
 800224a:	6882      	ldr	r2, [r0, #8]
 800224c:	403a      	ands	r2, r7
 800224e:	6082      	str	r2, [r0, #8]
 8002250:	f385 8810 	msr	PRIMASK, r5

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002254:	2220      	movs	r2, #32
 8002256:	6032      	str	r2, [r6, #0]

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002258:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800225a:	6721      	str	r1, [r4, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800225c:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 800225e:	6761      	str	r1, [r4, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002260:	0212      	lsls	r2, r2, #8
 8002262:	d50a      	bpl.n	800227a <UART_RxISR_8BIT_FIFOEN+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002264:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002268:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800226c:	6822      	ldr	r2, [r4, #0]
 800226e:	482a      	ldr	r0, [pc, #168]	@ (8002318 <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 8002270:	6813      	ldr	r3, [r2, #0]
 8002272:	4003      	ands	r3, r0
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	f381 8810 	msr	PRIMASK, r1
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800227a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800227c:	2b01      	cmp	r3, #1
 800227e:	d13d      	bne.n	80022fc <UART_RxISR_8BIT_FIFOEN+0x1a4>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002280:	2200      	movs	r2, #0
 8002282:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002284:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002288:	f383 8810 	msr	PRIMASK, r3

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800228c:	6821      	ldr	r1, [r4, #0]
 800228e:	330f      	adds	r3, #15
 8002290:	680a      	ldr	r2, [r1, #0]
 8002292:	439a      	bics	r2, r3
 8002294:	600a      	str	r2, [r1, #0]
 8002296:	f380 8810 	msr	PRIMASK, r0

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800229a:	6822      	ldr	r2, [r4, #0]
 800229c:	69d1      	ldr	r1, [r2, #28]
 800229e:	4219      	tst	r1, r3
 80022a0:	d000      	beq.n	80022a4 <UART_RxISR_8BIT_FIFOEN+0x14c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80022a2:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80022a4:	0023      	movs	r3, r4
 80022a6:	335c      	adds	r3, #92	@ 0x5c
 80022a8:	0020      	movs	r0, r4
 80022aa:	8819      	ldrh	r1, [r3, #0]
 80022ac:	f7ff fe7d 	bl	8001faa <HAL_UARTEx_RxEventCallback>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80022b0:	0023      	movs	r3, r4
 80022b2:	335e      	adds	r3, #94	@ 0x5e
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d01d      	beq.n	80022f8 <UART_RxISR_8BIT_FIFOEN+0x1a0>
 80022bc:	0023      	movs	r3, r4
 80022be:	3368      	adds	r3, #104	@ 0x68
 80022c0:	881b      	ldrh	r3, [r3, #0]
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d918      	bls.n	80022f8 <UART_RxISR_8BIT_FIFOEN+0x1a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80022c6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ca:	2201      	movs	r2, #1
 80022cc:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80022d0:	6821      	ldr	r1, [r4, #0]
 80022d2:	4d12      	ldr	r5, [pc, #72]	@ (800231c <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80022d4:	688b      	ldr	r3, [r1, #8]
 80022d6:	402b      	ands	r3, r5
 80022d8:	608b      	str	r3, [r1, #8]
 80022da:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80022de:	4b10      	ldr	r3, [pc, #64]	@ (8002320 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 80022e0:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80022e2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022e6:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80022ea:	2320      	movs	r3, #32
 80022ec:	6822      	ldr	r2, [r4, #0]
 80022ee:	6810      	ldr	r0, [r2, #0]
 80022f0:	4303      	orrs	r3, r0
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80022f8:	b005      	add	sp, #20
 80022fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
          HAL_UART_RxCpltCallback(huart);
 80022fc:	0020      	movs	r0, r4
 80022fe:	f7fe f88d 	bl	800041c <HAL_UART_RxCpltCallback>
 8002302:	e7d5      	b.n	80022b0 <UART_RxISR_8BIT_FIFOEN+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002304:	2208      	movs	r2, #8
 8002306:	6999      	ldr	r1, [r3, #24]
 8002308:	430a      	orrs	r2, r1
 800230a:	619a      	str	r2, [r3, #24]
}
 800230c:	e7f4      	b.n	80022f8 <UART_RxISR_8BIT_FIFOEN+0x1a0>
 800230e:	46c0      	nop			@ (mov r8, r8)
 8002310:	fffffeff 	.word	0xfffffeff
 8002314:	effffffe 	.word	0xeffffffe
 8002318:	fbffffff 	.word	0xfbffffff
 800231c:	efffffff 	.word	0xefffffff
 8002320:	08001fad 	.word	0x08001fad

08002324 <UART_RxISR_16BIT_FIFOEN>:
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8002324:	0003      	movs	r3, r0
{
 8002326:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002328:	0006      	movs	r6, r0
  uint16_t  uhMask = huart->Mask;
 800232a:	3360      	adds	r3, #96	@ 0x60
 800232c:	881b      	ldrh	r3, [r3, #0]
{
 800232e:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 8002330:	9302      	str	r3, [sp, #8]
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002332:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002334:	368c      	adds	r6, #140	@ 0x8c
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002336:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002338:	681a      	ldr	r2, [r3, #0]
{
 800233a:	0004      	movs	r4, r0
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800233c:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	9201      	str	r2, [sp, #4]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002342:	6832      	ldr	r2, [r6, #0]
 8002344:	2a22      	cmp	r2, #34	@ 0x22
 8002346:	d000      	beq.n	800234a <UART_RxISR_16BIT_FIFOEN+0x26>
 8002348:	e0c0      	b.n	80024cc <UART_RxISR_16BIT_FIFOEN+0x1a8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800234a:	0003      	movs	r3, r0
 800234c:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d100      	bne.n	8002356 <UART_RxISR_16BIT_FIFOEN+0x32>
 8002354:	e090      	b.n	8002478 <UART_RxISR_16BIT_FIFOEN+0x154>
 8002356:	2320      	movs	r3, #32
 8002358:	421d      	tst	r5, r3
 800235a:	d100      	bne.n	800235e <UART_RxISR_16BIT_FIFOEN+0x3a>
 800235c:	e08c      	b.n	8002478 <UART_RxISR_16BIT_FIFOEN+0x154>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800235e:	6823      	ldr	r3, [r4, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8002360:	9802      	ldr	r0, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002362:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002364:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8002366:	4001      	ands	r1, r0
 8002368:	8011      	strh	r1, [r2, #0]
      huart->pRxBuffPtr += 2U;
      huart->RxXferCount--;
 800236a:	0021      	movs	r1, r4
      huart->pRxBuffPtr += 2U;
 800236c:	3202      	adds	r2, #2
 800236e:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8002370:	315e      	adds	r1, #94	@ 0x5e
 8002372:	880a      	ldrh	r2, [r1, #0]
 8002374:	3a01      	subs	r2, #1
 8002376:	b292      	uxth	r2, r2
 8002378:	800a      	strh	r2, [r1, #0]
      isrflags = READ_REG(huart->Instance->ISR);

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800237a:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 800237c:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800237e:	4215      	tst	r5, r2
 8002380:	d02f      	beq.n	80023e2 <UART_RxISR_16BIT_FIFOEN+0xbe>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002382:	3a06      	subs	r2, #6
 8002384:	4215      	tst	r5, r2
 8002386:	d008      	beq.n	800239a <UART_RxISR_16BIT_FIFOEN+0x76>
 8002388:	9903      	ldr	r1, [sp, #12]
 800238a:	05c9      	lsls	r1, r1, #23
 800238c:	d505      	bpl.n	800239a <UART_RxISR_16BIT_FIFOEN+0x76>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800238e:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002390:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002392:	3190      	adds	r1, #144	@ 0x90
 8002394:	6808      	ldr	r0, [r1, #0]
 8002396:	4302      	orrs	r2, r0
 8002398:	600a      	str	r2, [r1, #0]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800239a:	2202      	movs	r2, #2
 800239c:	4215      	tst	r5, r2
 800239e:	d009      	beq.n	80023b4 <UART_RxISR_16BIT_FIFOEN+0x90>
 80023a0:	9901      	ldr	r1, [sp, #4]
 80023a2:	07c9      	lsls	r1, r1, #31
 80023a4:	d506      	bpl.n	80023b4 <UART_RxISR_16BIT_FIFOEN+0x90>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80023a6:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80023a8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80023aa:	3190      	adds	r1, #144	@ 0x90
 80023ac:	6808      	ldr	r0, [r1, #0]
 80023ae:	1892      	adds	r2, r2, r2
 80023b0:	4302      	orrs	r2, r0
 80023b2:	600a      	str	r2, [r1, #0]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80023b4:	2204      	movs	r2, #4
 80023b6:	4215      	tst	r5, r2
 80023b8:	d009      	beq.n	80023ce <UART_RxISR_16BIT_FIFOEN+0xaa>
 80023ba:	9901      	ldr	r1, [sp, #4]
 80023bc:	07c9      	lsls	r1, r1, #31
 80023be:	d506      	bpl.n	80023ce <UART_RxISR_16BIT_FIFOEN+0xaa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80023c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023c2:	0022      	movs	r2, r4
 80023c4:	2302      	movs	r3, #2
 80023c6:	3290      	adds	r2, #144	@ 0x90
 80023c8:	6811      	ldr	r1, [r2, #0]
 80023ca:	430b      	orrs	r3, r1
 80023cc:	6013      	str	r3, [r2, #0]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023ce:	0027      	movs	r7, r4
 80023d0:	3790      	adds	r7, #144	@ 0x90
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d004      	beq.n	80023e2 <UART_RxISR_16BIT_FIFOEN+0xbe>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80023d8:	0020      	movs	r0, r4
 80023da:	f7ff fde5 	bl	8001fa8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023de:	2300      	movs	r3, #0
 80023e0:	603b      	str	r3, [r7, #0]
        }
      }

      if (huart->RxXferCount == 0U)
 80023e2:	0023      	movs	r3, r4
 80023e4:	335e      	adds	r3, #94	@ 0x5e
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	b299      	uxth	r1, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1b3      	bne.n	8002356 <UART_RxISR_16BIT_FIFOEN+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80023ee:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f2:	3301      	adds	r3, #1
 80023f4:	f383 8810 	msr	PRIMASK, r3
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80023f8:	6820      	ldr	r0, [r4, #0]
 80023fa:	4f37      	ldr	r7, [pc, #220]	@ (80024d8 <UART_RxISR_16BIT_FIFOEN+0x1b4>)
 80023fc:	6802      	ldr	r2, [r0, #0]
 80023fe:	403a      	ands	r2, r7
 8002400:	6002      	str	r2, [r0, #0]
 8002402:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002406:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800240a:	f383 8810 	msr	PRIMASK, r3

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800240e:	6820      	ldr	r0, [r4, #0]
 8002410:	4f32      	ldr	r7, [pc, #200]	@ (80024dc <UART_RxISR_16BIT_FIFOEN+0x1b8>)
 8002412:	6882      	ldr	r2, [r0, #8]
 8002414:	403a      	ands	r2, r7
 8002416:	6082      	str	r2, [r0, #8]
 8002418:	f385 8810 	msr	PRIMASK, r5

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800241c:	2220      	movs	r2, #32
 800241e:	6032      	str	r2, [r6, #0]

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002420:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002422:	6721      	str	r1, [r4, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002424:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 8002426:	6761      	str	r1, [r4, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002428:	0212      	lsls	r2, r2, #8
 800242a:	d50a      	bpl.n	8002442 <UART_RxISR_16BIT_FIFOEN+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800242c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002430:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002434:	6822      	ldr	r2, [r4, #0]
 8002436:	482a      	ldr	r0, [pc, #168]	@ (80024e0 <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 8002438:	6813      	ldr	r3, [r2, #0]
 800243a:	4003      	ands	r3, r0
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	f381 8810 	msr	PRIMASK, r1
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002442:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8002444:	2b01      	cmp	r3, #1
 8002446:	d13d      	bne.n	80024c4 <UART_RxISR_16BIT_FIFOEN+0x1a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002448:	2200      	movs	r2, #0
 800244a:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800244c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002450:	f383 8810 	msr	PRIMASK, r3

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002454:	6821      	ldr	r1, [r4, #0]
 8002456:	330f      	adds	r3, #15
 8002458:	680a      	ldr	r2, [r1, #0]
 800245a:	439a      	bics	r2, r3
 800245c:	600a      	str	r2, [r1, #0]
 800245e:	f380 8810 	msr	PRIMASK, r0

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002462:	6822      	ldr	r2, [r4, #0]
 8002464:	69d1      	ldr	r1, [r2, #28]
 8002466:	4219      	tst	r1, r3
 8002468:	d000      	beq.n	800246c <UART_RxISR_16BIT_FIFOEN+0x148>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800246a:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800246c:	0023      	movs	r3, r4
 800246e:	335c      	adds	r3, #92	@ 0x5c
 8002470:	0020      	movs	r0, r4
 8002472:	8819      	ldrh	r1, [r3, #0]
 8002474:	f7ff fd99 	bl	8001faa <HAL_UARTEx_RxEventCallback>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8002478:	0023      	movs	r3, r4
 800247a:	335e      	adds	r3, #94	@ 0x5e
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01d      	beq.n	80024c0 <UART_RxISR_16BIT_FIFOEN+0x19c>
 8002484:	0023      	movs	r3, r4
 8002486:	3368      	adds	r3, #104	@ 0x68
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	4293      	cmp	r3, r2
 800248c:	d918      	bls.n	80024c0 <UART_RxISR_16BIT_FIFOEN+0x19c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800248e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002492:	2201      	movs	r2, #1
 8002494:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8002498:	6821      	ldr	r1, [r4, #0]
 800249a:	4d12      	ldr	r5, [pc, #72]	@ (80024e4 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 800249c:	688b      	ldr	r3, [r1, #8]
 800249e:	402b      	ands	r3, r5
 80024a0:	608b      	str	r3, [r1, #8]
 80024a2:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80024a6:	4b10      	ldr	r3, [pc, #64]	@ (80024e8 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 80024a8:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80024aa:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ae:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80024b2:	2320      	movs	r3, #32
 80024b4:	6822      	ldr	r2, [r4, #0]
 80024b6:	6810      	ldr	r0, [r2, #0]
 80024b8:	4303      	orrs	r3, r0
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80024c0:	b005      	add	sp, #20
 80024c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
          HAL_UART_RxCpltCallback(huart);
 80024c4:	0020      	movs	r0, r4
 80024c6:	f7fd ffa9 	bl	800041c <HAL_UART_RxCpltCallback>
 80024ca:	e7d5      	b.n	8002478 <UART_RxISR_16BIT_FIFOEN+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80024cc:	2208      	movs	r2, #8
 80024ce:	6999      	ldr	r1, [r3, #24]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	619a      	str	r2, [r3, #24]
}
 80024d4:	e7f4      	b.n	80024c0 <UART_RxISR_16BIT_FIFOEN+0x19c>
 80024d6:	46c0      	nop			@ (mov r8, r8)
 80024d8:	fffffeff 	.word	0xfffffeff
 80024dc:	effffffe 	.word	0xeffffffe
 80024e0:	fbffffff 	.word	0xfbffffff
 80024e4:	efffffff 	.word	0xefffffff
 80024e8:	08002085 	.word	0x08002085

080024ec <UART_SetConfig>:
{
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024f0:	6925      	ldr	r5, [r4, #16]
 80024f2:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024f4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024f6:	4329      	orrs	r1, r5
 80024f8:	6965      	ldr	r5, [r4, #20]
 80024fa:	69c2      	ldr	r2, [r0, #28]
 80024fc:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024fe:	6818      	ldr	r0, [r3, #0]
 8002500:	4d50      	ldr	r5, [pc, #320]	@ (8002644 <UART_SetConfig+0x158>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002502:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002504:	4028      	ands	r0, r5
 8002506:	4301      	orrs	r1, r0
 8002508:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800250a:	6859      	ldr	r1, [r3, #4]
 800250c:	484e      	ldr	r0, [pc, #312]	@ (8002648 <UART_SetConfig+0x15c>)
  tmpreg |= huart->Init.OneBitSampling;
 800250e:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002510:	4001      	ands	r1, r0
 8002512:	68e0      	ldr	r0, [r4, #12]
 8002514:	4301      	orrs	r1, r0
 8002516:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002518:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800251a:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800251c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800251e:	4d4b      	ldr	r5, [pc, #300]	@ (800264c <UART_SetConfig+0x160>)
 8002520:	4028      	ands	r0, r5
 8002522:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002524:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002526:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002528:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800252a:	4381      	bics	r1, r0
 800252c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800252e:	4301      	orrs	r1, r0
 8002530:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002532:	4947      	ldr	r1, [pc, #284]	@ (8002650 <UART_SetConfig+0x164>)
 8002534:	428b      	cmp	r3, r1
 8002536:	d115      	bne.n	8002564 <UART_SetConfig+0x78>
 8002538:	2103      	movs	r1, #3
 800253a:	4b46      	ldr	r3, [pc, #280]	@ (8002654 <UART_SetConfig+0x168>)
 800253c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253e:	400b      	ands	r3, r1
 8002540:	3b01      	subs	r3, #1
 8002542:	2b02      	cmp	r3, #2
 8002544:	d86f      	bhi.n	8002626 <UART_SetConfig+0x13a>
 8002546:	4944      	ldr	r1, [pc, #272]	@ (8002658 <UART_SetConfig+0x16c>)
 8002548:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800254a:	2380      	movs	r3, #128	@ 0x80
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	429a      	cmp	r2, r3
 8002550:	d137      	bne.n	80025c2 <UART_SetConfig+0xd6>
    switch (clocksource)
 8002552:	2808      	cmp	r0, #8
 8002554:	d865      	bhi.n	8002622 <UART_SetConfig+0x136>
 8002556:	f7fd fdd7 	bl	8000108 <__gnu_thumb1_case_uqi>
 800255a:	646a      	.short	0x646a
 800255c:	6431640b 	.word	0x6431640b
 8002560:	6464      	.short	0x6464
 8002562:	14          	.byte	0x14
 8002563:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002564:	493d      	ldr	r1, [pc, #244]	@ (800265c <UART_SetConfig+0x170>)
 8002566:	185b      	adds	r3, r3, r1
 8002568:	1e59      	subs	r1, r3, #1
 800256a:	418b      	sbcs	r3, r1
 800256c:	0118      	lsls	r0, r3, #4
 800256e:	e7ec      	b.n	800254a <UART_SetConfig+0x5e>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002570:	4b38      	ldr	r3, [pc, #224]	@ (8002654 <UART_SetConfig+0x168>)
 8002572:	483b      	ldr	r0, [pc, #236]	@ (8002660 <UART_SetConfig+0x174>)
 8002574:	6819      	ldr	r1, [r3, #0]
 8002576:	0609      	lsls	r1, r1, #24
 8002578:	0f49      	lsrs	r1, r1, #29
 800257a:	3101      	adds	r1, #1
 800257c:	f7fd fdd8 	bl	8000130 <__udivsi3>
 8002580:	0002      	movs	r2, r0
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002582:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002584:	4b37      	ldr	r3, [pc, #220]	@ (8002664 <UART_SetConfig+0x178>)
 8002586:	0049      	lsls	r1, r1, #1
 8002588:	0010      	movs	r0, r2
 800258a:	5ac9      	ldrh	r1, [r1, r3]
 800258c:	f7fd fdd0 	bl	8000130 <__udivsi3>
 8002590:	6865      	ldr	r5, [r4, #4]
 8002592:	0040      	lsls	r0, r0, #1
 8002594:	086b      	lsrs	r3, r5, #1
 8002596:	18c0      	adds	r0, r0, r3
 8002598:	0029      	movs	r1, r5
 800259a:	f7fd fdc9 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800259e:	0002      	movs	r2, r0
 80025a0:	4b31      	ldr	r3, [pc, #196]	@ (8002668 <UART_SetConfig+0x17c>)
 80025a2:	3a10      	subs	r2, #16
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d83c      	bhi.n	8002622 <UART_SetConfig+0x136>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025a8:	230f      	movs	r3, #15
 80025aa:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025ac:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025ae:	439a      	bics	r2, r3
 80025b0:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025b2:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80025b4:	6822      	ldr	r2, [r4, #0]
 80025b6:	4303      	orrs	r3, r0
 80025b8:	60d3      	str	r3, [r2, #12]
 80025ba:	e03c      	b.n	8002636 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetSysClockFreq();
 80025bc:	f7ff f800 	bl	80015c0 <HAL_RCC_GetSysClockFreq>
 80025c0:	e037      	b.n	8002632 <UART_SetConfig+0x146>
    switch (clocksource)
 80025c2:	2808      	cmp	r0, #8
 80025c4:	d82d      	bhi.n	8002622 <UART_SetConfig+0x136>
 80025c6:	f7fd fd9f 	bl	8000108 <__gnu_thumb1_case_uqi>
 80025ca:	2c05      	.short	0x2c05
 80025cc:	2c262c0a 	.word	0x2c262c0a
 80025d0:	2c2c      	.short	0x2c2c
 80025d2:	29          	.byte	0x29
 80025d3:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 80025d4:	f7ff f8dc 	bl	8001790 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80025d8:	2800      	cmp	r0, #0
 80025da:	d02c      	beq.n	8002636 <UART_SetConfig+0x14a>
 80025dc:	e007      	b.n	80025ee <UART_SetConfig+0x102>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80025de:	4b1d      	ldr	r3, [pc, #116]	@ (8002654 <UART_SetConfig+0x168>)
 80025e0:	481f      	ldr	r0, [pc, #124]	@ (8002660 <UART_SetConfig+0x174>)
 80025e2:	6819      	ldr	r1, [r3, #0]
 80025e4:	0609      	lsls	r1, r1, #24
 80025e6:	0f49      	lsrs	r1, r1, #29
 80025e8:	3101      	adds	r1, #1
 80025ea:	f7fd fda1 	bl	8000130 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80025ee:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80025f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002664 <UART_SetConfig+0x178>)
 80025f2:	0052      	lsls	r2, r2, #1
 80025f4:	5ad1      	ldrh	r1, [r2, r3]
 80025f6:	f7fd fd9b 	bl	8000130 <__udivsi3>
 80025fa:	6865      	ldr	r5, [r4, #4]
 80025fc:	086b      	lsrs	r3, r5, #1
 80025fe:	18c0      	adds	r0, r0, r3
 8002600:	0029      	movs	r1, r5
 8002602:	f7fd fd95 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002606:	0002      	movs	r2, r0
 8002608:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <UART_SetConfig+0x17c>)
 800260a:	3a10      	subs	r2, #16
 800260c:	429a      	cmp	r2, r3
 800260e:	d808      	bhi.n	8002622 <UART_SetConfig+0x136>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002610:	6823      	ldr	r3, [r4, #0]
 8002612:	60d8      	str	r0, [r3, #12]
 8002614:	e00f      	b.n	8002636 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetSysClockFreq();
 8002616:	f7fe ffd3 	bl	80015c0 <HAL_RCC_GetSysClockFreq>
        break;
 800261a:	e7dd      	b.n	80025d8 <UART_SetConfig+0xec>
    switch (clocksource)
 800261c:	2080      	movs	r0, #128	@ 0x80
 800261e:	0200      	lsls	r0, r0, #8
 8002620:	e7e5      	b.n	80025ee <UART_SetConfig+0x102>
        ret = HAL_ERROR;
 8002622:	2001      	movs	r0, #1
 8002624:	e008      	b.n	8002638 <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002626:	2380      	movs	r3, #128	@ 0x80
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	429a      	cmp	r2, r3
 800262c:	d1d2      	bne.n	80025d4 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetPCLK1Freq();
 800262e:	f7ff f8af 	bl	8001790 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8002632:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8002634:	d1a5      	bne.n	8002582 <UART_SetConfig+0x96>
    switch (clocksource)
 8002636:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <UART_SetConfig+0x180>)
 800263a:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800263c:	2300      	movs	r3, #0
 800263e:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8002640:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002642:	bd70      	pop	{r4, r5, r6, pc}
 8002644:	cfff69f3 	.word	0xcfff69f3
 8002648:	ffffcfff 	.word	0xffffcfff
 800264c:	11fff4ff 	.word	0x11fff4ff
 8002650:	40013800 	.word	0x40013800
 8002654:	40021000 	.word	0x40021000
 8002658:	08002c78 	.word	0x08002c78
 800265c:	bfffbc00 	.word	0xbfffbc00
 8002660:	02dc6c00 	.word	0x02dc6c00
 8002664:	08002c7c 	.word	0x08002c7c
 8002668:	0000ffef 	.word	0x0000ffef
 800266c:	00010001 	.word	0x00010001

08002670 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002670:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8002672:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002674:	071a      	lsls	r2, r3, #28
 8002676:	d506      	bpl.n	8002686 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002678:	6801      	ldr	r1, [r0, #0]
 800267a:	4c28      	ldr	r4, [pc, #160]	@ (800271c <UART_AdvFeatureConfig+0xac>)
 800267c:	684a      	ldr	r2, [r1, #4]
 800267e:	4022      	ands	r2, r4
 8002680:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8002682:	4322      	orrs	r2, r4
 8002684:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002686:	07da      	lsls	r2, r3, #31
 8002688:	d506      	bpl.n	8002698 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800268a:	6801      	ldr	r1, [r0, #0]
 800268c:	4c24      	ldr	r4, [pc, #144]	@ (8002720 <UART_AdvFeatureConfig+0xb0>)
 800268e:	684a      	ldr	r2, [r1, #4]
 8002690:	4022      	ands	r2, r4
 8002692:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8002694:	4322      	orrs	r2, r4
 8002696:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002698:	079a      	lsls	r2, r3, #30
 800269a:	d506      	bpl.n	80026aa <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800269c:	6801      	ldr	r1, [r0, #0]
 800269e:	4c21      	ldr	r4, [pc, #132]	@ (8002724 <UART_AdvFeatureConfig+0xb4>)
 80026a0:	684a      	ldr	r2, [r1, #4]
 80026a2:	4022      	ands	r2, r4
 80026a4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80026a6:	4322      	orrs	r2, r4
 80026a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026aa:	075a      	lsls	r2, r3, #29
 80026ac:	d506      	bpl.n	80026bc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026ae:	6801      	ldr	r1, [r0, #0]
 80026b0:	4c1d      	ldr	r4, [pc, #116]	@ (8002728 <UART_AdvFeatureConfig+0xb8>)
 80026b2:	684a      	ldr	r2, [r1, #4]
 80026b4:	4022      	ands	r2, r4
 80026b6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80026b8:	4322      	orrs	r2, r4
 80026ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80026bc:	06da      	lsls	r2, r3, #27
 80026be:	d506      	bpl.n	80026ce <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80026c0:	6801      	ldr	r1, [r0, #0]
 80026c2:	4c1a      	ldr	r4, [pc, #104]	@ (800272c <UART_AdvFeatureConfig+0xbc>)
 80026c4:	688a      	ldr	r2, [r1, #8]
 80026c6:	4022      	ands	r2, r4
 80026c8:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80026ca:	4322      	orrs	r2, r4
 80026cc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026ce:	069a      	lsls	r2, r3, #26
 80026d0:	d506      	bpl.n	80026e0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026d2:	6801      	ldr	r1, [r0, #0]
 80026d4:	4c16      	ldr	r4, [pc, #88]	@ (8002730 <UART_AdvFeatureConfig+0xc0>)
 80026d6:	688a      	ldr	r2, [r1, #8]
 80026d8:	4022      	ands	r2, r4
 80026da:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80026dc:	4322      	orrs	r2, r4
 80026de:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026e0:	065a      	lsls	r2, r3, #25
 80026e2:	d510      	bpl.n	8002706 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026e4:	6801      	ldr	r1, [r0, #0]
 80026e6:	4d13      	ldr	r5, [pc, #76]	@ (8002734 <UART_AdvFeatureConfig+0xc4>)
 80026e8:	684a      	ldr	r2, [r1, #4]
 80026ea:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80026ec:	402a      	ands	r2, r5
 80026ee:	4322      	orrs	r2, r4
 80026f0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026f2:	2280      	movs	r2, #128	@ 0x80
 80026f4:	0352      	lsls	r2, r2, #13
 80026f6:	4294      	cmp	r4, r2
 80026f8:	d105      	bne.n	8002706 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026fa:	684a      	ldr	r2, [r1, #4]
 80026fc:	4c0e      	ldr	r4, [pc, #56]	@ (8002738 <UART_AdvFeatureConfig+0xc8>)
 80026fe:	4022      	ands	r2, r4
 8002700:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8002702:	4322      	orrs	r2, r4
 8002704:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002706:	061b      	lsls	r3, r3, #24
 8002708:	d506      	bpl.n	8002718 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800270a:	6802      	ldr	r2, [r0, #0]
 800270c:	490b      	ldr	r1, [pc, #44]	@ (800273c <UART_AdvFeatureConfig+0xcc>)
 800270e:	6853      	ldr	r3, [r2, #4]
 8002710:	400b      	ands	r3, r1
 8002712:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002714:	430b      	orrs	r3, r1
 8002716:	6053      	str	r3, [r2, #4]
}
 8002718:	bd30      	pop	{r4, r5, pc}
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	ffff7fff 	.word	0xffff7fff
 8002720:	fffdffff 	.word	0xfffdffff
 8002724:	fffeffff 	.word	0xfffeffff
 8002728:	fffbffff 	.word	0xfffbffff
 800272c:	ffffefff 	.word	0xffffefff
 8002730:	ffffdfff 	.word	0xffffdfff
 8002734:	ffefffff 	.word	0xffefffff
 8002738:	ff9fffff 	.word	0xff9fffff
 800273c:	fff7ffff 	.word	0xfff7ffff

08002740 <UART_WaitOnFlagUntilTimeout>:
{
 8002740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002742:	0004      	movs	r4, r0
 8002744:	000d      	movs	r5, r1
 8002746:	0017      	movs	r7, r2
 8002748:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800274a:	6822      	ldr	r2, [r4, #0]
 800274c:	69d3      	ldr	r3, [r2, #28]
 800274e:	402b      	ands	r3, r5
 8002750:	1b5b      	subs	r3, r3, r5
 8002752:	4259      	negs	r1, r3
 8002754:	414b      	adcs	r3, r1
 8002756:	42bb      	cmp	r3, r7
 8002758:	d001      	beq.n	800275e <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800275a:	2000      	movs	r0, #0
 800275c:	e026      	b.n	80027ac <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 800275e:	9b08      	ldr	r3, [sp, #32]
 8002760:	3301      	adds	r3, #1
 8002762:	d0f3      	beq.n	800274c <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002764:	f7fe fc0e 	bl	8000f84 <HAL_GetTick>
 8002768:	9b00      	ldr	r3, [sp, #0]
 800276a:	1ac0      	subs	r0, r0, r3
 800276c:	9b08      	ldr	r3, [sp, #32]
 800276e:	4298      	cmp	r0, r3
 8002770:	d82d      	bhi.n	80027ce <UART_WaitOnFlagUntilTimeout+0x8e>
 8002772:	2b00      	cmp	r3, #0
 8002774:	d02b      	beq.n	80027ce <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002776:	6823      	ldr	r3, [r4, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	0752      	lsls	r2, r2, #29
 800277c:	d5e5      	bpl.n	800274a <UART_WaitOnFlagUntilTimeout+0xa>
 800277e:	002a      	movs	r2, r5
 8002780:	2140      	movs	r1, #64	@ 0x40
 8002782:	3a40      	subs	r2, #64	@ 0x40
 8002784:	438a      	bics	r2, r1
 8002786:	d0e0      	beq.n	800274a <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002788:	69da      	ldr	r2, [r3, #28]
 800278a:	2608      	movs	r6, #8
 800278c:	0011      	movs	r1, r2
 800278e:	4031      	ands	r1, r6
 8002790:	9101      	str	r1, [sp, #4]
 8002792:	4232      	tst	r2, r6
 8002794:	d00b      	beq.n	80027ae <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 8002796:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002798:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 800279a:	f7ff fbd3 	bl	8001f44 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800279e:	0023      	movs	r3, r4
 80027a0:	3390      	adds	r3, #144	@ 0x90
 80027a2:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 80027a4:	2300      	movs	r3, #0
          return HAL_ERROR;
 80027a6:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80027a8:	3484      	adds	r4, #132	@ 0x84
 80027aa:	7023      	strb	r3, [r4, #0]
}
 80027ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80027ae:	2280      	movs	r2, #128	@ 0x80
 80027b0:	69d9      	ldr	r1, [r3, #28]
 80027b2:	0112      	lsls	r2, r2, #4
 80027b4:	4211      	tst	r1, r2
 80027b6:	d0c8      	beq.n	800274a <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80027b8:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80027ba:	0020      	movs	r0, r4
 80027bc:	f7ff fbc2 	bl	8001f44 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80027c0:	0023      	movs	r3, r4
 80027c2:	2220      	movs	r2, #32
 80027c4:	3390      	adds	r3, #144	@ 0x90
 80027c6:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 80027c8:	9b01      	ldr	r3, [sp, #4]
 80027ca:	3484      	adds	r4, #132	@ 0x84
 80027cc:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80027ce:	2003      	movs	r0, #3
 80027d0:	e7ec      	b.n	80027ac <UART_WaitOnFlagUntilTimeout+0x6c>

080027d2 <HAL_UART_Transmit>:
{
 80027d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d4:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80027d6:	0002      	movs	r2, r0
{
 80027d8:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 80027da:	3288      	adds	r2, #136	@ 0x88
{
 80027dc:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 80027de:	6813      	ldr	r3, [r2, #0]
{
 80027e0:	0004      	movs	r4, r0
 80027e2:	000d      	movs	r5, r1
    return HAL_BUSY;
 80027e4:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80027e6:	2b20      	cmp	r3, #32
 80027e8:	d139      	bne.n	800285e <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 80027ea:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80027ec:	2900      	cmp	r1, #0
 80027ee:	d036      	beq.n	800285e <HAL_UART_Transmit+0x8c>
 80027f0:	2f00      	cmp	r7, #0
 80027f2:	d034      	beq.n	800285e <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027f4:	2380      	movs	r3, #128	@ 0x80
 80027f6:	68a1      	ldr	r1, [r4, #8]
 80027f8:	015b      	lsls	r3, r3, #5
 80027fa:	4299      	cmp	r1, r3
 80027fc:	d104      	bne.n	8002808 <HAL_UART_Transmit+0x36>
 80027fe:	6923      	ldr	r3, [r4, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002804:	4205      	tst	r5, r0
 8002806:	d12a      	bne.n	800285e <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002808:	0023      	movs	r3, r4
 800280a:	2600      	movs	r6, #0
 800280c:	3390      	adds	r3, #144	@ 0x90
 800280e:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002810:	2321      	movs	r3, #33	@ 0x21
 8002812:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002814:	f7fe fbb6 	bl	8000f84 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002818:	0023      	movs	r3, r4
 800281a:	3354      	adds	r3, #84	@ 0x54
 800281c:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 800281e:	3302      	adds	r3, #2
 8002820:	9303      	str	r3, [sp, #12]
 8002822:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002824:	2380      	movs	r3, #128	@ 0x80
 8002826:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8002828:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800282a:	015b      	lsls	r3, r3, #5
 800282c:	429a      	cmp	r2, r3
 800282e:	d104      	bne.n	800283a <HAL_UART_Transmit+0x68>
 8002830:	6923      	ldr	r3, [r4, #16]
 8002832:	42b3      	cmp	r3, r6
 8002834:	d101      	bne.n	800283a <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8002836:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8002838:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800283a:	0023      	movs	r3, r4
 800283c:	3356      	adds	r3, #86	@ 0x56
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29a      	uxth	r2, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10d      	bne.n	8002862 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002846:	9b05      	ldr	r3, [sp, #20]
 8002848:	0020      	movs	r0, r4
 800284a:	9300      	str	r3, [sp, #0]
 800284c:	2140      	movs	r1, #64	@ 0x40
 800284e:	9b04      	ldr	r3, [sp, #16]
 8002850:	f7ff ff76 	bl	8002740 <UART_WaitOnFlagUntilTimeout>
 8002854:	2320      	movs	r3, #32
 8002856:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 8002858:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800285a:	2800      	cmp	r0, #0
 800285c:	d10e      	bne.n	800287c <HAL_UART_Transmit+0xaa>
}
 800285e:	b007      	add	sp, #28
 8002860:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002862:	9b05      	ldr	r3, [sp, #20]
 8002864:	2200      	movs	r2, #0
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	2180      	movs	r1, #128	@ 0x80
 800286a:	0020      	movs	r0, r4
 800286c:	9b04      	ldr	r3, [sp, #16]
 800286e:	f7ff ff67 	bl	8002740 <UART_WaitOnFlagUntilTimeout>
 8002872:	2800      	cmp	r0, #0
 8002874:	d004      	beq.n	8002880 <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 8002876:	2320      	movs	r3, #32
 8002878:	3488      	adds	r4, #136	@ 0x88
 800287a:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 800287c:	2003      	movs	r0, #3
 800287e:	e7ee      	b.n	800285e <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002880:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002882:	2d00      	cmp	r5, #0
 8002884:	d10b      	bne.n	800289e <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002886:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8002888:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800288a:	05db      	lsls	r3, r3, #23
 800288c:	0ddb      	lsrs	r3, r3, #23
 800288e:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8002890:	9b03      	ldr	r3, [sp, #12]
 8002892:	9a03      	ldr	r2, [sp, #12]
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	3b01      	subs	r3, #1
 8002898:	b29b      	uxth	r3, r3
 800289a:	8013      	strh	r3, [r2, #0]
 800289c:	e7cd      	b.n	800283a <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800289e:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80028a0:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028a2:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 80028a4:	e7f4      	b.n	8002890 <HAL_UART_Transmit+0xbe>
	...

080028a8 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a8:	0003      	movs	r3, r0
{
 80028aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ac:	2600      	movs	r6, #0
{
 80028ae:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b0:	3390      	adds	r3, #144	@ 0x90
 80028b2:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 80028b4:	f7fe fb66 	bl	8000f84 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028b8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80028ba:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	071b      	lsls	r3, r3, #28
 80028c0:	d51f      	bpl.n	8002902 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028c2:	2180      	movs	r1, #128	@ 0x80
 80028c4:	4b28      	ldr	r3, [pc, #160]	@ (8002968 <UART_CheckIdleState+0xc0>)
 80028c6:	0032      	movs	r2, r6
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	0389      	lsls	r1, r1, #14
 80028cc:	0003      	movs	r3, r0
 80028ce:	0020      	movs	r0, r4
 80028d0:	f7ff ff36 	bl	8002740 <UART_WaitOnFlagUntilTimeout>
 80028d4:	42b0      	cmp	r0, r6
 80028d6:	d014      	beq.n	8002902 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80028d8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028dc:	2301      	movs	r3, #1
 80028de:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80028e2:	2080      	movs	r0, #128	@ 0x80
 80028e4:	6822      	ldr	r2, [r4, #0]
 80028e6:	6813      	ldr	r3, [r2, #0]
 80028e8:	4383      	bics	r3, r0
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80028f0:	0023      	movs	r3, r4
 80028f2:	2220      	movs	r2, #32
 80028f4:	3388      	adds	r3, #136	@ 0x88
 80028f6:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 80028f8:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80028fa:	2300      	movs	r3, #0
 80028fc:	3484      	adds	r4, #132	@ 0x84
 80028fe:	7023      	strb	r3, [r4, #0]
}
 8002900:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002902:	0026      	movs	r6, r4
 8002904:	6823      	ldr	r3, [r4, #0]
 8002906:	368c      	adds	r6, #140	@ 0x8c
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	075b      	lsls	r3, r3, #29
 800290c:	d523      	bpl.n	8002956 <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800290e:	2180      	movs	r1, #128	@ 0x80
 8002910:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <UART_CheckIdleState+0xc0>)
 8002912:	2200      	movs	r2, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	0020      	movs	r0, r4
 8002918:	002b      	movs	r3, r5
 800291a:	03c9      	lsls	r1, r1, #15
 800291c:	f7ff ff10 	bl	8002740 <UART_WaitOnFlagUntilTimeout>
 8002920:	2800      	cmp	r0, #0
 8002922:	d018      	beq.n	8002956 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002924:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002928:	2201      	movs	r2, #1
 800292a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800292e:	6821      	ldr	r1, [r4, #0]
 8002930:	4d0e      	ldr	r5, [pc, #56]	@ (800296c <UART_CheckIdleState+0xc4>)
 8002932:	680b      	ldr	r3, [r1, #0]
 8002934:	402b      	ands	r3, r5
 8002936:	600b      	str	r3, [r1, #0]
 8002938:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800293c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002940:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002944:	6821      	ldr	r1, [r4, #0]
 8002946:	688b      	ldr	r3, [r1, #8]
 8002948:	4393      	bics	r3, r2
 800294a:	608b      	str	r3, [r1, #8]
 800294c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8002950:	2320      	movs	r3, #32
 8002952:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8002954:	e7d0      	b.n	80028f8 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8002956:	0023      	movs	r3, r4
 8002958:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800295a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800295c:	3388      	adds	r3, #136	@ 0x88
 800295e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002960:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002962:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002964:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8002966:	e7c8      	b.n	80028fa <UART_CheckIdleState+0x52>
 8002968:	01ffffff 	.word	0x01ffffff
 800296c:	fffffedf 	.word	0xfffffedf

08002970 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8002970:	0003      	movs	r3, r0
 8002972:	335c      	adds	r3, #92	@ 0x5c
{
 8002974:	b570      	push	{r4, r5, r6, lr}
  huart->pRxBuffPtr  = pData;
 8002976:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8002978:	2480      	movs	r4, #128	@ 0x80
  huart->RxXferSize  = Size;
 800297a:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 800297c:	805a      	strh	r2, [r3, #2]
  huart->RxISR       = NULL;
 800297e:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8002980:	6881      	ldr	r1, [r0, #8]
  huart->RxISR       = NULL;
 8002982:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8002984:	0164      	lsls	r4, r4, #5
 8002986:	42a1      	cmp	r1, r4
 8002988:	d13c      	bne.n	8002a04 <UART_Start_Receive_IT+0x94>
 800298a:	6903      	ldr	r3, [r0, #16]
 800298c:	4259      	negs	r1, r3
 800298e:	414b      	adcs	r3, r1
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	33ff      	adds	r3, #255	@ 0xff
 8002994:	0001      	movs	r1, r0
 8002996:	3160      	adds	r1, #96	@ 0x60
 8002998:	800b      	strh	r3, [r1, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800299a:	0003      	movs	r3, r0
 800299c:	2100      	movs	r1, #0
 800299e:	3390      	adds	r3, #144	@ 0x90
 80029a0:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029a2:	3122      	adds	r1, #34	@ 0x22
 80029a4:	3b04      	subs	r3, #4
 80029a6:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80029a8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ac:	2301      	movs	r3, #1
 80029ae:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b2:	6801      	ldr	r1, [r0, #0]
 80029b4:	688d      	ldr	r5, [r1, #8]
 80029b6:	432b      	orrs	r3, r5
 80029b8:	608b      	str	r3, [r1, #8]
 80029ba:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80029be:	2580      	movs	r5, #128	@ 0x80
 80029c0:	2180      	movs	r1, #128	@ 0x80
 80029c2:	6e46      	ldr	r6, [r0, #100]	@ 0x64
 80029c4:	6884      	ldr	r4, [r0, #8]
 80029c6:	6903      	ldr	r3, [r0, #16]
 80029c8:	05ad      	lsls	r5, r5, #22
 80029ca:	0149      	lsls	r1, r1, #5
 80029cc:	42ae      	cmp	r6, r5
 80029ce:	d13f      	bne.n	8002a50 <UART_Start_Receive_IT+0xe0>
 80029d0:	0005      	movs	r5, r0
 80029d2:	3568      	adds	r5, #104	@ 0x68
 80029d4:	882d      	ldrh	r5, [r5, #0]
 80029d6:	4295      	cmp	r5, r2
 80029d8:	d83a      	bhi.n	8002a50 <UART_Start_Receive_IT+0xe0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029da:	428c      	cmp	r4, r1
 80029dc:	d133      	bne.n	8002a46 <UART_Start_Receive_IT+0xd6>
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d122      	bne.n	8002a28 <UART_Start_Receive_IT+0xb8>
 80029e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002a94 <UART_Start_Receive_IT+0x124>)
 80029e4:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80029e6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ea:	2301      	movs	r3, #1
 80029ec:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80029f0:	2380      	movs	r3, #128	@ 0x80
 80029f2:	6802      	ldr	r2, [r0, #0]
 80029f4:	055b      	lsls	r3, r3, #21
 80029f6:	6890      	ldr	r0, [r2, #8]
 80029f8:	4303      	orrs	r3, r0
 80029fa:	6093      	str	r3, [r2, #8]
 80029fc:	f381 8810 	msr	PRIMASK, r1
}
 8002a00:	2000      	movs	r0, #0
 8002a02:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 8002a04:	2900      	cmp	r1, #0
 8002a06:	d105      	bne.n	8002a14 <UART_Start_Receive_IT+0xa4>
 8002a08:	6901      	ldr	r1, [r0, #16]
 8002a0a:	23ff      	movs	r3, #255	@ 0xff
 8002a0c:	2900      	cmp	r1, #0
 8002a0e:	d0c1      	beq.n	8002994 <UART_Start_Receive_IT+0x24>
 8002a10:	3b80      	subs	r3, #128	@ 0x80
 8002a12:	e7bf      	b.n	8002994 <UART_Start_Receive_IT+0x24>
 8002a14:	2480      	movs	r4, #128	@ 0x80
 8002a16:	0564      	lsls	r4, r4, #21
 8002a18:	42a1      	cmp	r1, r4
 8002a1a:	d1bb      	bne.n	8002994 <UART_Start_Receive_IT+0x24>
 8002a1c:	6901      	ldr	r1, [r0, #16]
 8002a1e:	237f      	movs	r3, #127	@ 0x7f
 8002a20:	2900      	cmp	r1, #0
 8002a22:	d0b7      	beq.n	8002994 <UART_Start_Receive_IT+0x24>
 8002a24:	3b40      	subs	r3, #64	@ 0x40
 8002a26:	e7b5      	b.n	8002994 <UART_Start_Receive_IT+0x24>
 8002a28:	4b1b      	ldr	r3, [pc, #108]	@ (8002a98 <UART_Start_Receive_IT+0x128>)
 8002a2a:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a2c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a30:	2301      	movs	r3, #1
 8002a32:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a36:	6802      	ldr	r2, [r0, #0]
 8002a38:	33ff      	adds	r3, #255	@ 0xff
 8002a3a:	6814      	ldr	r4, [r2, #0]
 8002a3c:	4323      	orrs	r3, r4
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	f381 8810 	msr	PRIMASK, r1
}
 8002a44:	e7cf      	b.n	80029e6 <UART_Start_Receive_IT+0x76>
 8002a46:	4a14      	ldr	r2, [pc, #80]	@ (8002a98 <UART_Start_Receive_IT+0x128>)
 8002a48:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0cb      	beq.n	80029e6 <UART_Start_Receive_IT+0x76>
 8002a4e:	e7ed      	b.n	8002a2c <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a50:	428c      	cmp	r4, r1
 8002a52:	d11a      	bne.n	8002a8a <UART_Start_Receive_IT+0x11a>
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d10a      	bne.n	8002a6e <UART_Start_Receive_IT+0xfe>
 8002a58:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <UART_Start_Receive_IT+0x12c>)
 8002a5a:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a5c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a60:	2301      	movs	r3, #1
 8002a62:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8002a66:	6802      	ldr	r2, [r0, #0]
 8002a68:	331f      	adds	r3, #31
 8002a6a:	6810      	ldr	r0, [r2, #0]
 8002a6c:	e00a      	b.n	8002a84 <UART_Start_Receive_IT+0x114>
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa0 <UART_Start_Receive_IT+0x130>)
 8002a70:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002a72:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a76:	2301      	movs	r3, #1
 8002a78:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8002a7c:	6802      	ldr	r2, [r0, #0]
 8002a7e:	3320      	adds	r3, #32
 8002a80:	6810      	ldr	r0, [r2, #0]
 8002a82:	33ff      	adds	r3, #255	@ 0xff
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8002a84:	4303      	orrs	r3, r0
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e7b8      	b.n	80029fc <UART_Start_Receive_IT+0x8c>
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <UART_Start_Receive_IT+0x130>)
 8002a8c:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1ef      	bne.n	8002a72 <UART_Start_Receive_IT+0x102>
 8002a92:	e7e3      	b.n	8002a5c <UART_Start_Receive_IT+0xec>
 8002a94:	08002325 	.word	0x08002325
 8002a98:	08002159 	.word	0x08002159
 8002a9c:	08002085 	.word	0x08002085
 8002aa0:	08001fad 	.word	0x08001fad

08002aa4 <HAL_UART_Receive_IT>:
{
 8002aa4:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8002aa6:	308c      	adds	r0, #140	@ 0x8c
{
 8002aa8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8002aaa:	6804      	ldr	r4, [r0, #0]
    return HAL_BUSY;
 8002aac:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002aae:	2c20      	cmp	r4, #32
 8002ab0:	d125      	bne.n	8002afe <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 8002ab2:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002ab4:	2900      	cmp	r1, #0
 8002ab6:	d022      	beq.n	8002afe <HAL_UART_Receive_IT+0x5a>
 8002ab8:	2a00      	cmp	r2, #0
 8002aba:	d020      	beq.n	8002afe <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002abc:	2080      	movs	r0, #128	@ 0x80
 8002abe:	689c      	ldr	r4, [r3, #8]
 8002ac0:	0140      	lsls	r0, r0, #5
 8002ac2:	4284      	cmp	r4, r0
 8002ac4:	d105      	bne.n	8002ad2 <HAL_UART_Receive_IT+0x2e>
 8002ac6:	6918      	ldr	r0, [r3, #16]
 8002ac8:	2800      	cmp	r0, #0
 8002aca:	d102      	bne.n	8002ad2 <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 8002acc:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8002ace:	4201      	tst	r1, r0
 8002ad0:	d115      	bne.n	8002afe <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	66d8      	str	r0, [r3, #108]	@ 0x6c
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002ad6:	6818      	ldr	r0, [r3, #0]
 8002ad8:	6840      	ldr	r0, [r0, #4]
 8002ada:	0200      	lsls	r0, r0, #8
 8002adc:	d50c      	bpl.n	8002af8 <HAL_UART_Receive_IT+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002ade:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	f380 8810 	msr	PRIMASK, r0
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002ae8:	2080      	movs	r0, #128	@ 0x80
 8002aea:	681c      	ldr	r4, [r3, #0]
 8002aec:	04c0      	lsls	r0, r0, #19
 8002aee:	6826      	ldr	r6, [r4, #0]
 8002af0:	4330      	orrs	r0, r6
 8002af2:	6020      	str	r0, [r4, #0]
 8002af4:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8002af8:	0018      	movs	r0, r3
 8002afa:	f7ff ff39 	bl	8002970 <UART_Start_Receive_IT>
}
 8002afe:	bd70      	pop	{r4, r5, r6, pc}

08002b00 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8002b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b02:	0004      	movs	r4, r0
 8002b04:	000e      	movs	r6, r1
 8002b06:	001d      	movs	r5, r3
 8002b08:	9201      	str	r2, [sp, #4]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b0a:	2800      	cmp	r0, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_RS485Ex_Init+0x12>
  {
    return HAL_ERROR;
 8002b0e:	2001      	movs	r0, #1
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 8002b10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8002b12:	0007      	movs	r7, r0
 8002b14:	3788      	adds	r7, #136	@ 0x88
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d104      	bne.n	8002b26 <HAL_RS485Ex_Init+0x26>
    huart->Lock = HAL_UNLOCKED;
 8002b1c:	0002      	movs	r2, r0
 8002b1e:	3284      	adds	r2, #132	@ 0x84
 8002b20:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002b22:	f7fe f96f 	bl	8000e04 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002b26:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8002b28:	2101      	movs	r1, #1
 8002b2a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002b2c:	603b      	str	r3, [r7, #0]
  __HAL_UART_DISABLE(huart);
 8002b2e:	6813      	ldr	r3, [r2, #0]
 8002b30:	438b      	bics	r3, r1
 8002b32:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b34:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <HAL_RS485Ex_Init+0x40>
    UART_AdvFeatureConfig(huart);
 8002b3a:	0020      	movs	r0, r4
 8002b3c:	f7ff fd98 	bl	8002670 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b40:	0020      	movs	r0, r4
 8002b42:	f7ff fcd3 	bl	80024ec <UART_SetConfig>
 8002b46:	2801      	cmp	r0, #1
 8002b48:	d0e1      	beq.n	8002b0e <HAL_RS485Ex_Init+0xe>
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8002b4a:	2280      	movs	r2, #128	@ 0x80
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	01d2      	lsls	r2, r2, #7
 8002b50:	6899      	ldr	r1, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8002b52:	042d      	lsls	r5, r5, #16
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8002b54:	430a      	orrs	r2, r1
 8002b56:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	490a      	ldr	r1, [pc, #40]	@ (8002b84 <HAL_RS485Ex_Init+0x84>)
  return (UART_CheckIdleState(huart));
 8002b5c:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8002b5e:	400a      	ands	r2, r1
 8002b60:	4332      	orrs	r2, r6
 8002b62:	609a      	str	r2, [r3, #8]
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8002b64:	9a01      	ldr	r2, [sp, #4]
 8002b66:	0551      	lsls	r1, r2, #21
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8002b68:	430d      	orrs	r5, r1
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	4906      	ldr	r1, [pc, #24]	@ (8002b88 <HAL_RS485Ex_Init+0x88>)
 8002b6e:	400a      	ands	r2, r1
 8002b70:	4315      	orrs	r5, r2
  __HAL_UART_ENABLE(huart);
 8002b72:	2201      	movs	r2, #1
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8002b74:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8002b76:	6819      	ldr	r1, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002b7c:	f7ff fe94 	bl	80028a8 <UART_CheckIdleState>
 8002b80:	e7c6      	b.n	8002b10 <HAL_RS485Ex_Init+0x10>
 8002b82:	46c0      	nop			@ (mov r8, r8)
 8002b84:	ffff7fff 	.word	0xffff7fff
 8002b88:	fc00ffff 	.word	0xfc00ffff

08002b8c <memset>:
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	1882      	adds	r2, r0, r2
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d100      	bne.n	8002b96 <memset+0xa>
 8002b94:	4770      	bx	lr
 8002b96:	7019      	strb	r1, [r3, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	e7f9      	b.n	8002b90 <memset+0x4>

08002b9c <__libc_init_array>:
 8002b9c:	b570      	push	{r4, r5, r6, lr}
 8002b9e:	2600      	movs	r6, #0
 8002ba0:	4c0c      	ldr	r4, [pc, #48]	@ (8002bd4 <__libc_init_array+0x38>)
 8002ba2:	4d0d      	ldr	r5, [pc, #52]	@ (8002bd8 <__libc_init_array+0x3c>)
 8002ba4:	1b64      	subs	r4, r4, r5
 8002ba6:	10a4      	asrs	r4, r4, #2
 8002ba8:	42a6      	cmp	r6, r4
 8002baa:	d109      	bne.n	8002bc0 <__libc_init_array+0x24>
 8002bac:	2600      	movs	r6, #0
 8002bae:	f000 f819 	bl	8002be4 <_init>
 8002bb2:	4c0a      	ldr	r4, [pc, #40]	@ (8002bdc <__libc_init_array+0x40>)
 8002bb4:	4d0a      	ldr	r5, [pc, #40]	@ (8002be0 <__libc_init_array+0x44>)
 8002bb6:	1b64      	subs	r4, r4, r5
 8002bb8:	10a4      	asrs	r4, r4, #2
 8002bba:	42a6      	cmp	r6, r4
 8002bbc:	d105      	bne.n	8002bca <__libc_init_array+0x2e>
 8002bbe:	bd70      	pop	{r4, r5, r6, pc}
 8002bc0:	00b3      	lsls	r3, r6, #2
 8002bc2:	58eb      	ldr	r3, [r5, r3]
 8002bc4:	4798      	blx	r3
 8002bc6:	3601      	adds	r6, #1
 8002bc8:	e7ee      	b.n	8002ba8 <__libc_init_array+0xc>
 8002bca:	00b3      	lsls	r3, r6, #2
 8002bcc:	58eb      	ldr	r3, [r5, r3]
 8002bce:	4798      	blx	r3
 8002bd0:	3601      	adds	r6, #1
 8002bd2:	e7f2      	b.n	8002bba <__libc_init_array+0x1e>
 8002bd4:	08002c94 	.word	0x08002c94
 8002bd8:	08002c94 	.word	0x08002c94
 8002bdc:	08002c98 	.word	0x08002c98
 8002be0:	08002c94 	.word	0x08002c94

08002be4 <_init>:
 8002be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bea:	bc08      	pop	{r3}
 8002bec:	469e      	mov	lr, r3
 8002bee:	4770      	bx	lr

08002bf0 <_fini>:
 8002bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf2:	46c0      	nop			@ (mov r8, r8)
 8002bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bf6:	bc08      	pop	{r3}
 8002bf8:	469e      	mov	lr, r3
 8002bfa:	4770      	bx	lr
 8002bfc:	0000      	movs	r0, r0
	...

08002c00 <__FLASH_Program_Fast_veneer>:
 8002c00:	b401      	push	{r0}
 8002c02:	4802      	ldr	r0, [pc, #8]	@ (8002c0c <__FLASH_Program_Fast_veneer+0xc>)
 8002c04:	4684      	mov	ip, r0
 8002c06:	bc01      	pop	{r0}
 8002c08:	4760      	bx	ip
 8002c0a:	bf00      	nop
 8002c0c:	20000031 	.word	0x20000031

Disassembly of section .data:

20000000 <init_speed>:
20000000:	00000190                                ....

20000004 <ramp_up_time>:
20000004:	00000064                                d...

20000008 <enabled>:
20000008:	                                         .

20000009 <alpha>:
20000009:	                                         P

2000000a <target_hit>:
2000000a:	                                         ..

2000000c <targetAngle>:
2000000c:	000003e8                                ....

20000010 <config>:
20000010:	deadbeef 04000063 00030800 000503e8     ....c...........
20000020:	00000001                                ....

20000024 <SystemCoreClock>:
20000024:	00b71b00                                ....

20000028 <uwTickFreq>:
20000028:	00000001                                ....

2000002c <uwTickPrio>:
2000002c:	00000004                                ....

20000030 <FLASH_Program_Fast>:
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000030:	2280      	movs	r2, #128	@ 0x80
20000032:	4b0c      	ldr	r3, [pc, #48]	@ (20000064 <FLASH_Program_Fast+0x34>)
{
20000034:	b530      	push	{r4, r5, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000036:	695c      	ldr	r4, [r3, #20]
20000038:	02d2      	lsls	r2, r2, #11
2000003a:	4322      	orrs	r2, r4
2000003c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
2000003e:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
20000042:	b672      	cpsid	i
  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000044:	1c4c      	adds	r4, r1, #1
20000046:	34ff      	adds	r4, #255	@ 0xff
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000048:	1a40      	subs	r0, r0, r1
2000004a:	680d      	ldr	r5, [r1, #0]
2000004c:	5045      	str	r5, [r0, r1]
    src += 4U;
2000004e:	3104      	adds	r1, #4
  while (index < 64U)
20000050:	42a1      	cmp	r1, r4
20000052:	d1fa      	bne.n	2000004a <FLASH_Program_Fast+0x1a>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000054:	2180      	movs	r1, #128	@ 0x80
20000056:	0249      	lsls	r1, r1, #9
20000058:	6918      	ldr	r0, [r3, #16]
2000005a:	4208      	tst	r0, r1
2000005c:	d1fc      	bne.n	20000058 <FLASH_Program_Fast+0x28>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
2000005e:	f382 8810 	msr	PRIMASK, r2
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000062:	bd30      	pop	{r4, r5, pc}
20000064:	40022000 	.word	0x40022000
