#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fa6770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fa6900 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f992d0 .functor NOT 1, L_0x1ff4530, C4<0>, C4<0>, C4<0>;
L_0x1ff4310 .functor XOR 2, L_0x1ff41b0, L_0x1ff4270, C4<00>, C4<00>;
L_0x1ff4420 .functor XOR 2, L_0x1ff4310, L_0x1ff4380, C4<00>, C4<00>;
v0x1fefe10_0 .net *"_ivl_10", 1 0, L_0x1ff4380;  1 drivers
v0x1feff10_0 .net *"_ivl_12", 1 0, L_0x1ff4420;  1 drivers
v0x1fefff0_0 .net *"_ivl_2", 1 0, L_0x1ff31d0;  1 drivers
v0x1ff00b0_0 .net *"_ivl_4", 1 0, L_0x1ff41b0;  1 drivers
v0x1ff0190_0 .net *"_ivl_6", 1 0, L_0x1ff4270;  1 drivers
v0x1ff02c0_0 .net *"_ivl_8", 1 0, L_0x1ff4310;  1 drivers
v0x1ff03a0_0 .net "a", 0 0, v0x1fecf40_0;  1 drivers
v0x1ff0440_0 .net "b", 0 0, v0x1fecfe0_0;  1 drivers
v0x1ff04e0_0 .net "c", 0 0, v0x1fed080_0;  1 drivers
v0x1ff0580_0 .var "clk", 0 0;
v0x1ff0620_0 .net "d", 0 0, v0x1fed1c0_0;  1 drivers
v0x1ff06c0_0 .net "out_pos_dut", 0 0, L_0x1ff4030;  1 drivers
v0x1ff0760_0 .net "out_pos_ref", 0 0, L_0x1ff1c90;  1 drivers
v0x1ff0800_0 .net "out_sop_dut", 0 0, L_0x1ff2d20;  1 drivers
v0x1ff08a0_0 .net "out_sop_ref", 0 0, L_0x1fc76f0;  1 drivers
v0x1ff0940_0 .var/2u "stats1", 223 0;
v0x1ff09e0_0 .var/2u "strobe", 0 0;
v0x1ff0a80_0 .net "tb_match", 0 0, L_0x1ff4530;  1 drivers
v0x1ff0b50_0 .net "tb_mismatch", 0 0, L_0x1f992d0;  1 drivers
v0x1ff0bf0_0 .net "wavedrom_enable", 0 0, v0x1fed490_0;  1 drivers
v0x1ff0cc0_0 .net "wavedrom_title", 511 0, v0x1fed530_0;  1 drivers
L_0x1ff31d0 .concat [ 1 1 0 0], L_0x1ff1c90, L_0x1fc76f0;
L_0x1ff41b0 .concat [ 1 1 0 0], L_0x1ff1c90, L_0x1fc76f0;
L_0x1ff4270 .concat [ 1 1 0 0], L_0x1ff4030, L_0x1ff2d20;
L_0x1ff4380 .concat [ 1 1 0 0], L_0x1ff1c90, L_0x1fc76f0;
L_0x1ff4530 .cmp/eeq 2, L_0x1ff31d0, L_0x1ff4420;
S_0x1fa6a90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fa6900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f996b0 .functor AND 1, v0x1fed080_0, v0x1fed1c0_0, C4<1>, C4<1>;
L_0x1f99a90 .functor NOT 1, v0x1fecf40_0, C4<0>, C4<0>, C4<0>;
L_0x1f99e70 .functor NOT 1, v0x1fecfe0_0, C4<0>, C4<0>, C4<0>;
L_0x1f9a0f0 .functor AND 1, L_0x1f99a90, L_0x1f99e70, C4<1>, C4<1>;
L_0x1fb1390 .functor AND 1, L_0x1f9a0f0, v0x1fed080_0, C4<1>, C4<1>;
L_0x1fc76f0 .functor OR 1, L_0x1f996b0, L_0x1fb1390, C4<0>, C4<0>;
L_0x1ff1110 .functor NOT 1, v0x1fecfe0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1180 .functor OR 1, L_0x1ff1110, v0x1fed1c0_0, C4<0>, C4<0>;
L_0x1ff1290 .functor AND 1, v0x1fed080_0, L_0x1ff1180, C4<1>, C4<1>;
L_0x1ff1350 .functor NOT 1, v0x1fecf40_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1420 .functor OR 1, L_0x1ff1350, v0x1fecfe0_0, C4<0>, C4<0>;
L_0x1ff1490 .functor AND 1, L_0x1ff1290, L_0x1ff1420, C4<1>, C4<1>;
L_0x1ff1610 .functor NOT 1, v0x1fecfe0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1680 .functor OR 1, L_0x1ff1610, v0x1fed1c0_0, C4<0>, C4<0>;
L_0x1ff15a0 .functor AND 1, v0x1fed080_0, L_0x1ff1680, C4<1>, C4<1>;
L_0x1ff1810 .functor NOT 1, v0x1fecf40_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1910 .functor OR 1, L_0x1ff1810, v0x1fed1c0_0, C4<0>, C4<0>;
L_0x1ff19d0 .functor AND 1, L_0x1ff15a0, L_0x1ff1910, C4<1>, C4<1>;
L_0x1ff1b80 .functor XNOR 1, L_0x1ff1490, L_0x1ff19d0, C4<0>, C4<0>;
v0x1f98c00_0 .net *"_ivl_0", 0 0, L_0x1f996b0;  1 drivers
v0x1f99000_0 .net *"_ivl_12", 0 0, L_0x1ff1110;  1 drivers
v0x1f993e0_0 .net *"_ivl_14", 0 0, L_0x1ff1180;  1 drivers
v0x1f997c0_0 .net *"_ivl_16", 0 0, L_0x1ff1290;  1 drivers
v0x1f99ba0_0 .net *"_ivl_18", 0 0, L_0x1ff1350;  1 drivers
v0x1f99f80_0 .net *"_ivl_2", 0 0, L_0x1f99a90;  1 drivers
v0x1f9a200_0 .net *"_ivl_20", 0 0, L_0x1ff1420;  1 drivers
v0x1feb4b0_0 .net *"_ivl_24", 0 0, L_0x1ff1610;  1 drivers
v0x1feb590_0 .net *"_ivl_26", 0 0, L_0x1ff1680;  1 drivers
v0x1feb670_0 .net *"_ivl_28", 0 0, L_0x1ff15a0;  1 drivers
v0x1feb750_0 .net *"_ivl_30", 0 0, L_0x1ff1810;  1 drivers
v0x1feb830_0 .net *"_ivl_32", 0 0, L_0x1ff1910;  1 drivers
v0x1feb910_0 .net *"_ivl_36", 0 0, L_0x1ff1b80;  1 drivers
L_0x7fb3b4a9b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1feb9d0_0 .net *"_ivl_38", 0 0, L_0x7fb3b4a9b018;  1 drivers
v0x1febab0_0 .net *"_ivl_4", 0 0, L_0x1f99e70;  1 drivers
v0x1febb90_0 .net *"_ivl_6", 0 0, L_0x1f9a0f0;  1 drivers
v0x1febc70_0 .net *"_ivl_8", 0 0, L_0x1fb1390;  1 drivers
v0x1febd50_0 .net "a", 0 0, v0x1fecf40_0;  alias, 1 drivers
v0x1febe10_0 .net "b", 0 0, v0x1fecfe0_0;  alias, 1 drivers
v0x1febed0_0 .net "c", 0 0, v0x1fed080_0;  alias, 1 drivers
v0x1febf90_0 .net "d", 0 0, v0x1fed1c0_0;  alias, 1 drivers
v0x1fec050_0 .net "out_pos", 0 0, L_0x1ff1c90;  alias, 1 drivers
v0x1fec110_0 .net "out_sop", 0 0, L_0x1fc76f0;  alias, 1 drivers
v0x1fec1d0_0 .net "pos0", 0 0, L_0x1ff1490;  1 drivers
v0x1fec290_0 .net "pos1", 0 0, L_0x1ff19d0;  1 drivers
L_0x1ff1c90 .functor MUXZ 1, L_0x7fb3b4a9b018, L_0x1ff1490, L_0x1ff1b80, C4<>;
S_0x1fec410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fa6900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fecf40_0 .var "a", 0 0;
v0x1fecfe0_0 .var "b", 0 0;
v0x1fed080_0 .var "c", 0 0;
v0x1fed120_0 .net "clk", 0 0, v0x1ff0580_0;  1 drivers
v0x1fed1c0_0 .var "d", 0 0;
v0x1fed2b0_0 .var/2u "fail", 0 0;
v0x1fed350_0 .var/2u "fail1", 0 0;
v0x1fed3f0_0 .net "tb_match", 0 0, L_0x1ff4530;  alias, 1 drivers
v0x1fed490_0 .var "wavedrom_enable", 0 0;
v0x1fed530_0 .var "wavedrom_title", 511 0;
E_0x1fa50e0/0 .event negedge, v0x1fed120_0;
E_0x1fa50e0/1 .event posedge, v0x1fed120_0;
E_0x1fa50e0 .event/or E_0x1fa50e0/0, E_0x1fa50e0/1;
S_0x1fec740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fec410;
 .timescale -12 -12;
v0x1fec980_0 .var/2s "i", 31 0;
E_0x1fa4f80 .event posedge, v0x1fed120_0;
S_0x1feca80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fec410;
 .timescale -12 -12;
v0x1fecc80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fecd60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fec410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fed710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fa6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ff1e40 .functor NOT 1, v0x1fecf40_0, C4<0>, C4<0>, C4<0>;
L_0x1ff1ed0 .functor AND 1, L_0x1ff1e40, v0x1fecfe0_0, C4<1>, C4<1>;
L_0x1ff20c0 .functor NOT 1, v0x1fed080_0, C4<0>, C4<0>, C4<0>;
L_0x1ff2240 .functor AND 1, L_0x1ff1ed0, L_0x1ff20c0, C4<1>, C4<1>;
L_0x1ff2380 .functor AND 1, L_0x1ff2240, v0x1fed1c0_0, C4<1>, C4<1>;
L_0x1ff2550 .functor AND 1, v0x1fecf40_0, v0x1fecfe0_0, C4<1>, C4<1>;
L_0x1ff2710 .functor AND 1, L_0x1ff2550, v0x1fed080_0, C4<1>, C4<1>;
L_0x1ff27d0 .functor AND 1, L_0x1ff2710, v0x1fed1c0_0, C4<1>, C4<1>;
L_0x1ff28e0 .functor OR 1, L_0x1ff2380, L_0x1ff27d0, C4<0>, C4<0>;
L_0x1ff29f0 .functor NOT 1, v0x1fecf40_0, C4<0>, C4<0>, C4<0>;
L_0x1ff2ac0 .functor AND 1, L_0x1ff29f0, v0x1fecfe0_0, C4<1>, C4<1>;
L_0x1ff2b30 .functor AND 1, L_0x1ff2ac0, v0x1fed080_0, C4<1>, C4<1>;
L_0x1ff2c60 .functor AND 1, L_0x1ff2b30, v0x1fed080_0, C4<1>, C4<1>;
L_0x1ff2d20 .functor OR 1, L_0x1ff28e0, L_0x1ff2c60, C4<0>, C4<0>;
L_0x1ff2bf0 .functor NOT 1, v0x1fecfe0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff2f00 .functor OR 1, v0x1fecf40_0, L_0x1ff2bf0, C4<0>, C4<0>;
L_0x1ff3050 .functor NOT 1, v0x1fed080_0, C4<0>, C4<0>, C4<0>;
L_0x1ff30c0 .functor OR 1, L_0x1ff2f00, L_0x1ff3050, C4<0>, C4<0>;
L_0x1ff3270 .functor OR 1, L_0x1ff30c0, v0x1fed1c0_0, C4<0>, C4<0>;
L_0x1ff3330 .functor NOT 1, v0x1fecf40_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3450 .functor OR 1, L_0x1ff3330, v0x1fecfe0_0, C4<0>, C4<0>;
L_0x1ff3510 .functor NOT 1, v0x1fed080_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3640 .functor OR 1, L_0x1ff3450, L_0x1ff3510, C4<0>, C4<0>;
L_0x1ff3750 .functor OR 1, L_0x1ff3640, v0x1fed1c0_0, C4<0>, C4<0>;
L_0x1ff38e0 .functor AND 1, L_0x1ff3270, L_0x1ff3750, C4<1>, C4<1>;
L_0x1ff39f0 .functor NOT 1, v0x1fecfe0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3b40 .functor OR 1, v0x1fecf40_0, L_0x1ff39f0, C4<0>, C4<0>;
L_0x1ff3c00 .functor OR 1, L_0x1ff3b40, v0x1fed080_0, C4<0>, C4<0>;
L_0x1ff3db0 .functor NOT 1, v0x1fed1c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff3e20 .functor OR 1, L_0x1ff3c00, L_0x1ff3db0, C4<0>, C4<0>;
L_0x1ff4030 .functor AND 1, L_0x1ff38e0, L_0x1ff3e20, C4<1>, C4<1>;
v0x1fed8d0_0 .net *"_ivl_0", 0 0, L_0x1ff1e40;  1 drivers
v0x1fed9b0_0 .net *"_ivl_10", 0 0, L_0x1ff2550;  1 drivers
v0x1feda90_0 .net *"_ivl_12", 0 0, L_0x1ff2710;  1 drivers
v0x1fedb80_0 .net *"_ivl_14", 0 0, L_0x1ff27d0;  1 drivers
v0x1fedc60_0 .net *"_ivl_16", 0 0, L_0x1ff28e0;  1 drivers
v0x1fedd90_0 .net *"_ivl_18", 0 0, L_0x1ff29f0;  1 drivers
v0x1fede70_0 .net *"_ivl_2", 0 0, L_0x1ff1ed0;  1 drivers
v0x1fedf50_0 .net *"_ivl_20", 0 0, L_0x1ff2ac0;  1 drivers
v0x1fee030_0 .net *"_ivl_22", 0 0, L_0x1ff2b30;  1 drivers
v0x1fee1a0_0 .net *"_ivl_24", 0 0, L_0x1ff2c60;  1 drivers
v0x1fee280_0 .net *"_ivl_28", 0 0, L_0x1ff2bf0;  1 drivers
v0x1fee360_0 .net *"_ivl_30", 0 0, L_0x1ff2f00;  1 drivers
v0x1fee440_0 .net *"_ivl_32", 0 0, L_0x1ff3050;  1 drivers
v0x1fee520_0 .net *"_ivl_34", 0 0, L_0x1ff30c0;  1 drivers
v0x1fee600_0 .net *"_ivl_36", 0 0, L_0x1ff3270;  1 drivers
v0x1fee6e0_0 .net *"_ivl_38", 0 0, L_0x1ff3330;  1 drivers
v0x1fee7c0_0 .net *"_ivl_4", 0 0, L_0x1ff20c0;  1 drivers
v0x1fee9b0_0 .net *"_ivl_40", 0 0, L_0x1ff3450;  1 drivers
v0x1feea90_0 .net *"_ivl_42", 0 0, L_0x1ff3510;  1 drivers
v0x1feeb70_0 .net *"_ivl_44", 0 0, L_0x1ff3640;  1 drivers
v0x1feec50_0 .net *"_ivl_46", 0 0, L_0x1ff3750;  1 drivers
v0x1feed30_0 .net *"_ivl_48", 0 0, L_0x1ff38e0;  1 drivers
v0x1feee10_0 .net *"_ivl_50", 0 0, L_0x1ff39f0;  1 drivers
v0x1feeef0_0 .net *"_ivl_52", 0 0, L_0x1ff3b40;  1 drivers
v0x1feefd0_0 .net *"_ivl_54", 0 0, L_0x1ff3c00;  1 drivers
v0x1fef0b0_0 .net *"_ivl_56", 0 0, L_0x1ff3db0;  1 drivers
v0x1fef190_0 .net *"_ivl_58", 0 0, L_0x1ff3e20;  1 drivers
v0x1fef270_0 .net *"_ivl_6", 0 0, L_0x1ff2240;  1 drivers
v0x1fef350_0 .net *"_ivl_8", 0 0, L_0x1ff2380;  1 drivers
v0x1fef430_0 .net "a", 0 0, v0x1fecf40_0;  alias, 1 drivers
v0x1fef4d0_0 .net "b", 0 0, v0x1fecfe0_0;  alias, 1 drivers
v0x1fef5c0_0 .net "c", 0 0, v0x1fed080_0;  alias, 1 drivers
v0x1fef6b0_0 .net "d", 0 0, v0x1fed1c0_0;  alias, 1 drivers
v0x1fef9b0_0 .net "out_pos", 0 0, L_0x1ff4030;  alias, 1 drivers
v0x1fefa70_0 .net "out_sop", 0 0, L_0x1ff2d20;  alias, 1 drivers
S_0x1fefbf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fa6900;
 .timescale -12 -12;
E_0x1f8e9f0 .event anyedge, v0x1ff09e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ff09e0_0;
    %nor/r;
    %assign/vec4 v0x1ff09e0_0, 0;
    %wait E_0x1f8e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fec410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fed2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fed350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fec410;
T_4 ;
    %wait E_0x1fa50e0;
    %load/vec4 v0x1fed3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fed2b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fec410;
T_5 ;
    %wait E_0x1fa4f80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %wait E_0x1fa4f80;
    %load/vec4 v0x1fed2b0_0;
    %store/vec4 v0x1fed350_0, 0, 1;
    %fork t_1, S_0x1fec740;
    %jmp t_0;
    .scope S_0x1fec740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fec980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fec980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fa4f80;
    %load/vec4 v0x1fec980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fec980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fec980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fec410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa50e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fed1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fed080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecfe0_0, 0;
    %assign/vec4 v0x1fecf40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fed2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fed350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fa6900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff0580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ff09e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fa6900;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ff0580_0;
    %inv;
    %store/vec4 v0x1ff0580_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fa6900;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fed120_0, v0x1ff0b50_0, v0x1ff03a0_0, v0x1ff0440_0, v0x1ff04e0_0, v0x1ff0620_0, v0x1ff08a0_0, v0x1ff0800_0, v0x1ff0760_0, v0x1ff06c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fa6900;
T_9 ;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fa6900;
T_10 ;
    %wait E_0x1fa50e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff0940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
    %load/vec4 v0x1ff0a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff0940_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ff08a0_0;
    %load/vec4 v0x1ff08a0_0;
    %load/vec4 v0x1ff0800_0;
    %xor;
    %load/vec4 v0x1ff08a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ff0760_0;
    %load/vec4 v0x1ff0760_0;
    %load/vec4 v0x1ff06c0_0;
    %xor;
    %load/vec4 v0x1ff0760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ff0940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ff0940_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response38/top_module.sv";
