
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003575                       # Number of seconds simulated
sim_ticks                                  3575265843                       # Number of ticks simulated
final_tick                               533146610097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319784                       # Simulator instruction rate (inst/s)
host_op_rate                                   413995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 288576                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920352                       # Number of bytes of host memory used
host_seconds                                 12389.32                       # Real time elapsed on the host
sim_insts                                  3961908051                       # Number of instructions simulated
sim_ops                                    5129117154                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       282496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       230272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       107520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       175744                       # Number of bytes read from this memory
system.physmem.bytes_read::total               817536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       285952                       # Number of bytes written to this memory
system.physmem.bytes_written::total            285952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2207                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1799                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          840                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1373                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6387                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2234                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2234                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1539466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79013985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1467863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64406959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1503664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30073288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1503664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     49155506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               228664395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1539466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1467863                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1503664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1503664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6014658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79980626                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79980626                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79980626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1539466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79013985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1467863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64406959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1503664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30073288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1503664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     49155506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              308645021                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8573780                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087009                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533868                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206616                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1245174                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1190913                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299351                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8883                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16796648                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087009                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1490264                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037608                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        713590                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632363                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8453636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4858129     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355437      4.20%     61.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333897      3.95%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314952      3.73%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260541      3.08%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189229      2.24%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134234      1.59%     76.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209092      2.47%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798125     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8453636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360052                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.959071                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472831                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       679704                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435341                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41801                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823956                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496738                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19966552                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10415                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823956                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656532                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         324232                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73583                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286697                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288633                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19366408                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155805                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26858224                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90208384                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90208384                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063052                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3610                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1889                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707306                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23859                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414679                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18041346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3497                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608593                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23481                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5709189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17425835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8453636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842098                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2975373     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711270     20.24%     55.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352494     16.00%     71.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816656      9.66%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836579      9.90%     90.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379306      4.49%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244288      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67567      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70103      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8453636                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63864     58.12%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21591     19.65%     77.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24434     22.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016071     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200630      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542210     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848088      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608593                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.703868                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109889                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007522                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37804191                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23754253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235941                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718482                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45792                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664953                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232936                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823956                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         237741                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13918                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18044844                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897315                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014906                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1875                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9624                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1415                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238948                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366371                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465016                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242221                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299623                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018546                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834607                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.675617                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246379                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235941                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202397                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902518                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660404                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369537                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5806394                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205781                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7629680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116988                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3040238     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049262     26.86%     66.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850073     11.14%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430356      5.64%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450045      5.90%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226399      2.97%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155334      2.04%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89248      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338725      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7629680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338725                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25336384                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36915684                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 120144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857378                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857378                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166347                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166347                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64936730                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481654                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18732545                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8573780                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3075793                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678615                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201668                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1532453                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1483496                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216563                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6198                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3741975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17054826                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3075793                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1700059                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3615431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938172                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        368602                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1839903                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8461262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.326752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4845831     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644836      7.62%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320516      3.79%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234791      2.77%     71.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197338      2.33%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          168511      1.99%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58799      0.69%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212802      2.52%     78.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1777838     21.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8461262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358744                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.989184                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3875855                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       342983                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3492706                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17512                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732202                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340969                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3070                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19091837                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4685                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732202                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4037091                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         146742                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3347380                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154552                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18492296                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76764                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24518488                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84234539                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84234539                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16122503                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8395927                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2333                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1243                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395021                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2811375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       148710                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17404342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14844250                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20096                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4995750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13632017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8461262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.863406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3013251     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1822040     21.53%     57.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       888448     10.50%     67.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1066774     12.61%     80.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816885      9.65%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514000      6.07%     95.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222973      2.64%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65514      0.77%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51377      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8461262                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63364     72.92%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13379     15.40%     88.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10148     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11659669     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119011      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1086      0.01%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2522485     16.99%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541999      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14844250                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731354                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86891                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38256746                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22402537                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14334304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14931141                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24104                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       783144                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168843                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732202                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          81122                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7545                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17406678                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2811375                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1232                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221272                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14524512                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2413727                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319735                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2940699                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2174869                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            526972                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.694062                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14361039                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14334304                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8636335                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21345178                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.671877                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404604                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10795950                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12288231                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5118510                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2215                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199776                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7729059                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.589874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.298171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3585090     46.38%     46.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1660792     21.49%     67.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900742     11.65%     79.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329725      4.27%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281318      3.64%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124139      1.61%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       303292      3.92%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80627      1.04%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       463334      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7729059                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10795950                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12288231                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2505754                       # Number of memory references committed
system.switch_cpus1.commit.loads              2028225                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1920967                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10734271                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167921                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       463334                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24672362                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35546713                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 112518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10795950                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12288231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10795950                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794166                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794166                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.259182                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.259182                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67218531                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18829485                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19662999                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2210                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8573780                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3182615                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2592390                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215149                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1300763                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1239900                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336435                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9499                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3336551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17353645                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3182615                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1576335                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3850706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1106571                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        461781                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634602                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8538509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.514985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4687803     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          400632      4.69%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          397930      4.66%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          494664      5.79%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153440      1.80%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          193591      2.27%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161303      1.89%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          148966      1.74%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1900180     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8538509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371203                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.024037                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3498317                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       434731                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3681667                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34633                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        889154                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539312                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20701886                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1830                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        889154                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3656617                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51486                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       199645                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3555858                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185742                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19991158                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115520                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49954                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28063237                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93148793                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93148793                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17442617                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10620516                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3704                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1968                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           507961                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1857130                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       959903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8926                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       293724                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18798321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15142625                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31608                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6260057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18909535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8538509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773451                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910031                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3020233     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1779204     20.84%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1187117     13.90%     70.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       827463      9.69%     79.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       822971      9.64%     89.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395747      4.63%     94.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374831      4.39%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60351      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70592      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8538509                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95877     75.73%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16020     12.65%     88.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14701     11.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12655438     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189399      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1498805      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       797253      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15142625                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766155                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126598                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008360                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38981963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25062222                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14720350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15269223                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18903                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       718582                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237106                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        889154                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28276                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4526                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18802042                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1857130                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       959903                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1954                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129505                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251308                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14881317                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1399233                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       261306                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2169876                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2125888                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770643                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735677                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14737613                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14720350                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9559297                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26975490                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716903                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354370                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10146079                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12507097                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6294928                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216738                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7649355                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.635052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163585                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2999706     39.22%     39.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2094577     27.38%     66.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       852435     11.14%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       462245      6.04%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406664      5.32%     89.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164893      2.16%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185770      2.43%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109346      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373719      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7649355                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10146079                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12507097                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1861336                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138542                       # Number of loads committed
system.switch_cpus2.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1815055                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11258813                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258492                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373719                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26077479                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38494100                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  35271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10146079                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12507097                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10146079                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845034                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845034                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183385                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183385                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66798467                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20458891                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19114315                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8573780                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3118189                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539338                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209112                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1269461                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209787                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329010                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9281                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3112953                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17231760                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3118189                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1538797                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3795739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125144                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        623581                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1523665                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8444423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.526300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4648684     55.05%     55.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          331536      3.93%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270627      3.20%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652942      7.73%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175878      2.08%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          234232      2.77%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161503      1.91%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94332      1.12%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874689     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8444423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363689                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009821                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3249172                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       609282                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3650726                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23402                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        911839                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530786                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20658775                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        911839                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3487109                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106302                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       159296                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431259                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348613                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19929268                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          243                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139104                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27856222                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93058962                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93058962                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17107564                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10748641                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4193                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2517                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           977248                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1876859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       973192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18836                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       285376                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18817083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14932122                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30251                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6470302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19925413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8444423                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.768282                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2942329     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1819006     21.54%     56.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1158757     13.72%     70.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       878152     10.40%     80.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       767196      9.09%     89.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397032      4.70%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340495      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67416      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74040      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8444423                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88652     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20203     15.77%     84.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19267     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12408635     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208530      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1490057      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       823233      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14932122                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.741603                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128124                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38467038                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25291757                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14550825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15060246                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56925                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       743524                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246523                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        911839                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57838                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8105                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18821280                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1876859                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       973192                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2499                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          180                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       125738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245908                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14696645                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397519                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235473                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198620                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070313                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            801101                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.714138                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14560723                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14550825                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9467116                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26905946                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.697131                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351860                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10025342                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12322318                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6499051                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212556                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7532584                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635869                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149658                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2910394     38.64%     38.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093295     27.79%     66.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845364     11.22%     77.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485524      6.45%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386853      5.14%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160454      2.13%     91.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189552      2.52%     93.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94455      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366693      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7532584                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10025342                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12322318                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859997                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133328                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767570                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11106264                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251252                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366693                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25987091                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38555208                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 129357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10025342                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12322318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10025342                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.855211                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.855211                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.169302                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.169302                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66121110                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20086297                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19039480                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           6385                       # number of replacements
system.l2.tagsinuse                      16379.712019                       # Cycle average of tags in use
system.l2.total_refs                           863375                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22763                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.928876                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           191.910119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.204974                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1110.649248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.882521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    935.993705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     39.210935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    430.676867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     38.261312                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    706.247217                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4101.591685                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3739.160358                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1839.120522                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3171.802555                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011713                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.057129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002393                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.026286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.043106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.250341                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.228220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.112251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.193591                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999738                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8175                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3861                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3119                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4159                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19320                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5851                       # number of Writeback hits
system.l2.Writeback_hits::total                  5851                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   163                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4211                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19483                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8223                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3884                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3159                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4211                       # number of overall hits
system.l2.overall_hits::total                   19483                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          840                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1371                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6385                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1799                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          840                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1373                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6387                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2207                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1799                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          840                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1373                       # number of overall misses
system.l2.overall_misses::total                  6387                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1979821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    107341686                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1783224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     81993186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1816519                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     38289693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1883527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     62282601                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       297370257                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        70666                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         70666                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1979821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    107341686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1783224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     81993186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1816519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     38289693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1883527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     62353267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297440923                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1979821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    107341686                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1783224                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     81993186                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1816519                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     38289693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1883527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     62353267                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297440923                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25705                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5851                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5851                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               165                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25870                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25870                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.212579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.317845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.212175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.248395                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012121                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.211601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.210053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246888                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.211601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.210053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246888                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46042.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48636.921613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43493.268293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45577.090606                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43250.452381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45582.967857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44845.880952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45428.592998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46573.258731                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        35333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        35333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46042.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48636.921613                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43493.268293                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45577.090606                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43250.452381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45582.967857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44845.880952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45413.887109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46569.739001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46042.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48636.921613                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43493.268293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45577.090606                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43250.452381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45582.967857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44845.880952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45413.887109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46569.739001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2234                       # number of writebacks
system.l2.writebacks::total                      2234                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1799                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          840                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1371                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6385                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6387                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6387                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1736905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     94732198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1548647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     71580717                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1576418                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     33437859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1643148                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     54313734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    260569626                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        59438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        59438                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1736905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     94732198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1548647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     71580717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1576418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     33437859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1643148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     54373172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    260629064                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1736905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     94732198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1548647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     71580717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1576418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     33437859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1643148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     54373172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    260629064                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.212579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.317845                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.248395                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012121                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.211601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.210053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246888                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.211601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.210053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246888                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40393.139535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42923.515179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37771.878049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39789.170094                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37533.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39806.975000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39122.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39616.144420                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40809.651684                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        29719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29719                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40393.139535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42923.515179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37771.878049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39789.170094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37533.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39806.975000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39122.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39601.727604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40806.178801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40393.139535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42923.515179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37771.878049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39789.170094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37533.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39806.975000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39122.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39601.727604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40806.178801                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               576.564149                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641000                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712206.837607                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.703451                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.860698                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063627                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860354                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632306                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632306                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632306                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632306                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632306                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632306                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3080290                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3080290                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3080290                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3080290                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3080290                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3080290                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632363                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632363                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632363                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632363                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632363                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632363                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54040.175439                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54040.175439                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54040.175439                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54040.175439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54040.175439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54040.175439                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2457888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2457888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2457888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2457888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2457888                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2457888                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55861.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55861.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55861.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55861.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55861.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55861.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373235                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16317.914561                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.217289                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.782711                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899286                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100714                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128480                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128480                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1734                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906972                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906972                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906972                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906972                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37151                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37304                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37304                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37304                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37304                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1160982380                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1160982380                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4414916                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4414916                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1165397296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1165397296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1165397296                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1165397296                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944276                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944276                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944276                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944276                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031872                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019187                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31250.366881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31250.366881                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28855.660131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28855.660131                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31240.545143                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31240.545143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31240.545143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31240.545143                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1662                       # number of writebacks
system.cpu0.dcache.writebacks::total             1662                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26769                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26769                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195568990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195568990                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961888                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961888                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196530878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196530878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196530878                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196530878                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008907                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008907                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005364                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005364                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005364                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18837.313620                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18837.313620                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20039.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20039.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18842.845446                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18842.845446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18842.845446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18842.845446                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               556.220325                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913281161                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1625055.446619                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.881664                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.338661                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065515                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825863                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1839852                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1839852                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1839852                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1839852                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1839852                       # number of overall hits
system.cpu1.icache.overall_hits::total        1839852                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2706360                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2706360                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2706360                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2706360                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2706360                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2706360                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1839903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1839903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1839903                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1839903                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1839903                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1839903                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53065.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53065.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53065.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53065.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53065.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53065.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2350420                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2350420                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2350420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2350420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2350420                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2350420                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53418.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53418.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53418.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53418.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53418.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53418.636364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5683                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206881588                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5939                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34834.414548                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.374696                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.625304                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802245                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197755                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2195626                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2195626                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475182                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475182                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1209                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1105                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1105                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670808                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670808                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670808                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670808                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18233                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18301                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18301                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    698479863                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    698479863                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2274517                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2274517                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    700754380                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    700754380                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    700754380                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    700754380                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2213859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2213859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1105                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1105                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2689109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2689109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2689109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2689109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008236                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008236                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006806                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006806                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006806                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006806                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38308.553886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38308.553886                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33448.779412                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33448.779412                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38290.496694                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38290.496694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38290.496694                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38290.496694                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          982                       # number of writebacks
system.cpu1.dcache.writebacks::total              982                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12573                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12573                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12618                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12618                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5660                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5660                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5683                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5683                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5683                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5683                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121208236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121208236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       515265                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       515265                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    121723501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    121723501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    121723501                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    121723501                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21414.882686                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21414.882686                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22402.826087                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22402.826087                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21418.881049                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21418.881049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21418.881049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21418.881049                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.152681                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007967297                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1972538.741683                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.152681                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065950                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815950                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634549                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634549                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634549                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634549                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634549                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634549                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2779842                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2779842                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2779842                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2779842                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2779842                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2779842                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634602                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634602                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634602                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634602                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634602                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634602                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52449.849057                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52449.849057                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52449.849057                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52449.849057                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52449.849057                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52449.849057                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2230341                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2230341                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2230341                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2230341                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2230341                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2230341                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51868.395349                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51868.395349                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51868.395349                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51868.395349                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51868.395349                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51868.395349                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3999                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148892683                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4255                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34992.404935                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.487619                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.512381                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872999                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127001                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1096303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1096303                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       718980                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        718980                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1895                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1895                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1766                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1815283                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1815283                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1815283                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1815283                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7845                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7845                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          164                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8009                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8009                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8009                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8009                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    225397806                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    225397806                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6624035                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6624035                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    232021841                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    232021841                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    232021841                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    232021841                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1104148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1104148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719144                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719144                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1823292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1823292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1823292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1823292                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007105                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007105                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000228                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000228                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004393                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004393                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004393                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004393                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28731.396558                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28731.396558                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 40390.457317                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40390.457317                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28970.138719                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28970.138719                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28970.138719                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28970.138719                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          888                       # number of writebacks
system.cpu2.dcache.writebacks::total              888                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3886                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3886                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          124                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4010                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4010                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3959                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3999                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3999                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     73909721                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     73909721                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1191123                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1191123                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     75100844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     75100844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     75100844                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     75100844                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18668.785299                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18668.785299                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 29778.075000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29778.075000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18779.905976                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18779.905976                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18779.905976                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18779.905976                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.640963                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004740272                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943404.781431                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.640963                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063527                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823143                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1523608                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1523608                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1523608                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1523608                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1523608                       # number of overall hits
system.cpu3.icache.overall_hits::total        1523608                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2691917                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2691917                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2691917                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2691917                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2691917                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2691917                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1523665                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1523665                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1523665                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1523665                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1523665                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1523665                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47226.614035                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47226.614035                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47226.614035                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47226.614035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47226.614035                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47226.614035                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2085618                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2085618                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2085618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2085618                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2085618                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2085618                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48502.744186                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48502.744186                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48502.744186                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48502.744186                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48502.744186                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48502.744186                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5584                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200987                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5840                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27089.210103                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.653521                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.346479                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881459                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118541                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1061223                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1061223                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722631                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722631                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1831                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1831                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1701                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783854                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783854                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783854                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783854                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14115                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14115                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14577                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14577                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14577                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14577                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    508095533                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    508095533                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22033530                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22033530                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    530129063                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    530129063                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    530129063                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    530129063                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075338                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075338                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723093                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013126                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013126                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008105                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008105                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008105                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008105                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35996.849663                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35996.849663                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47691.623377                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47691.623377                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 36367.501063                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36367.501063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 36367.501063                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36367.501063                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        77210                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        77210                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2319                       # number of writebacks
system.cpu3.dcache.writebacks::total             2319                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8585                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8585                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          408                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8993                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8993                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5530                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5530                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5584                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5584                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5584                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5584                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    107713511                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    107713511                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1212146                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1212146                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    108925657                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    108925657                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    108925657                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    108925657                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005143                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005143                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003105                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003105                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003105                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003105                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19478.030922                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19478.030922                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22447.148148                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22447.148148                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19506.743732                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19506.743732                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19506.743732                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19506.743732                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
