// Seed: 2412176286
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2
);
  wire id_4;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_24 = 32'd39
) (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    output wire id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input uwire id_13,
    output tri1 id_14
    , id_26,
    input supply1 id_15,
    input wand id_16,
    output wand id_17,
    output uwire id_18,
    input wand id_19,
    input wand id_20,
    output tri id_21,
    output wand id_22,
    output tri1 id_23,
    output tri1 _id_24
);
  wire id_27;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  logic [1 : {  1  ,  -1  }] id_28;
  ;
  logic [id_24  ==  -1 : -1] id_29 = id_12;
endmodule
