# Schematic-and-Simulation-of-8-bit-Priority-encoder-using-64-Transistors
Design and simulation of 8-bit Priority Encoder using 64-MOS Transistors on Cadence Virtuoso software. The designs include Schematic, Symbol and Testbench.  

![Screenshot 2024-02-11 213012](https://github.com/pratz222/Schematic-and-Simulation-of-8-bit-Priority-encoder-using-64-Transistors/assets/53640877/bcfbade0-9b14-4ff1-943d-a16086310854)

