m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/simulation/questa
vALU
Z1 !s110 1733476750
!i10b 1
!s100 Renn@7k2Bl_lz9FzPR=^Y0
ISl;mKGZV8hRYAZ?R0=oB>2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1731397277
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1733476750.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code}
Z7 tCvgOpt 0
n@a@l@u
vBranchController
Z8 !s110 1733476751
!i10b 1
!s100 XSgUOX0aZJeNR>hdeFMio1
IAc:7nMPL[OMO>NO^e<h3f2
R2
R0
Z9 w1732878291
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/branchcontroller.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/branchcontroller.v
Z10 FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.txt
L0 1
R3
r1
!s85 0
31
Z11 !s108 1733476751.000000
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/branchcontroller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/branchcontroller.v|
!i113 1
R5
R6
R7
n@branch@controller
vcontrolUnit
R8
!i10b 1
!s100 f9aj1G=lKMa;jASU>fU962
I:QgF;M`M]C2a3SJZ=C2W]0
R2
R0
R9
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/controlUnit.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/controlUnit.v
R10
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/controlUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/controlUnit.v|
!i113 1
R5
R6
R7
ncontrol@unit
vDataMemory_IP
R1
!i10b 1
!s100 ^o4_H^zbQH?F=P?iZ[CSZ3
I5bJh6]@4CkBQ4glSDNX_h3
R2
R0
w1733415878
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v
L0 40
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v|
!i113 1
R5
R6
R7
n@data@memory_@i@p
vDM
R8
!i10b 1
!s100 <2R_GkB^d5[We2@5@dbUO1
IGSGH84<GTLThz1:`:2KKA3
R2
R0
w1733416014
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dm.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dm.v
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/dm.v|
!i113 1
R5
R6
R7
n@d@m
vIM
R8
!i10b 1
!s100 GJd`aI_WPDV=YzNe5oE7N1
I;8z82>d]@5TXeh;8aVl:52
R2
R0
w1733475509
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/im.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/im.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/IM_INIT.INIT
L0 1
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/IM_INIT.INIT|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/im.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/im.v|
!i113 1
R5
R6
R7
n@i@m
vmux2x1
R1
!i10b 1
!s100 HE@Yhi93`fRbF6EgK?MNz1
I2BFeo6MnZk9U>C?z]]VX=2
R2
R0
w1727890342
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/mux2x1.v|
!i113 1
R5
R6
R7
vprocessor
R8
!i10b 1
!s100 0;D:;6O84mbzC;`PFT>3Y3
If]>U0eZ>jAYSC^`AL;K3g2
R2
R0
w1733474958
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/processor.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/processor.v
R10
L0 4
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/opcodes.txt|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/processor.v|
!i113 1
R5
R6
R7
vprogramCounter
R1
!i10b 1
!s100 maaLA2SHaeX>7e;[dge3L0
IC[_075=:J[I]=KaHTkM?G3
R2
R0
w1731006870
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/programCounter.v|
!i113 1
R5
R6
R7
nprogram@counter
vregisterFile
R1
!i10b 1
!s100 n237DhcLHl=JI:U<<U6Ri3
I4UWk?4KSN8IGTFVSf5RiZ3
R2
R0
w1733474973
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/registerFile.v|
!i113 1
R5
R6
R7
nregister@file
vSingleCycle_sim
R8
!i10b 1
!s100 Vm[BoU3nCbiKBz@lW]n:50
I]W[89C[ok2_Y;hU<kA6=h2
R2
R0
w1733476722
8D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v
FD:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v
L0 25
R3
r1
!s85 0
31
R11
!s107 D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code|D:/GitHub Repos/JoSDC-SSOOO-CPU/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v|
!i113 1
R5
R6
R7
n@single@cycle_sim
