Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/efesxzc/projects/fpga/ethernet/qsys.qsys --block-symbol-file --output-directory=/home/efesxzc/projects/fpga/ethernet --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading ethernet/qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_2
Progress: Adding spi_0 [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/efesxzc/projects/fpga/ethernet/qsys.qsys --synthesis=VHDL --output-directory=/home/efesxzc/projects/fpga/ethernet/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading ethernet/qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_2
Progress: Adding spi_0 [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8880_3884685555276560779.dir/0065_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0065_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'
Info: jtag_uart_0: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'qsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_new_sdram_controller_0 --dir=/tmp/alt8880_3884685555276560779.dir/0066_new_sdram_controller_0_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0066_new_sdram_controller_0_gen//qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'qsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_qsys_0: Starting RTL generation for module 'qsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/eperlcmd -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/efesxzc/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/efesxzc/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/efesxzc/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/efesxzc/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2_qsys_0 --dir=/tmp/alt8880_3884685555276560779.dir/0067_nios2_qsys_0_gen/ --quartus_bindir=/home/efesxzc/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt8880_3884685555276560779.dir/0067_nios2_qsys_0_gen//qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2021.09.11 00:12:32 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2021.09.11 00:12:32 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2021.09.11 00:12:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2021.09.11 00:12:35 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2021.09.11 00:12:35 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2021.09.11 00:12:35 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2021.09.11 00:12:36 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2021.09.11 00:12:37 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2021.09.11 00:12:37 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2021.09.11 00:12:40 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'qsys_nios2_qsys_0'
Info: nios2_qsys_0: "qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: pio_0: Starting RTL generation for module 'qsys_pio_0'
Info: pio_0:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=/tmp/alt8880_3884685555276560779.dir/0068_pio_0_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0068_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'qsys_pio_0'
Info: pio_0: "qsys" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'qsys_pio_1'
Info: pio_1:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_1 --dir=/tmp/alt8880_3884685555276560779.dir/0069_pio_1_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0069_pio_1_gen//qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'qsys_pio_1'
Info: pio_1: "qsys" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'qsys_pio_2'
Info: pio_2:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_2 --dir=/tmp/alt8880_3884685555276560779.dir/0070_pio_2_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0070_pio_2_gen//qsys_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'qsys_pio_2'
Info: pio_2: "qsys" instantiated altera_avalon_pio "pio_2"
Info: spi_0: Starting RTL generation for module 'qsys_spi_0'
Info: spi_0:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64/perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64/perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=qsys_spi_0 --dir=/tmp/alt8880_3884685555276560779.dir/0071_spi_0_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0071_spi_0_gen//qsys_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'qsys_spi_0'
Info: spi_0: "qsys" instantiated altera_avalon_spi "spi_0"
Info: sysid_qsys_0: "qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'qsys_timer_0'
Info: timer_0:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64//perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64//perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=/tmp/alt8880_3884685555276560779.dir/0073_timer_0_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0073_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'qsys_timer_0'
Info: timer_0: "qsys" instantiated altera_avalon_timer "timer_0"
Info: timer_1: Starting RTL generation for module 'qsys_timer_1'
Info: timer_1:   Generation command is [exec /home/efesxzc/altera/15.0/quartus/linux64//perl/bin/perl -I /home/efesxzc/altera/15.0/quartus/linux64//perl/lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/europa -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/efesxzc/altera/15.0/quartus/sopc_builder/bin -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_1 --dir=/tmp/alt8880_3884685555276560779.dir/0074_timer_1_gen/ --quartus_dir=/home/efesxzc/altera/15.0/quartus --verilog --config=/tmp/alt8880_3884685555276560779.dir/0074_timer_1_gen//qsys_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1: Done RTL generation for module 'qsys_timer_1'
Info: timer_1: "qsys" instantiated altera_avalon_timer "timer_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/efesxzc/projects/fpga/ethernet/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/efesxzc/projects/fpga/ethernet/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/efesxzc/projects/fpga/ethernet/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/efesxzc/projects/fpga/ethernet/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/efesxzc/projects/fpga/ethernet/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: qsys: Done "qsys" with 37 modules, 59 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
