Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		DENIED:		"Virtuoso_Digital_Implem"
	fel		DENIED:		"First_Encounter_VIP"
	invsb		DENIED:		"Innovus_Impl_System_Basic"
	invs		CHECKED OUT:	"Innovus_Impl_System"
Innovus_Impl_System 15.1 license checkout succeeded.
You can run 8 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.28-s006
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.28-s033_1" on Fri Apr 20 10:44:45 2018 (mem=103.3M) ---
--- Running on 2fc100090fc7 (x86_64 w/Linux 4.9.0-6-amd64) ---
This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
Loading fill procedures ...
Sourcing tcl/tk file "DB/BlackJack_encounter.enc" ...
<CMD> restoreDesign /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat BlackJack_top
Loading global variable file /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.globals ...
Set Input Pin Transition Delay as 0.1 ps.

Loading LEF file /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/lef/gsclib045_tech.lef ...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/lef/giolib045.lef ...
**WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-201' for more detail.
**WARN: (ENCLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.

viaInitial starts at Fri Apr 20 10:44:48 2018
viaInitial ends at Fri Apr 20 10:44:48 2018
*** Begin netlist parsing (mem=339.3M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.v.gz'

*** Memory Usage v#1 (Current mem = 341.270M, initial mem = 103.270M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=341.3M) ***
Set top cell to BlackJack_top.
Loading view definition file from /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/viewDefinition.tcl
Reading wc_1v0 timing library '/opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
Read 489 cells in library 'slow_vdd1v0' 
Reading wc_1v0 timing library '/opt/cadence/giolib045_v3.2/lan/flow/t1u1/reference_libs/GPDK045/giolib045_v3.2/giolib045/timing/pads.lib' ...
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'PAD' of cell 'PADDI' specified in LEF or Verilog, and the timing library. The timing library value will be used.
Read 3 cells in library 'pads' 
Reading bc_1v0 timing library '/opt/cadence/gsclib045_all_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis.
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
Read 489 cells in library 'fast_vdd1v2' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.42min, fe_mem=405.5M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell BlackJack_top ...
*** Netlist is unique.
** info: there are 1090 modules.
** info: there are 106 stdCell insts.
** info: there are 15 Pad insts.

*** Memory Usage v#1 (Current mem = 409.250M, initial mem = 103.270M) ***
*info: set bottom ioPad orient R0
Reading IO assignment file "/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/iofile/BlackJack_IORING.io" ...
**WARN: (ENCFP-3961):	The techSite 'corner' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'pad' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'CornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'IOSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Loading preference file /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/enc.pref.tcl ...
Loading mode file /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.mode ...
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if QRC technology file is specified else 'low'.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch
Completed (cpu: 0:00:05.8 real: 0:00:07.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rcx_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rcx_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch'
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc' ...
Current (total cpu=0:00:16.9, real=0:00:32.0, peak res=428.8M, current mem=568.5M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc, Line 9).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=443.1M, current mem=582.0M)
Current (total cpu=0:00:16.9, real=0:00:32.0, peak res=443.1M, current mem=582.0M)
Total number of combinational cells: 324
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.fp.gz (mem = 582.0M).
*info: reset 130 existing net BottomPreferredLayer and AvoidDetour
 ... processed partition successfully.
There are 40 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 582.0M) ***
Loading place ...
*** Checked 4 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.place.gz.
** Reading stdCellPlacement "/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=582.0M) ***
Total net length = 9.800e-02 (4.900e-02 4.900e-02) (ext = 0.000e+00)
Unplaced Insts:	106 out of 106
**WARN: (ENCSP-311):	From restore design about 100.00% of instances are not placed. Most probably the 
design imported through DEF file is partially placed. Either run placeDesign to 
place these instances or re-import fully placed DEF file.
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.0)
Loading route ...
Reading routing file - /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/BlackJack_top.route.gz.
Reading Encounter routing data (Created by Encounter v14.28-s033_1 on Thu Apr 19 09:48:26 2018 Format: 14.2) ...
*** Total 132 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=582.0M) ***
Set Input Pin Transition Delay as 0.1 ps.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   ENCLF-200           19  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   ENCLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   ENCFP-3961           4  The techSite '%s' has no related cells i...
WARNING   ENCTS-414            1  There is mismatch in pin direction for t...
WARNING   ENCSP-311            1  From restore design about %.2f%% of inst...
*** Message Summary: 37 warning(s), 0 error(s)

<CMD> fit
<CMD> windowSelect 0.013 0.020 184.102 320.118
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> deselectAll
<CMD> selectInst CORNER4
<CMD> deselectAll
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> fit
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> panPage 0 1
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> viewLast
<CMD> viewLast
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets vss_vdd -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

**ERROR: (ENCPP-190):	The net 'vss_vdd' does not exist in design.
**ERROR: Error: Invalid net names specified. 
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> fit
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {vdd vss} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer Metal11 -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {vdd vss} -follow core -stacked_via_bottom_layer Metal1 -layer {bottom Metal1 top Metal1 right Metal2 left Metal2} -width 5 -spacing 5 -offset 5

*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 592.1M) ***
<CMD> uiSetTool addWire
<CMD> fit
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD_INTERNAL> editCancelRoute
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addWire
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool addWire
<CMD> setEdit -layer_horizontal Metal1
<CMD> setEdit -layer_vertical Metal2
<CMD> setEdit -force_regular 1
**ERROR: (ENCSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEdit -force_special 1
<CMD> setEdit -width_horizontal 3
<CMD> setEdit -width_vertical 3
<CMD> setEdit -spacing_horizontal 0.06
<CMD> setEdit -spacing_vertical 0.07
<CMD> setEdit -nets vdd
<CMD> editAddRoute 283.942000 292.594000
<CMD> editAddRoute 357.266500 283.382000
<CMD> editAddRoute 344.739000 219.637500
<CMD> editAddRoute 352.515500 271.776000
<CMD> editAddRoute 342.916000 283.176000
<CMD> editCommitRoute 342.316000 283.176000
<CMD> editAddRoute 342.316000 283.176000
<CMD> uiSetTool addWire
<CMD_INTERNAL> editCancelRoute
<CMD> editAddRoute 325.197500 292.363500
<CMD_INTERNAL> editCancelRoute
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool select
<CMD> selectWire 280.0000 291.0950 358.7650 294.0950 1 vdd
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 355.7650 218.1350 358.7650 294.0950 2 vdd
<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 351.0150 218.1350 354.0150 240.0000 2 1 6
<CMD> deselectAll
<CMD> selectWire 351.0150 218.1350 354.0150 284.6750 2 vdd
<CMD> deleteSelectedFromFPlan
<CMD> selectMarker 351.0150 218.1350 358.7650 221.1350 1 1 6
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 351.0150 218.1350 358.7650 221.1350 1 vdd
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> setSelectedStripBoxState 0 ROUTED
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> deselectAll
<CMD> selectInst VDD_CORE
<CMD> deselectAll
<CMD> selectWire 280.0000 280.3200 540.0000 285.3200 1 vdd
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> editAddRoute 367.253500 282.355000
<CMD> uiSetTool addWire
<CMD_INTERNAL> editCancelRoute
<CMD> editAddRoute 366.002000 237.849500
<CMD> editAddRoute 366.141000 285.136500
<CMD_INTERNAL> editCancelRoute
<CMD> editAddRoute 347.643500 283.189500
<CMD_INTERNAL> editCancelRoute
<CMD> editAddRoute 366.558000 237.571000
<CMD> editAddRoute 366.002000 282.077000
<CMD> editAddRoute 364.750000 284.163000
<CMD_INTERNAL> editCancelRoute
<CMD> editAddRoute 365.584500 238.266500
<CMD> editAddRoute 366.141000 282.077000
<CMD> editAddRoute 366.280000 283.467500
<CMD> uiSetTool addWire
<CMD> uiSetTool addWire
<CMD> editAddRoute 307.171000 272.897500
<CMD_INTERNAL> editCancelRoute
<CMD> editAddRoute 365.445500 237.571000
<CMD> editAddRoute 366.836500 282.911500
<CMD> uiSetTool addWire
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> uiSetTool addWire
<CMD> editAddRoute 365.723500 239.240000
<CMD> editAddRoute 364.750000 284.163000
<CMD> editAddRoute 365.445500 282.077000
<CMD> editCommitRoute 365.445500 282.077000
<CMD> setEdit -nets vss
<CMD> editAddRoute 296.067000 237.710500
<CMD> editAddRoute 296.067000 272.481000
<CMD> editCommitRoute 296.067000 272.481000
<CMD> uiSetTool select
<CMD> saveDesign DB/BlackJack_encounter.enc
Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=607.7M) ***
Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Fri Apr 20 11:41:34 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Fri Apr 20 11:41:34 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal11 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -nets { vdd vss VDDIOR VSSIOR } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 Metal11 }
*** Begin SPECIAL ROUTE on Fri Apr 20 11:49:16 2018 ***
SPECIAL ROUTE ran on directory: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation
SPECIAL ROUTE ran on machine: 2fc100090fc7 (Linux 4.9.0-6-amd64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss VDDIOR VSSIOR"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1187.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 592 macros, 53 used
Read in 84 components
  44 core components: 44 unplaced, 0 placed, 0 fixed
  36 pad components: 0 unplaced, 0 placed, 36 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 15 logical pins
Read in 15 nets
Read in 4 special nets, 2 routed
Read in 248 terminals
4 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDDIOR.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDDIOR. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDDIOR. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDDIOR. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSSIOR.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSSIOR. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSSIOR. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSSIOR. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net vss. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vss. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 282
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 400
  Number of Followpin connections: 141
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1203.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 207 via definition ...

sroute post-processing starts at Fri Apr 20 11:49:17 2018
The viaGen is rebuilding shadow vias for net vss.
sroute post-processing ends at Fri Apr 20 11:49:17 2018

sroute post-processing starts at Fri Apr 20 11:49:17 2018
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Apr 20 11:49:17 2018
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 10.62 megs
sroute: Total Peak Memory used = 620.44 megs
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Apr 20 11:50:04 2018

Design Name: BlackJack_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (820.0000, 820.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Apr 20 11:50:04 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> addEndCap -preCap DECAP4 -postCap DECAP4 -prefix ENDCAP
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 140 pre-endcap <DECAP4> cells (prefix ENDCAP).
Inserted 140 post-endcap <DECAP4> cells (prefix ENDCAP).
For 280 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign DB/BlackJack_encounter.enc
Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=621.4M) ***
Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Fri Apr 20 11:53:41 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Fri Apr 20 11:53:41 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.124 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 45nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 652.3M, InitMEM = 652.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=956.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 956.2M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=948.1M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.6 mem=948.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=948.2M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
#std cell=386 (280 fixed + 106 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=40 #net=128 #term=451 #term/net=3.52, #fixedIo=40, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 386 single + 0 double + 0 multi
Total standard cell length = 0.4108 (mm), area = 0.0007 (mm^2)
Average module density = 0.006.
Density for the design = 0.006.
       = stdcell_area 934 sites (319 um^2) / alloc_area 166880 sites (57073 um^2).
Pin Density = 0.220.
            = total # of pins 451 / total Instance area 2054.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.362e+03 (2.96e+03 2.41e+03)
              Est.  stn bbox = 6.078e+03 (3.33e+03 2.75e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 953.1M
Iteration  2: Total net bbox = 5.362e+03 (2.96e+03 2.41e+03)
              Est.  stn bbox = 6.078e+03 (3.33e+03 2.75e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.1M
Iteration  3: Total net bbox = 4.898e+03 (2.84e+03 2.05e+03)
              Est.  stn bbox = 5.619e+03 (3.27e+03 2.35e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 953.1M
Iteration  4: Total net bbox = 4.631e+03 (2.69e+03 1.94e+03)
              Est.  stn bbox = 5.278e+03 (3.08e+03 2.20e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.1M
Iteration  5: Total net bbox = 4.163e+03 (2.42e+03 1.75e+03)
              Est.  stn bbox = 4.668e+03 (2.74e+03 1.93e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.1M
Iteration  6: Total net bbox = 3.892e+03 (2.27e+03 1.62e+03)
              Est.  stn bbox = 4.318e+03 (2.54e+03 1.78e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.1M
Iteration  7: Total net bbox = 3.961e+03 (2.33e+03 1.63e+03)
              Est.  stn bbox = 4.395e+03 (2.61e+03 1.79e+03)
              cpu = 0:00:00.2 real = 0:00:02.0 mem = 956.1M
Iteration  8: Total net bbox = 3.961e+03 (2.33e+03 1.63e+03)
              Est.  stn bbox = 4.395e+03 (2.61e+03 1.79e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 958.1M
Iteration  9: Total net bbox = 3.921e+03 (2.28e+03 1.64e+03)
              Est.  stn bbox = 4.338e+03 (2.55e+03 1.79e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 958.1M
Iteration 10: Total net bbox = 3.921e+03 (2.28e+03 1.64e+03)
              Est.  stn bbox = 4.338e+03 (2.55e+03 1.79e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 958.1M
Iteration 11: Total net bbox = 4.109e+03 (2.40e+03 1.71e+03)
              Est.  stn bbox = 4.564e+03 (2.68e+03 1.88e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 958.1M
Iteration 12: Total net bbox = 4.109e+03 (2.40e+03 1.71e+03)
              Est.  stn bbox = 4.564e+03 (2.68e+03 1.88e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 958.1M
Iteration 13: Total net bbox = 4.262e+03 (2.46e+03 1.80e+03)
              Est.  stn bbox = 4.730e+03 (2.76e+03 1.98e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 958.1M
Iteration 14: Total net bbox = 4.262e+03 (2.46e+03 1.80e+03)
              Est.  stn bbox = 4.730e+03 (2.76e+03 1.98e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 958.1M
*** cost = 4.262e+03 (2.46e+03 1.80e+03) (cpu for global=0:00:01.0) real=0:00:04.0***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.5 real: 0:00:02.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:16:21 mem=924.7M) ***
Total net length = 4.262e+03 (2.461e+03 1.801e+03) (ext = 0.000e+00)
Move report: Detail placement moves 106 insts, mean move: 1.14 um, max move: 4.72 um
	Max move on inst (U147): (412.48, 486.45) --> (412.60, 481.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 924.7MB
Summary Report:
Instances move: 106 (out of 106 movable)
Mean displacement: 1.14 um
Max displacement: 4.72 um (Instance: U147) (412.483, 486.446) -> (412.6, 481.84)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net length = 4.263e+03 (2.459e+03 1.804e+03) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 924.7MB
*** Finished refinePlace (0:16:21 mem=924.7M) ***
Total net length = 4.287e+03 (2.459e+03 1.828e+03) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:03.7, real=0:00:11.0, mem=924.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 196 )
Density distribution unevenness ratio = 82.417%
*** Free Virtual Timing Model ...(mem=924.7M)
Starting IO pin assignment...
Starting congestion repair ...
*** Starting trialRoute (mem=924.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

Nr of prerouted/Fixed nets = 5
**WARN: (ENCTR-3823):	The height of a standard cell appears to be abnormally short. You can ignore the warning message if row height reported is as expected.
This can happen when the majority of the sites in the DB are abnormal and trialRoute selects the wrong SITE type since its the majority.
Either something is wrong with your rows or something is wrong with your routing tracks. Please visually inspect both.
You can overide the site selection by setting fpSetDefaultTechSite -site CoreSite.
Estimated standard cell row height = 1.8 metal3 tracks

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 985.1M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 985.1M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 985.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	43	 0.06%	0	 0.00%
  4:	267	 0.37%	0	 0.00%
  5:	72382	99.57%	72692	100.00%


Total length: 4.559e+03um, number of vias: 836
M1(H) length: 1.554e+01um, number of vias: 406
M2(V) length: 1.636e+03um, number of vias: 395
M3(H) length: 2.566e+03um, number of vias: 35
M4(V) length: 3.413e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um, number of vias: 0
M11(H) length: 0.000e+00um

Peak Memory Usage was 985.1M 
*** Finished trialRoute (cpu=0:00:00.6 mem=985.1M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.6, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0:14, mem = 945.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   ENCTR-3823           1  The height of a standard cell appears to...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 956.3M, totSessionCpu=0:16:46 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=956.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=956.3M) ***

Extraction called for design 'BlackJack_top' of instances=426 and nets=132 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 956.254M)
Found active setup analysis view wc
Found active hold analysis view bc
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1049.28 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.216  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   40    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     13 (41)      |   -1.049   |     28 (88)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.560%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1015.1M, totSessionCpu=0:16:46 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 1015.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1015.1M) ***
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: There are 13 candidate Buffer cells
*info: There are 16 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1115.8M, totSessionCpu=0:16:48 **
Begin: GigaOpt high fanout net optimization
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    20   |    62   |     0   |      0  |     0   |     0   |     0   |     0   | 95.22 |          0|          0|   0.56  |            |           |
|    14   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | 95.25 |          8|          9|   0.60  |   0:00:00.0|    1230.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1230.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1115.8M, totSessionCpu=0:16:50 **
Begin: GigaOpt Global Optimization
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*info: 15 don't touch nets excluded
*info: 15 io nets excluded
*info: 2 clock nets excluded
*info: 4 special nets excluded.
*info: 4 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------+
|   0.000|   0.000|     0.60%|   0:00:00.0| 1230.2M|        wc|       NA| NA                            |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1230.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1230.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1113.8M, totSessionCpu=0:16:51 **
*** Starting refinePlace (0:16:51 mem=1113.8M) ***
Density distribution unevenness ratio = 93.436%
Move report: Detail placement moves 16 insts, mean move: 1.94 um, max move: 4.40 um
	Max move on inst (U149): (411.00, 483.55) --> (415.40, 483.55)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1113.8MB
Summary Report:
Instances move: 16 (out of 114 movable)
Mean displacement: 1.94 um
Max displacement: 4.40 um (Instance: U149) (411, 483.55) -> (415.4, 483.55)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: OAI221X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1113.8MB
*** Finished refinePlace (0:16:51 mem=1113.8M) ***
Density distribution unevenness ratio = 82.181%
Re-routed 58 nets
Extraction called for design 'BlackJack_top' of instances=434 and nets=140 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1113.762M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 45nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1113.8M, InitMEM = 1113.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1153.92 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1153.9M) ***
Begin: GigaOpt DRV Optimization
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | 95.26 |          0|          0|   0.60  |            |           |
|     6   |    12   |     0   |      0  |     0   |     0   |     0   |     0   | 95.26 |          3|          5|   0.64  |   0:00:00.0|    1249.3M|
|     6   |    12   |     0   |      0  |     0   |     0   |     0   |     0   | 95.26 |          0|          0|   0.64  |   0:00:00.0|    1249.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1249.3M) ***

*** Starting refinePlace (0:16:53 mem=1249.3M) ***
*** Starting refinePlace (0:16:53 mem=1249.3M) ***
Total net length = 6.777e+03 (4.112e+03 2.666e+03) (ext = 2.419e+03)
Density distribution unevenness ratio = 93.513%
Move report: Detail placement moves 9 insts, mean move: 1.35 um, max move: 1.71 um
	Max move on inst (FE_OFC10_s_score_3_): (420.80, 483.55) --> (420.80, 481.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1249.3MB
Summary Report:
Instances move: 9 (out of 117 movable)
Mean displacement: 1.35 um
Max displacement: 1.71 um (Instance: FE_OFC10_s_score_3_) (420.8, 483.55) -> (420.8, 481.84)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
Total net length = 6.777e+03 (4.112e+03 2.666e+03) (ext = 2.419e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1249.3MB
*** Finished refinePlace (0:16:53 mem=1249.3M) ***
*** maximum move = 1.71 um ***
*** Finished refinePlace (0:16:53 mem=1249.3M) ***
*** Finished re-routing un-routed nets (1249.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1249.3M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view wc
Found active hold analysis view bc

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1117.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.262  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   40    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (6)       |   -0.244   |     21 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.639%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1119.8M, totSessionCpu=0:16:53 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Starting trialRoute (mem=1119.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 15
**WARN: (ENCTR-3823):	The height of a standard cell appears to be abnormally short. You can ignore the warning message if row height reported is as expected.
This can happen when the majority of the sites in the DB are abnormal and trialRoute selects the wrong SITE type since its the majority.
Either something is wrong with your rows or something is wrong with your routing tracks. Please visually inspect both.
You can overide the site selection by setting fpSetDefaultTechSite -site CoreSite.
Estimated standard cell row height = 1.8 metal3 tracks

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1154.9M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1154.9M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 1162.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	43	 0.06%	0	 0.00%
  4:	267	 0.37%	0	 0.00%
  5:	72382	99.57%	72692	100.00%


Total length: 4.586e+03um, number of vias: 861
M1(H) length: 1.753e+01um, number of vias: 428
M2(V) length: 1.650e+03um, number of vias: 406
M3(H) length: 2.592e+03um, number of vias: 27
M4(V) length: 3.263e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um, number of vias: 0
M11(H) length: 0.000e+00um

Peak Memory Usage was 1162.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=1162.9M) ***

Extraction called for design 'BlackJack_top' of instances=437 and nets=143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1162.902M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 45nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1182.0M, InitMEM = 1182.0M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1156.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1156.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |    13   |     0   |      0  |     0   |     0   |     0   |     0   | 95.26 |          0|          0|   0.64  |            |           |
|     6   |    12   |     0   |      0  |     0   |     0   |     0   |     0   | 95.26 |          1|          0|   0.64  |   0:00:00.0|    1235.0M|
|     6   |    12   |     0   |      0  |     0   |     0   |     0   |     0   | 95.26 |          0|          0|   0.64  |   0:00:00.0|    1235.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1235.0M) ***

*** Starting refinePlace (0:16:54 mem=1235.0M) ***
*** Starting refinePlace (0:16:54 mem=1235.0M) ***
Total net length = 4.359e+03 (2.498e+03 1.862e+03) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.0MB
Summary Report:
Instances move: 0 (out of 118 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 4.359e+03 (2.498e+03 1.862e+03) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1235.0MB
*** Finished refinePlace (0:16:54 mem=1235.0M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:16:54 mem=1235.0M) ***
*** Finished re-routing un-routed nets (1235.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1235.0M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=1158.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1158.7M) ***

Extraction called for design 'BlackJack_top' of instances=438 and nets=144 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1150.629M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 45nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1158.7M, InitMEM = 1158.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1158.68 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1158.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1120.5M, totSessionCpu=0:16:54 **
Found active setup analysis view wc
Found active hold analysis view bc

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 95.255  | 95.255  | 97.574  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (6)       |   -0.244   |     21 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.642%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1118.5M, totSessionCpu=0:16:55 **
**WARN: (ENCOPT-3195):	Analysis mode has changed.
Type 'man ENCOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> createClockTreeSpec -bufferList CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 -routeClkNet -output CONSTRAINTS/clock.clk
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
**WARN: (ENCTCM-77):	Option "-routeClkNet" for command createClockTreeSpec is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 -routeClkNet -output CONSTRAINTS/clock.clk 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: bc wc.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rcx_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rcx_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc' ...
Current (total cpu=0:17:10, real=1:15:17, peak res=672.6M, current mem=853.3M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc, Line 9).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=542.7M, current mem=860.3M)
Current (total cpu=0:17:10, real=1:15:17, peak res=672.6M, current mem=860.3M)
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'CONSTRAINTS/clock.clk' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View wc :
Est. Cap                : 0.0875781(V=0.0879212 H=0.087235) (ff/um) [4.3789e-05]
Est. Res                : 0.755(V=0.755 H=0.755)(ohm/um) [0.0003775]
Est. Via Res            : 4.95(ohm) [9.02]
Est. Via Cap            : 0.0422582(ff)
M1(H) w=0.06(um) s=0.06(um) p=0.2(um) es=0.34(um) cap=0.0828(ff/um) res=1.23(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0809(ff/um) res=0.755(ohm/um) viaRes=4.07(ohm) viaCap=0.0491969(ff)
M3(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0872(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0421081(ff)
M4(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0879(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0422582(ff)
M5(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.088(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.041557(ff)
M6(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0424004(ff)
M7(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0433656(ff)
M8(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0895(ff/um) res=0.267(ohm/um) viaRes=4.95(ohm) viaCap=0.0438277(ff)
M9(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.308(ff/um) res=0.267(ohm/um) viaRes=0.21(ohm) viaCap=0.12358(ff)
M10(V) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.238(ff/um) res=0.0973(ohm/um) viaRes=0.194444(ohm) viaCap=0.382986(ff)
M11(H) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.249(ff/um) res=0.0955(ohm/um) viaRes=0.05(ohm) viaCap=0.259077(ff)

RC Information for View bc :
Est. Cap                : 0.0875781(V=0.0879212 H=0.087235) (ff/um) [4.3789e-05]
Est. Res                : 0.755(V=0.755 H=0.755)(ohm/um) [0.0003775]
Est. Via Res            : 4.95(ohm) [9.02]
Est. Via Cap            : 0.0422582(ff)
M1(H) w=0.06(um) s=0.06(um) p=0.2(um) es=0.34(um) cap=0.0828(ff/um) res=1.23(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0809(ff/um) res=0.755(ohm/um) viaRes=4.07(ohm) viaCap=0.0491969(ff)
M3(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0872(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0421081(ff)
M4(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0879(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0422582(ff)
M5(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.088(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.041557(ff)
M6(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0424004(ff)
M7(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0433656(ff)
M8(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0895(ff/um) res=0.267(ohm/um) viaRes=4.95(ohm) viaCap=0.0438277(ff)
M9(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.308(ff/um) res=0.267(ohm/um) viaRes=0.21(ohm) viaCap=0.12358(ff)
M10(V) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.238(ff/um) res=0.0973(ohm/um) viaRes=0.194444(ohm) viaCap=0.382986(ff)
M11(H) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.249(ff/um) res=0.0955(ohm/um) viaRes=0.05(ohm) viaCap=0.259077(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View wc :
Est. Cap                : 0.0875781(V=0.0879212 H=0.087235) (ff/um) [4.3789e-05]
Est. Res                : 0.755(V=0.755 H=0.755)(ohm/um) [0.0003775]
Est. Via Res            : 4.95(ohm) [9.02]
Est. Via Cap            : 0.0422582(ff)
M1(H) w=0.06(um) s=0.06(um) p=0.2(um) es=0.34(um) cap=0.0828(ff/um) res=1.23(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0809(ff/um) res=0.755(ohm/um) viaRes=4.07(ohm) viaCap=0.0491969(ff)
M3(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0872(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0421081(ff)
M4(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0879(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0422582(ff)
M5(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.088(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.041557(ff)
M6(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0424004(ff)
M7(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0433656(ff)
M8(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0895(ff/um) res=0.267(ohm/um) viaRes=4.95(ohm) viaCap=0.0438277(ff)
M9(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.308(ff/um) res=0.267(ohm/um) viaRes=0.21(ohm) viaCap=0.12358(ff)
M10(V) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.238(ff/um) res=0.0973(ohm/um) viaRes=0.194444(ohm) viaCap=0.382986(ff)
M11(H) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.249(ff/um) res=0.0955(ohm/um) viaRes=0.05(ohm) viaCap=0.259077(ff)

RC Information for View bc :
Est. Cap                : 0.0875781(V=0.0879212 H=0.087235) (ff/um) [4.3789e-05]
Est. Res                : 0.755(V=0.755 H=0.755)(ohm/um) [0.0003775]
Est. Via Res            : 4.95(ohm) [9.02]
Est. Via Cap            : 0.0422582(ff)
M1(H) w=0.06(um) s=0.06(um) p=0.2(um) es=0.34(um) cap=0.0828(ff/um) res=1.23(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0809(ff/um) res=0.755(ohm/um) viaRes=4.07(ohm) viaCap=0.0491969(ff)
M3(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0872(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0421081(ff)
M4(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0879(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0422582(ff)
M5(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.088(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.041557(ff)
M6(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0424004(ff)
M7(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0878(ff/um) res=0.755(ohm/um) viaRes=4.95(ohm) viaCap=0.0433656(ff)
M8(V) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.0895(ff/um) res=0.267(ohm/um) viaRes=4.95(ohm) viaCap=0.0438277(ff)
M9(H) w=0.08(um) s=0.07(um) p=0.2(um) es=0.32(um) cap=0.308(ff/um) res=0.267(ohm/um) viaRes=0.21(ohm) viaCap=0.12358(ff)
M10(V) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.238(ff/um) res=0.0973(ohm/um) viaRes=0.194444(ohm) viaCap=0.382986(ff)
M11(H) w=0.22(um) s=0.2(um) p=0.5(um) es=0.78(um) cap=0.249(ff/um) res=0.0955(ohm/um) viaRes=0.05(ohm) viaCap=0.259077(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 wc
#2 bc
Default Analysis Views is wc


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=870.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.5, real=0:00:00.0, mem=870.3M) ***
<CMD> specifyClockTree -clkfile CONSTRAINTS/clock.clk
**WARN: (ENCTCM-77):	Option "-clkfile" for command specifyClockTree is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'CONSTRAINTS/clock.clk' ...

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 wc
#2 bc
Default Analysis Views is wc


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: IO_CLK/Y
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=873.3M) ***
<CMD> setCTSMode -engine ck
<CMD> ckSynthesis -clk IO_CLK/Y
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: HOLDX1 
List of dont touch cells: 
List of valid cells: CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 
***** Allocate Placement Memory Finished (MEM: 873.289M)

Start to trace clock trees ...
*** Begin Tracer (mem=873.3M) ***
Tracing Clock IO_CLK/Y ...

Reconvergent mux Check for spec:IO_CLK/Y 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=873.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 873.289M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.13(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (IO_CLK/Y) Diagnostic check Parameters
Assumed driver input transition                   :          93.3(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          2250(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          2250(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock IO_CLK/Y has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6329):	The spec for clk does not appear to include any buffer cell choices that can satisfy the maximum buffer transition constraint. This may lead to poor result quality or excessive run time. Consider updating the buffer cell choice list or revising the transition time constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          1
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          99 Ohm (user set)
   Net length threshold for resistance checks     :          40 um (derived 200*M2 layer pitch)


****** Clock (IO_CLK/Y) Diagnostic check Parameters
Assumed driver input transition                   :          93.3(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          2250(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          2250(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          20.500000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (IO_CLK/Y) Structure
Max. Skew           : 2500(ps)
Max. Sink Transition: 2500(ps)
Max. Buf Transition : 2500(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX1) (CLKBUFX2) (CLKINVX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX6) (CLKINVX6) (CLKBUFX8) (CLKINVX8) (CLKBUFX12) (CLKINVX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 20
Nr.          Rising  Sync Pins  : 20
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (IO_CLK/Y)
Output_Net: (s_clk)   
**** CK_START: TopDown Tree Construction for s_clk (20-leaf) (mem=881.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=1[4,5*] N20 B0 G1 A0(0.0) L[1,1] score=5750 cpu=0:00:00.0 mem=881M 

**** CK_END: TopDown Tree Construction for s_clk (cpu=0:00:00.2, real=0:00:00.0, mem=881.3M)



**** CK_START: Update Database (mem=881.3M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=881.3M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 20.500000 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:17:49 mem=881.3M) ***
Total net length = 4.308e+03 (2.471e+03 1.837e+03) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 881.3MB
Summary Report:
Instances move: 0 (out of 118 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 4.308e+03 (2.471e+03 1.837e+03) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 881.3MB
*** Finished refinePlace (0:17:49 mem=881.3M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 881.289M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.2 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree IO_CLK/Y Stat ****
Total Clock Level	: 1
***** Top Nodes *****
IO_CLK/Y delay[0(ps) 0(ps)] (  core/I_2/cardReadySync_reg/CK  core/I_1/regAdd_reg[0]/CK  core/I_1/regAdd_reg[3]/CK  core/I_1/regLoad_reg[0]/CK  core/I_1/regLoad_reg[3]/CK  core/I_1/regLoad_reg[1]/CK  core/I_1/regLoad_reg[4]/CK  core/I_1/score_reg[1]/CK  core/I_1/score_reg[2]/CK  core/I_1/score_reg[3]/CK  core/I_1/score_reg[4]/CK  core/I_1/score_reg[0]/CK  core/I_2/state_reg[3]/CK  core/I_1/regAdd_reg[4]/CK  core/I_1/regAdd_reg[1]/CK  core/I_2/state_reg[2]/CK  core/I_2/state_reg[0]/CK  core/I_1/regLoad_reg[2]/CK  core/I_2/state_reg[1]/CK  core/I_1/regAdd_reg[2]/CK )
Level 1 (Total=20	Sink=20)
Total Sinks		: 20

# Analysis View: wc
********** Clock IO_CLK/Y Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 20
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): core/I_1/regAdd_reg[3]/CK 5(ps)
Min trig. edge delay at sink(R): core/I_2/cardReadySync_reg/CK 3.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3.7~5(ps)              0~10(ps)            
Fall Phase Delay               : 3.7~5(ps)              0~10(ps)            
Trig. Edge Skew                : 1.3(ps)                2500(ps)            
Rise Skew                      : 1.3(ps)                
Fall Skew                      : 1.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Fall Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Rise Sink Tran.           : 89(ps)                 2500(ps)            
Max. Fall Sink Tran.           : 320(ps)                2500(ps)            
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 89(ps)                 0(ps)               
Min. Fall Sink Tran.           : 320(ps)                0(ps)               

view wc : skew = 1.3ps (required = 2500ps)
view bc : skew = 1.5ps (required = 2500ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'wc'...
*** Look For Reconvergent Clock Component ***
The clock tree IO_CLK/Y has no reconvergent cell.
Reducing the latency of clock tree 'IO_CLK/Y' in 'wc' view ...

Calculating pre-route downstream delay for clock tree 'IO_CLK/Y'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 5 (ps)
MinTriggerDelay: 3.7 (ps)
Skew: 1.3 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1100.6M) ***
Reducing the skew of clock tree 'IO_CLK/Y' in 'wc' view ...

MaxTriggerDelay: 5 (ps)
MinTriggerDelay: 3.7 (ps)
Skew: 1.3 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1100.6M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1100.6M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree IO_CLK/Y Stat ****
Total Clock Level	: 1
***** Top Nodes *****
IO_CLK/Y delay[0(ps) 0(ps)] (  core/I_2/cardReadySync_reg/CK  core/I_1/regAdd_reg[0]/CK  core/I_1/regAdd_reg[3]/CK  core/I_1/regLoad_reg[0]/CK  core/I_1/regLoad_reg[3]/CK  core/I_1/regLoad_reg[1]/CK  core/I_1/regLoad_reg[4]/CK  core/I_1/score_reg[1]/CK  core/I_1/score_reg[2]/CK  core/I_1/score_reg[3]/CK  core/I_1/score_reg[4]/CK  core/I_1/score_reg[0]/CK  core/I_2/state_reg[3]/CK  core/I_1/regAdd_reg[4]/CK  core/I_1/regAdd_reg[1]/CK  core/I_2/state_reg[2]/CK  core/I_2/state_reg[0]/CK  core/I_1/regLoad_reg[2]/CK  core/I_2/state_reg[1]/CK  core/I_1/regAdd_reg[2]/CK )
Level 1 (Total=20	Sink=20)
Total Sinks		: 20

# Analysis View: wc
********** Clock IO_CLK/Y Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 20
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): core/I_1/regAdd_reg[3]/CK 5(ps)
Min trig. edge delay at sink(R): core/I_2/cardReadySync_reg/CK 3.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3.7~5(ps)              0~10(ps)            
Fall Phase Delay               : 3.7~5(ps)              0~10(ps)            
Trig. Edge Skew                : 1.3(ps)                2500(ps)            
Rise Skew                      : 1.3(ps)                
Fall Skew                      : 1.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Fall Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Rise Sink Tran.           : 89(ps)                 2500(ps)            
Max. Fall Sink Tran.           : 320(ps)                2500(ps)            
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 89(ps)                 0(ps)               
Min. Fall Sink Tran.           : 320(ps)                0(ps)               

view wc : skew = 1.3ps (required = 2500ps)
view bc : skew = 1.5ps (required = 2500ps)


Generating Clock Analysis Report BlackJack_top.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.2 real=0:00:00.0 mem=1100.6M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:17:50 mem=1100.6M) ***
Total net length = 4.308e+03 (2.471e+03 1.837e+03) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1100.6MB
Summary Report:
Instances move: 0 (out of 118 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 4.308e+03 (2.471e+03 1.837e+03) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1100.6MB
*** Finished refinePlace (0:17:50 mem=1100.6M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 1100.648M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree IO_CLK/Y Stat ****
Total Clock Level	: 1
***** Top Nodes *****
IO_CLK/Y delay[0(ps) 0(ps)] (  core/I_2/cardReadySync_reg/CK  core/I_1/regAdd_reg[0]/CK  core/I_1/regAdd_reg[3]/CK  core/I_1/regLoad_reg[0]/CK  core/I_1/regLoad_reg[3]/CK  core/I_1/regLoad_reg[1]/CK  core/I_1/regLoad_reg[4]/CK  core/I_1/score_reg[1]/CK  core/I_1/score_reg[2]/CK  core/I_1/score_reg[3]/CK  core/I_1/score_reg[4]/CK  core/I_1/score_reg[0]/CK  core/I_2/state_reg[3]/CK  core/I_1/regAdd_reg[4]/CK  core/I_1/regAdd_reg[1]/CK  core/I_2/state_reg[2]/CK  core/I_2/state_reg[0]/CK  core/I_1/regLoad_reg[2]/CK  core/I_2/state_reg[1]/CK  core/I_1/regAdd_reg[2]/CK )
Level 1 (Total=20	Sink=20)
Total Sinks		: 20

# Analysis View: wc
********** Clock IO_CLK/Y Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 20
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): core/I_1/regAdd_reg[3]/CK 5(ps)
Min trig. edge delay at sink(R): core/I_2/cardReadySync_reg/CK 3.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3.7~5(ps)              0~10(ps)            
Fall Phase Delay               : 3.7~5(ps)              0~10(ps)            
Trig. Edge Skew                : 1.3(ps)                2500(ps)            
Rise Skew                      : 1.3(ps)                
Fall Skew                      : 1.3(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Fall Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Rise Sink Tran.           : 89(ps)                 2500(ps)            
Max. Fall Sink Tran.           : 320(ps)                2500(ps)            
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 89(ps)                 0(ps)               
Min. Fall Sink Tran.           : 320(ps)                0(ps)               

view wc : skew = 1.3ps (required = 2500ps)
view bc : skew = 1.5ps (required = 2500ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Apr 20 12:02:42 2018
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PADDOZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PADDO does not have antenna diff area.
#WARNING (NRDB-728) PIN Y in CELL_VIEW PADDI does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PADDB does not have antenna diff area.
#WARNING (NRDB-728) PIN Y in CELL_VIEW PADDB does not have antenna diff area.
#WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
#WARNING (NRDB-733) PIN cardReady in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN finished in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN lost in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN newCard in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[4] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN start in CELL_VIEW BlackJack_top,init does not have physical port.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [1.320 - 1.320] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.320] has 140 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:05, memory = 881.00 (MB), peak = 957.48 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 20 12:02:49 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 20 12:02:49 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         686        3630       74529    83.83%
#  Metal 2        V         642        3458       74529    83.73%
#  Metal 3        H         739        3577       74529    82.72%
#  Metal 4        V         696        3404       74529    82.87%
#  Metal 5        H         740        3576       74529    82.72%
#  Metal 6        V         696        3404       74529    82.87%
#  Metal 7        H         740        3576       74529    82.72%
#  Metal 8        V         696        3404       74529    82.87%
#  Metal 9        H         740        3576       74529    82.72%
#  Metal 10       V         278        1361       74529    82.87%
#  Metal 11       H         295        1430       74529    82.72%
#  --------------------------------------------------------------
#  Total                   6951      83.16%  819819    82.96%
#
#  1 nets (0.69%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.07 (MB), peak = 957.48 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 962.28 (MB), peak = 962.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 962.46 (MB), peak = 962.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 124 (skipped).
#Total number of nets in the design = 144.
#
#124 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             124  
#------------------------------------------------
#        Total                  1             124  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  Metal 11      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 339 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3 um.
#Total wire length on LAYER Metal3 = 216 um.
#Total wire length on LAYER Metal4 = 120 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 56
#Up-Via Summary (total 56):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           18
#  Metal 3           18
#-----------------------
#                    56 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 962.46 (MB), peak = 962.46 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Apr 20 12:02:52 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 962.46 (MB), peak = 962.46 (MB)
#Start Track Assignment.
#Done with 16 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 347 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2 um.
#Total wire length on LAYER Metal3 = 222 um.
#Total wire length on LAYER Metal4 = 122 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 56
#Up-Via Summary (total 56):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           18
#  Metal 3           18
#-----------------------
#                    56 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.99 (MB), peak = 962.46 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:08
#Increased memory = 16.13 (MB)
#Total memory = 852.99 (MB)
#Peak memory = 962.46 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.51 (MB), peak = 962.46 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.51 (MB), peak = 962.46 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.51 (MB), peak = 962.46 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.51 (MB), peak = 962.46 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 855.51 (MB), peak = 962.46 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.72 (MB), peak = 962.46 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.50 (MB), peak = 962.46 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.51 (MB), peak = 962.46 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.51 (MB), peak = 962.46 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.51 (MB), peak = 962.46 (MB)
# ECO: 0.5% of the total area was rechecked for DRC, and 0.4% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.51 (MB), peak = 962.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.59 (MB), peak = 962.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 328 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1 um.
#Total wire length on LAYER Metal3 = 198 um.
#Total wire length on LAYER Metal4 = 130 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 67
#Up-Via Summary (total 67):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           20
#  Metal 3           27
#-----------------------
#                    67 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 34.60 (MB)
#Total memory = 887.59 (MB)
#Peak memory = 962.46 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 34.60 (MB)
#Total memory = 887.59 (MB)
#Peak memory = 962.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:12
#Increased memory = 78.69 (MB)
#Total memory = 887.61 (MB)
#Peak memory = 962.46 (MB)
#Number of warnings = 21
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 20 12:02:53 2018
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net s_clk has 38.2323 percent resistance deviation between preRoute resistance (425.883 ohm) and after route resistance (689.493 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree IO_CLK/Y Stat ****
Total Clock Level	: 1
***** Top Nodes *****
IO_CLK/Y delay[0(ps) 0(ps)] (  core/I_2/cardReadySync_reg/CK  core/I_1/regAdd_reg[0]/CK  core/I_1/regAdd_reg[3]/CK  core/I_1/regLoad_reg[0]/CK  core/I_1/regLoad_reg[3]/CK  core/I_1/regLoad_reg[1]/CK  core/I_1/regLoad_reg[4]/CK  core/I_1/score_reg[1]/CK  core/I_1/score_reg[2]/CK  core/I_1/score_reg[3]/CK  core/I_1/score_reg[4]/CK  core/I_1/score_reg[0]/CK  core/I_2/state_reg[3]/CK  core/I_1/regAdd_reg[4]/CK  core/I_1/regAdd_reg[1]/CK  core/I_2/state_reg[2]/CK  core/I_2/state_reg[0]/CK  core/I_1/regLoad_reg[2]/CK  core/I_2/state_reg[1]/CK  core/I_1/regAdd_reg[2]/CK )
Level 1 (Total=20	Sink=20)
Total Sinks		: 20

# Analysis View: wc
********** Clock IO_CLK/Y Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 20
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): core/I_1/regAdd_reg[3]/CK 5.1(ps)
Min trig. edge delay at sink(R): core/I_2/cardReadySync_reg/CK 4.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4.2~5.1(ps)            0~10(ps)            
Fall Phase Delay               : 4.2~5.1(ps)            0~10(ps)            
Trig. Edge Skew                : 0.9(ps)                2500(ps)            
Rise Skew                      : 0.9(ps)                
Fall Skew                      : 0.9(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Fall Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Rise Sink Tran.           : 89(ps)                 2500(ps)            
Max. Fall Sink Tran.           : 320(ps)                2500(ps)            
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 89(ps)                 0(ps)               
Min. Fall Sink Tran.           : 320(ps)                0(ps)               

view wc : skew = 0.9ps (required = 2500ps)
view bc : skew = 1.1ps (required = 2500ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'wc'...
setting up for view 'bc'...
Selecting the worst MMMC view of clock tree 'IO_CLK/Y' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1126.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1126.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'wc' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree IO_CLK/Y has no reconvergent cell.

**** Clock Tree IO_CLK/Y Stat ****
Total Clock Level	: 1
***** Top Nodes *****
IO_CLK/Y delay[0(ps) 0(ps)] (  core/I_2/cardReadySync_reg/CK  core/I_1/regAdd_reg[0]/CK  core/I_1/regAdd_reg[3]/CK  core/I_1/regLoad_reg[0]/CK  core/I_1/regLoad_reg[3]/CK  core/I_1/regLoad_reg[1]/CK  core/I_1/regLoad_reg[4]/CK  core/I_1/score_reg[1]/CK  core/I_1/score_reg[2]/CK  core/I_1/score_reg[3]/CK  core/I_1/score_reg[4]/CK  core/I_1/score_reg[0]/CK  core/I_2/state_reg[3]/CK  core/I_1/regAdd_reg[4]/CK  core/I_1/regAdd_reg[1]/CK  core/I_2/state_reg[2]/CK  core/I_2/state_reg[0]/CK  core/I_1/regLoad_reg[2]/CK  core/I_2/state_reg[1]/CK  core/I_1/regAdd_reg[2]/CK )
Level 1 (Total=20	Sink=20)
Total Sinks		: 20

# Analysis View: wc
********** Clock IO_CLK/Y Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 20
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): core/I_1/regAdd_reg[3]/CK 5.1(ps)
Min trig. edge delay at sink(R): core/I_2/cardReadySync_reg/CK 4.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4.2~5.1(ps)            0~10(ps)            
Fall Phase Delay               : 4.2~5.1(ps)            0~10(ps)            
Trig. Edge Skew                : 0.9(ps)                2500(ps)            
Rise Skew                      : 0.9(ps)                
Fall Skew                      : 0.9(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Fall Buffer Tran.         : 0(ps)                  2500(ps)            
Max. Rise Sink Tran.           : 89(ps)                 2500(ps)            
Max. Fall Sink Tran.           : 320(ps)                2500(ps)            
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 89(ps)                 0(ps)               
Min. Fall Sink Tran.           : 320(ps)                0(ps)               

view wc : skew = 0.9ps (required = 2500ps)
view bc : skew = 1.1ps (required = 2500ps)


Clock IO_CLK/Y has been routed. Routing guide will not be generated.
Generating Clock Analysis Report BlackJack_top.ctsrpt ....
Generating Clock Routing Guide BlackJack_top.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          1

*** End ckSynthesis (cpu=0:00:07.6, real=0:00:14.0, mem=1126.4M) ***
invalid command name "Clock"
<CMD> displayClockPhaseDelay -postCTS
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -postCTS 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=1126.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
**WARN: (ENCTR-3823):	The height of a standard cell appears to be abnormally short. You can ignore the warning message if row height reported is as expected.
This can happen when the majority of the sites in the DB are abnormal and trialRoute selects the wrong SITE type since its the majority.
Either something is wrong with your rows or something is wrong with your routing tracks. Please visually inspect both.
You can overide the site selection by setting fpSetDefaultTechSite -site CoreSite.
Estimated standard cell row height = 1.8 metal3 tracks

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1156.5M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1156.5M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 1156.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	43	 0.06%	0	 0.00%
  4:	267	 0.37%	0	 0.00%
  5:	72382	99.57%	72692	100.00%


Total length: 4.603e+03um, number of vias: 882
M1(H) length: 1.678e+01um, number of vias: 430
M2(V) length: 1.532e+03um, number of vias: 402
M3(H) length: 2.602e+03um, number of vias: 50
M4(V) length: 4.517e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um, number of vias: 0
M11(H) length: 0.000e+00um

Peak Memory Usage was 1156.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=1156.5M) ***

Extraction called for design 'BlackJack_top' of instances=438 and nets=144 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1156.500M)
<CMD> displayClockMinMaxPaths -postCTS
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockMinMaxPaths Option :  -postCTS 


**** Clock clk (Nr. of Sink: 20) ****
* Minimum Clock Path
StartPoint    : clk
EndPoint      : core/I_2/cardReadySync_reg/CK
Delay r/f (ns):  0.0735/ 0.3965

Object name                             Delta r/f (ns)  Sum r/f (ns)        Slew (ns)       Load (pf) 
------------------------------------------------------------------------------------------------------
clk                                      0.0000/ 0.0000  0.0000/ 0.0000     
IO_CLK PAD->Y (PADDI)                    0.0891/ 0.3204  0.0891/ 0.3204      0.0020/ 0.0020  0.3233   
s_clk                                   -0.0156/ 0.0761  0.0735/ 0.3965     
core/I_2/cardReadySync_reg/CK           0.0/0.0          0.0735/ 0.3965     

* Maximum Clock Path
StartPoint    : clk
EndPoint      : core/I_1/regAdd_reg[3]/CK
Delay r/f (ns):  0.0745/ 0.3972

Object name                             Delta r/f (ns)  Sum r/f (ns)        Slew (ns)       Load (pf) 
------------------------------------------------------------------------------------------------------
clk                                      0.0000/ 0.0000  0.0000/ 0.0000     
IO_CLK PAD->Y (PADDI)                    0.0891/ 0.3204  0.0891/ 0.3204      0.0020/ 0.0020  0.3233   
s_clk                                   -0.0146/ 0.0768  0.0745/ 0.3972     
core/I_1/regAdd_reg[3]/CK               0.0/0.0          0.0745/ 0.3972     



**** Clock IO_CLK/Y (Nr. of Sink: 20) ****
* Minimum Clock Path
StartPoint    : IO_CLK/Y
EndPoint      : core/I_2/cardReadySync_reg/CK
Delay r/f (ns): -0.0156/ 0.0761

Object name                             Delta r/f (ns)  Sum r/f (ns)        Slew (ns)       Load (pf) 
------------------------------------------------------------------------------------------------------
s_clk                                   -0.0156/ 0.0761 -0.0156/ 0.0761     
core/I_2/cardReadySync_reg/CK           0.0/0.0         -0.0156/ 0.0761     

* Maximum Clock Path
StartPoint    : IO_CLK/Y
EndPoint      : core/I_1/regAdd_reg[3]/CK
Delay r/f (ns): -0.0146/ 0.0768

Object name                             Delta r/f (ns)  Sum r/f (ns)        Slew (ns)       Load (pf) 
------------------------------------------------------------------------------------------------------
s_clk                                   -0.0146/ 0.0768 -0.0146/ 0.0768     
core/I_1/regAdd_reg[3]/CK               0.0/0.0         -0.0146/ 0.0768     

<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveDesign DB/BlackJack_encounter.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.ctstch' ...
Saving configuration ...
Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1116.3M) ***
Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Fri Apr 20 12:17:13 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Fri Apr 20 12:17:13 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
*** Message Summary: 0 warning(s), 0 error(s)

invalid command name "set_analysis_set_analysis_view"
<CMD> panPage 0 1
<CMD> set_analysis_view -setup [list wc] -hold [list bc]
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rcx_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rcx_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file '/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc' ...
Current (total cpu=0:21:30, real=1:34:13, peak res=672.6M, current mem=968.2M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc, Line 9).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=597.5M, current mem=975.2M)
Current (total cpu=0:21:30, real=1:34:13, peak res=672.6M, current mem=975.2M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix BlackJack_top_postCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=975.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=983.2M) ***

Extraction called for design 'BlackJack_top' of instances=438 and nets=144 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 973.766M)
Found active setup analysis view wc
Found active hold analysis view bc
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1286.18 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 95.255  | 95.255  | 97.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (6)       |   -0.244   |     21 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.642%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.56 sec
Total Real time: 1.0 sec
Total Memory Usage: 1250.015625 Mbytes
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1258.0M, totSessionCpu=0:22:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=1258.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1258.0M) ***

All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:22:01 mem=1493.4M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 45nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for bc_1v0 libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Found active setup analysis view wc
Found active hold analysis view bc
Done building hold timer [455 node(s), 633 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:22:01 mem=1512.5M ***
Found active setup analysis view wc
Found active hold analysis view bc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 95.255  | 95.255  | 97.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.610  | -2.422  | -2.610  |
|           TNS (ns):|-100.471 | -45.899 | -64.051 |
|    Violating Paths:|   40    |   19    |   25    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (6)       |   -0.244   |     21 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.642%
------------------------------------------------------------
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 1 net with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:22:02 mem=1466.9M density=0.642% ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.610|  -100.47|      40|          0|       0(     0)|     0.64%|   0:00:01.0|  1466.9M|
|   1|  -2.610|  -100.47|      40|          0|       0(     0)|     0.64%|   0:00:01.0|  1466.9M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -2.610|  -100.47|      40|          0|       0(     0)|     0.64%|   0:00:01.0|  1466.9M|
|   1|  -2.497|   -95.75|      40|         29|       1(     1)|     1.16%|   0:00:02.0|  1473.7M|
|   2|  -2.376|   -91.03|      40|         30|       0(     0)|     1.72%|   0:00:02.0|  1473.7M|
|   3|  -2.260|   -86.42|      40|         30|       0(     0)|     2.28%|   0:00:03.0|  1473.7M|
|   4|  -2.146|   -81.85|      40|         30|       0(     0)|     2.83%|   0:00:03.0|  1475.4M|
|   5|  -2.031|   -77.27|      40|         30|       0(     0)|     3.39%|   0:00:03.0|  1475.4M|
|   6|  -1.918|   -72.70|      40|         30|       0(     0)|     3.95%|   0:00:03.0|  1475.4M|
|   7|  -1.803|   -68.12|      40|         30|       0(     0)|     4.51%|   0:00:04.0|  1475.4M|
|   8|  -1.689|   -63.54|      40|         29|       0(     0)|     5.04%|   0:00:04.0|  1475.4M|
|   9|  -1.574|   -58.96|      40|         28|       0(     0)|     5.56%|   0:00:04.0|  1475.4M|
|  10|  -1.460|   -54.38|      40|         27|       0(     0)|     6.06%|   0:00:04.0|  1475.4M|
|  11|  -1.345|   -49.80|      40|         27|       0(     0)|     6.57%|   0:00:04.0|  1475.4M|
|  12|  -1.231|   -44.98|      40|         25|       0(     0)|     7.01%|   0:00:05.0|  1476.4M|
|  13|  -1.117|   -39.61|      40|         24|       0(     0)|     7.46%|   0:00:05.0|  1476.4M|
|  14|  -1.002|   -34.81|      40|         19|       0(     0)|     7.80%|   0:00:05.0|  1476.4M|
|  15|  -0.888|   -30.22|      40|         17|       0(     0)|     8.12%|   0:00:05.0|  1476.4M|
|  16|  -0.773|   -25.64|      40|         17|       0(     0)|     8.43%|   0:00:05.0|  1476.4M|
|  17|  -0.658|   -21.05|      40|         17|       0(     0)|     8.75%|   0:00:05.0|  1476.4M|
|  18|  -0.544|   -16.45|      40|         17|       0(     0)|     9.06%|   0:00:06.0|  1476.4M|
|  19|  -0.430|   -11.99|      38|         17|       0(     0)|     9.38%|   0:00:06.0|  1476.4M|
|  20|  -0.315|    -7.77|      34|         17|       0(     0)|     9.69%|   0:00:06.0|  1476.4M|
|  21|  -0.200|    -4.17|      27|         14|       0(     0)|     9.93%|   0:00:06.0|  1477.4M|
|  22|  -0.086|    -1.70|      21|          7|       1(     0)|     9.99%|   0:00:06.0|  1477.4M|
|  23|   0.000|     0.00|       0|          2|       0(     0)|    10.01%|   0:00:06.0|  1477.4M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 513 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:04.8 real=0:00:06.0 totSessionCpu=0:22:05 mem=1477.4M density=10.007% ***
*info:
*info: Added a total of 513 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'CLKBUFX2' used
*info:            1 cell  of type 'DLY1X1' used
*info:            1 cell  of type 'DLY2X1' used
*info:            3 cells of type 'DLY3X4' used
*info:           33 cells of type 'DLY4X1' used
*info:          469 cells of type 'DLY4X4' used
*info:
*info:
*info: Total 2 instances resized
*info:       in which 1 FF resizing
*info:
*** Starting refinePlace (0:22:05 mem=1477.4M) ***
*** Starting refinePlace (0:22:06 mem=1477.4M) ***
Total net length = 1.105e+04 (6.575e+03 4.478e+03) (ext = 0.000e+00)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1477.4MB
Summary Report:
Instances move: 0 (out of 631 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.105e+04 (6.575e+03 4.478e+03) (ext = 0.000e+00)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1477.4MB
*** Finished refinePlace (0:22:06 mem=1477.4M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:22:06 mem=1477.4M) ***
*** Finished re-routing un-routed nets (1477.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1477.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:22:06 mem=1477.4M density=10.007%) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1360.5M, totSessionCpu=0:22:06 **
*** Steiner Routed Nets: 83.9203675345%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 83.9203675345%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1360.5M, totSessionCpu=0:22:06 **
Found active setup analysis view wc
Found active hold analysis view bc
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 78.935  | 78.935  | 83.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.233  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (6)       |   -0.244   |     21 (53)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.007%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1358.5M, totSessionCpu=0:22:06 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> changeClockStatus -noFixedNetWires -all
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (1) nets in Clock IO_CLK/Y.
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=1352.5M) ***
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.46 (MB), peak = 989.53 (MB)
Begin checking placement ... (start mem=1352.5M, init mem=1352.5M)
*info: Placed = 911            (Fixed = 300)
*info: Unplaced = 0           
Placement Density:10.01%(5711/57073)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1352.5M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1352.5M) ***
#Start route 1 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Apr 20 12:23:23 2018
#
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST core/I_1/regLoad_reg[2] connects to NET s_clk at location (402.100 477.755) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET s_clk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-733) PIN cardReady in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN finished in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN lost in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN newCard in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[4] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN start in CELL_VIEW BlackJack_top,init does not have physical port.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [1.320 - 1.320] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.320] has 653 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.84 (MB), peak = 1004.84 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (401.740 477.565) on Metal1 for NET s_clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#1 routed net are extracted.
#    1 (0.15%) extracted nets are partially routed.
#656 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 657.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 20 12:23:23 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 20 12:23:24 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         686        3630       74529    84.57%
#  Metal 2        V         642        3458       74529    83.73%
#  Metal 3        H         739        3577       74529    82.72%
#  Metal 4        V         696        3404       74529    82.87%
#  Metal 5        H         740        3576       74529    82.72%
#  Metal 6        V         696        3404       74529    82.87%
#  Metal 7        H         740        3576       74529    82.72%
#  Metal 8        V         696        3404       74529    82.87%
#  Metal 9        H         740        3576       74529    82.72%
#  Metal 10       V         278        1361       74529    82.87%
#  Metal 11       H         295        1430       74529    82.72%
#  --------------------------------------------------------------
#  Total                   6951      83.16%  819819    83.03%
#
#  1 nets (0.15%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.32 (MB), peak = 1005.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.89 (MB), peak = 1086.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.89 (MB), peak = 1086.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of nets with skipped attribute = 637 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 657.
#
#1 routable net has only global wires.
#637 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             637  
#------------------------------------------------
#        Total                  1             637  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  Metal 11      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 328 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1 um.
#Total wire length on LAYER Metal3 = 198 um.
#Total wire length on LAYER Metal4 = 130 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 67
#Up-Via Summary (total 67):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           20
#  Metal 3           27
#-----------------------
#                    67 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.97 (MB), peak = 1086.97 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Apr 20 12:23:25 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 114.36 (MB)
#Total memory = 1086.97 (MB)
#Peak memory = 1086.97 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.97 (MB), peak = 1086.97 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.81 (MB), peak = 1087.81 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.83 (MB), peak = 1087.83 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.83 (MB), peak = 1087.83 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.83 (MB), peak = 1087.83 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.83 (MB), peak = 1087.83 (MB)
# ECO: 0.9% of the total area was rechecked for DRC, and 0.0% required routing.
#    number of violations = 0
#514 out of 951 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1087.84 (MB), peak = 1087.84 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.84 (MB), peak = 1087.84 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 326 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1 um.
#Total wire length on LAYER Metal3 = 198 um.
#Total wire length on LAYER Metal4 = 128 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 67
#Up-Via Summary (total 67):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           20
#  Metal 3           27
#-----------------------
#                    67 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.87 (MB)
#Total memory = 1087.84 (MB)
#Peak memory = 1087.84 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.87 (MB)
#Total memory = 1087.84 (MB)
#Peak memory = 1087.84 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 107.33 (MB)
#Total memory = 1079.79 (MB)
#Peak memory = 1087.84 (MB)
#Number of warnings = 18
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 20 12:23:26 2018
#

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Apr 20 12:23:26 2018
#
#Generating timing graph information, please wait...
#653 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (ENCTR-3823):	The height of a standard cell appears to be abnormally short. You can ignore the warning message if row height reported is as expected.
This can happen when the majority of the sites in the DB are abnormal and trialRoute selects the wrong SITE type since its the majority.
Either something is wrong with your rows or something is wrong with your routing tracks. Please visually inspect both.
You can overide the site selection by setting fpSetDefaultTechSite -site CoreSite.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Dump tif for version 2.1
AAE_THRD: End delay calculation. (MEM=1307.11 CPU=0:00:00.1 REAL=0:00:00.0)
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.70 (MB), peak = 1090.11 (MB)
#Done generating timing graph information.
#WARNING (NRIG-106) Found logical pin cardReady on net cardReady. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[3] on net cardValue[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[2] on net cardValue[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[1] on net cardValue[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[0] on net cardValue[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin clk on net clk. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin start on net start. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin lost on net lost. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin finished on net finished. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin newCard on net newCard. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[4] on net score[4]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[3] on net score[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[2] on net score[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[1] on net score[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[0] on net score[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRDB-733) PIN cardReady in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_124.tif.gz ...
#Read in timing information for 15 ports, 646 instances from timing file .timing_file_124.tif.gz.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [1.320 - 1.320] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.320] has 653 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.45 (MB), peak = 1090.11 (MB)
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 20 12:23:27 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 20 12:23:27 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         686        3630       74529    84.57%
#  Metal 2        V         642        3458       74529    83.73%
#  Metal 3        H         739        3577       74529    82.72%
#  Metal 4        V         696        3404       74529    82.87%
#  Metal 5        H         740        3576       74529    82.72%
#  Metal 6        V         696        3404       74529    82.87%
#  Metal 7        H         740        3576       74529    82.72%
#  Metal 8        V         696        3404       74529    82.87%
#  Metal 9        H         740        3576       74529    82.72%
#  Metal 10       V         278        1361       74529    82.87%
#  Metal 11       H         295        1430       74529    82.72%
#  --------------------------------------------------------------
#  Total                   6951      83.16%  819819    83.03%
#
#  1 nets (0.15%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.32 (MB), peak = 1090.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 996.40 (MB), peak = 1090.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 996.63 (MB), peak = 1090.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of routable nets = 638.
#Total number of nets in the design = 657.
#
#637 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             637  
#-----------------------------
#        Total             637  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             637  
#------------------------------------------------
#        Total                  1             637  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  Metal 11      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10688 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 63 um.
#Total wire length on LAYER Metal2 = 4023 um.
#Total wire length on LAYER Metal3 = 6378 um.
#Total wire length on LAYER Metal4 = 224 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2597
#Up-Via Summary (total 2597):
#           
#-----------------------
#  Metal 1         1427
#  Metal 2         1137
#  Metal 3           33
#-----------------------
#                  2597 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 996.86 (MB), peak = 1090.11 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Apr 20 12:23:29 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 996.86 (MB), peak = 1090.11 (MB)
#Start Track Assignment.
#Done with 663 horizontal wires in 3 hboxes and 600 vertical wires in 3 hboxes.
#Done with 152 horizontal wires in 3 hboxes and 103 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10695 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 61 um.
#Total wire length on LAYER Metal2 = 4034 um.
#Total wire length on LAYER Metal3 = 6375 um.
#Total wire length on LAYER Metal4 = 225 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2597
#Up-Via Summary (total 2597):
#           
#-----------------------
#  Metal 1         1427
#  Metal 2         1137
#  Metal 3           33
#-----------------------
#                  2597 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.89 (MB), peak = 1090.11 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -11.81 (MB)
#Total memory = 884.89 (MB)
#Peak memory = 1090.11 (MB)
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.49 (MB), peak = 1090.11 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.49 (MB), peak = 1090.11 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.49 (MB), peak = 1090.11 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.69 (MB), peak = 1090.11 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 918.64 (MB), peak = 1090.11 (MB)
#    completing 60% with 2 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 924.55 (MB), peak = 1090.11 (MB)
#    completing 70% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 920.49 (MB), peak = 1090.11 (MB)
#    completing 80% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 920.49 (MB), peak = 1090.11 (MB)
#    completing 90% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 920.49 (MB), peak = 1090.11 (MB)
#    completing 100% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 920.49 (MB), peak = 1090.11 (MB)
#    number of violations = 5
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        4        1        5
#	Totals        4        1        5
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 920.49 (MB), peak = 1090.11 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.92 (MB), peak = 1090.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10902 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 98 um.
#Total wire length on LAYER Metal2 = 4141 um.
#Total wire length on LAYER Metal3 = 6398 um.
#Total wire length on LAYER Metal4 = 266 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3012
#Up-Via Summary (total 3012):
#           
#-----------------------
#  Metal 1         1482
#  Metal 2         1480
#  Metal 3           50
#-----------------------
#                  3012 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 36.03 (MB)
#Total memory = 920.92 (MB)
#Peak memory = 1090.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 894.40 (MB), peak = 1090.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10902 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 98 um.
#Total wire length on LAYER Metal2 = 4141 um.
#Total wire length on LAYER Metal3 = 6398 um.
#Total wire length on LAYER Metal4 = 266 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3012
#Up-Via Summary (total 3012):
#           
#-----------------------
#  Metal 1         1482
#  Metal 2         1480
#  Metal 3           50
#-----------------------
#                  3012 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Apr 20 12:23:36 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.40 (MB), peak = 1090.11 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 173 horizontal wires in 5 hboxes and 119 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 11016 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 98 um.
#Total wire length on LAYER Metal2 = 4183 um.
#Total wire length on LAYER Metal3 = 6469 um.
#Total wire length on LAYER Metal4 = 266 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3012
#Up-Via Summary (total 3012):
#           
#-----------------------
#  Metal 1         1482
#  Metal 2         1480
#  Metal 3           50
#-----------------------
#                  3012 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 895.25 (MB), peak = 1090.11 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 11016 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 98 um.
#Total wire length on LAYER Metal2 = 4183 um.
#Total wire length on LAYER Metal3 = 6469 um.
#Total wire length on LAYER Metal4 = 266 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3012
#Up-Via Summary (total 3012):
#           
#-----------------------
#  Metal 1         1482
#  Metal 2         1480
#  Metal 3           50
#-----------------------
#                  3012 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 929.71 (MB), peak = 1090.11 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 929.71 (MB), peak = 1090.11 (MB)
#CELL_VIEW BlackJack_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 44.82 (MB)
#Total memory = 929.71 (MB)
#Peak memory = 1090.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -150.07 (MB)
#Total memory = 929.72 (MB)
#Peak memory = 1090.11 (MB)
#Number of warnings = 21
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 20 12:23:38 2018
#
#routeDesign: cpu time = 00:00:15, elapsed time = 00:00:15, memory = 929.72 (MB), peak = 1090.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTR-3823           1  The height of a standard cell appears to...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix BlackJack_top_postCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=1234.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 15
**WARN: (ENCTR-3823):	The height of a standard cell appears to be abnormally short. You can ignore the warning message if row height reported is as expected.
This can happen when the majority of the sites in the DB are abnormal and trialRoute selects the wrong SITE type since its the majority.
Either something is wrong with your rows or something is wrong with your routing tracks. Please visually inspect both.
You can overide the site selection by setting fpSetDefaultTechSite -site CoreSite.
Estimated standard cell row height = 1.8 metal3 tracks

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 1267.6M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 1267.6M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 1275.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	43	 0.06%	0	 0.00%
  4:	267	 0.37%	0	 0.00%
  5:	72382	99.57%	72692	100.00%


Total length: 1.117e+04um, number of vias: 2972
M1(H) length: 8.239e+01um, number of vias: 1456
M2(V) length: 3.255e+03um, number of vias: 1412
M3(H) length: 6.525e+03um, number of vias: 104
M4(V) length: 1.306e+03um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um, number of vias: 0
M11(H) length: 0.000e+00um

Peak Memory Usage was 1275.6M 
*** Finished trialRoute (cpu=0:00:00.4 mem=1275.6M) ***

Extraction called for design 'BlackJack_top' of instances=951 and nets=657 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design BlackJack_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1233.047M)
Found active setup analysis view wc
Found active hold analysis view bc
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1331.11 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 78.876  | 78.876  | 83.781  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (8)       |   -0.244   |     22 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.007%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.84 sec
Total Real time: 1.0 sec
Total Memory Usage: 1292.953125 Mbytes
<CMD> optDesign -postRoute -hold
**ERROR: (ENCOPT-608):	Design is not routed yet.
1
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 926.60 (MB), peak = 1090.11 (MB)
Begin checking placement ... (start mem=1293.0M, init mem=1293.0M)
*info: Placed = 911            (Fixed = 300)
*info: Unplaced = 0           
Placement Density:10.01%(5711/57073)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1293.0M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1293.0M) ***
#Start route 1 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Apr 20 12:26:33 2018
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#WARNING (NRIG-106) Found logical pin cardReady on net cardReady. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[3] on net cardValue[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[2] on net cardValue[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[1] on net cardValue[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[0] on net cardValue[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin clk on net clk. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin start on net start. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin lost on net lost. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin finished on net finished. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin newCard on net newCard. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[4] on net score[4]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[3] on net score[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[2] on net score[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[1] on net score[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin score[0] on net score[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRDB-733) PIN cardReady in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN finished in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN lost in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN newCard in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN score[4] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN start in CELL_VIEW BlackJack_top,init does not have physical port.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [1.320 - 1.320] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.320] has 653 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.30 (MB), peak = 1090.11 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 20 12:26:33 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 20 12:26:33 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         686        3630       74529    84.57%
#  Metal 2        V         642        3458       74529    83.73%
#  Metal 3        H         739        3577       74529    82.72%
#  Metal 4        V         696        3404       74529    82.87%
#  Metal 5        H         740        3576       74529    82.72%
#  Metal 6        V         696        3404       74529    82.87%
#  Metal 7        H         740        3576       74529    82.72%
#  Metal 8        V         696        3404       74529    82.87%
#  Metal 9        H         740        3576       74529    82.72%
#  Metal 10       V         278        1361       74529    82.87%
#  Metal 11       H         295        1430       74529    82.72%
#  --------------------------------------------------------------
#  Total                   6951      83.16%  819819    83.03%
#
#  1 nets (0.15%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.98 (MB), peak = 1090.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1034.58 (MB), peak = 1090.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1034.72 (MB), peak = 1090.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of nets with skipped attribute = 637 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 657.
#
#1 routable net has only global wires.
#637 skipped nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             637  
#------------------------------------------------
#        Total                  1             637  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  Metal 11      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 330 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 213 um.
#Total wire length on LAYER Metal4 = 117 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           19
#  Metal 3           15
#-----------------------
#                    54 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1034.95 (MB), peak = 1090.11 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Apr 20 12:26:35 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1034.95 (MB), peak = 1090.11 (MB)
#Start Track Assignment.
#Done with 17 horizontal wires in 3 hboxes and 14 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 320 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 206 um.
#Total wire length on LAYER Metal4 = 114 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 54
#Up-Via Summary (total 54):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           19
#  Metal 3           15
#-----------------------
#                    54 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.08 (MB), peak = 1090.11 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.48 (MB)
#Total memory = 929.08 (MB)
#Peak memory = 1090.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.68 (MB), peak = 1090.11 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.68 (MB), peak = 1090.11 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.68 (MB), peak = 1090.11 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.68 (MB), peak = 1090.11 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.68 (MB), peak = 1090.11 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.05 (MB), peak = 1090.11 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.35 (MB), peak = 1090.11 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:01, memory = 966.30 (MB), peak = 1090.11 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:01, memory = 966.30 (MB), peak = 1090.11 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:01, memory = 966.30 (MB), peak = 1090.11 (MB)
# ECO: 0.5% of the total area was rechecked for DRC, and 0.4% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 966.30 (MB), peak = 1090.11 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.30 (MB), peak = 1090.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 324 um.
#Total half perimeter of net bounding box = 259 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1 um.
#Total wire length on LAYER Metal3 = 201 um.
#Total wire length on LAYER Metal4 = 122 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 66
#Up-Via Summary (total 66):
#           
#-----------------------
#  Metal 1           20
#  Metal 2           20
#  Metal 3           26
#-----------------------
#                    66 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 37.21 (MB)
#Total memory = 966.30 (MB)
#Peak memory = 1090.11 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 37.21 (MB)
#Total memory = 966.30 (MB)
#Peak memory = 1090.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 15.61 (MB)
#Total memory = 942.20 (MB)
#Peak memory = 1090.11 (MB)
#Number of warnings = 30
#Total number of warnings = 93
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 20 12:26:36 2018
#

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Apr 20 12:26:36 2018
#
#Generating timing graph information, please wait...
#653 total nets, 16 already routed, 16 will ignore in trialRoute
**WARN: (ENCTR-3823):	The height of a standard cell appears to be abnormally short. You can ignore the warning message if row height reported is as expected.
This can happen when the majority of the sites in the DB are abnormal and trialRoute selects the wrong SITE type since its the majority.
Either something is wrong with your rows or something is wrong with your routing tracks. Please visually inspect both.
You can overide the site selection by setting fpSetDefaultTechSite -site CoreSite.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Dump tif for version 2.1
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1340.89 CPU=0:00:00.1 REAL=0:00:00.0)
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 923.00 (MB), peak = 1090.11 (MB)
#Done generating timing graph information.
#WARNING (NRIG-106) Found logical pin cardReady on net cardReady. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[3] on net cardValue[3]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[2] on net cardValue[2]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[1] on net cardValue[1]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (NRIG-106) Found logical pin cardValue[0] on net cardValue[0]. Routing to logical pins is not allowed (a logical pin is a pin without location). Extraction should resolve this.
#WARNING (EMS-27) Message (NRIG-106) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN cardReady in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[0] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[1] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[2] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (NRDB-733) PIN cardValue[3] in CELL_VIEW BlackJack_top,init does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_124.tif.gz ...
#Read in timing information for 15 ports, 646 instances from timing file .timing_file_124.tif.gz.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [1.320 - 1.320] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.320] has 653 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 924.60 (MB), peak = 1090.11 (MB)
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Apr 20 12:26:37 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Apr 20 12:26:37 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         686        3630       74529    84.57%
#  Metal 2        V         642        3458       74529    83.73%
#  Metal 3        H         739        3577       74529    82.72%
#  Metal 4        V         696        3404       74529    82.87%
#  Metal 5        H         740        3576       74529    82.72%
#  Metal 6        V         696        3404       74529    82.87%
#  Metal 7        H         740        3576       74529    82.72%
#  Metal 8        V         696        3404       74529    82.87%
#  Metal 9        H         740        3576       74529    82.72%
#  Metal 10       V         278        1361       74529    82.87%
#  Metal 11       H         295        1430       74529    82.72%
#  --------------------------------------------------------------
#  Total                   6951      83.16%  819819    83.03%
#
#  1 nets (0.15%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 929.68 (MB), peak = 1090.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1024.04 (MB), peak = 1090.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1024.18 (MB), peak = 1090.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of routable nets = 638.
#Total number of nets in the design = 657.
#
#637 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             637  
#-----------------------------
#        Total             637  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             637  
#------------------------------------------------
#        Total                  1             637  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  Metal 11      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10680 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 117 um.
#Total wire length on LAYER Metal2 = 4017 um.
#Total wire length on LAYER Metal3 = 6324 um.
#Total wire length on LAYER Metal4 = 221 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2596
#Up-Via Summary (total 2596):
#           
#-----------------------
#  Metal 1         1429
#  Metal 2         1133
#  Metal 3           34
#-----------------------
#                  2596 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1024.25 (MB), peak = 1090.11 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Apr 20 12:26:39 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.25 (MB), peak = 1090.11 (MB)
#Start Track Assignment.
#Done with 664 horizontal wires in 3 hboxes and 604 vertical wires in 3 hboxes.
#Done with 141 horizontal wires in 3 hboxes and 108 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10679 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 116 um.
#Total wire length on LAYER Metal2 = 4026 um.
#Total wire length on LAYER Metal3 = 6316 um.
#Total wire length on LAYER Metal4 = 221 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2596
#Up-Via Summary (total 2596):
#           
#-----------------------
#  Metal 1         1429
#  Metal 2         1133
#  Metal 3           34
#-----------------------
#                  2596 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.71 (MB), peak = 1090.11 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -31.29 (MB)
#Total memory = 891.71 (MB)
#Peak memory = 1090.11 (MB)
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.31 (MB), peak = 1090.11 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.31 (MB), peak = 1090.11 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.31 (MB), peak = 1090.11 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 919.38 (MB), peak = 1090.11 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 925.95 (MB), peak = 1090.11 (MB)
#    completing 60% with 2 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 933.19 (MB), peak = 1090.11 (MB)
#    completing 70% with 5 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 939.54 (MB), peak = 1090.11 (MB)
#    completing 80% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 938.79 (MB), peak = 1090.11 (MB)
#    completing 90% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 938.79 (MB), peak = 1090.11 (MB)
#    completing 100% with 5 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 938.79 (MB), peak = 1090.11 (MB)
#    number of violations = 5
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        3        2        5
#	Totals        3        2        5
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 938.79 (MB), peak = 1090.11 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 941.12 (MB), peak = 1090.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10902 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 157 um.
#Total wire length on LAYER Metal2 = 4134 um.
#Total wire length on LAYER Metal3 = 6341 um.
#Total wire length on LAYER Metal4 = 269 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3012
#Up-Via Summary (total 3012):
#           
#-----------------------
#  Metal 1         1481
#  Metal 2         1475
#  Metal 3           56
#-----------------------
#                  3012 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 49.41 (MB)
#Total memory = 941.12 (MB)
#Peak memory = 1090.11 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 898.88 (MB), peak = 1090.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 10902 um.
#Total half perimeter of net bounding box = 11379 um.
#Total wire length on LAYER Metal1 = 157 um.
#Total wire length on LAYER Metal2 = 4134 um.
#Total wire length on LAYER Metal3 = 6341 um.
#Total wire length on LAYER Metal4 = 269 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 3012
#Up-Via Summary (total 3012):
#           
#-----------------------
#  Metal 1         1481
#  Metal 2         1475
#  Metal 3           56
#-----------------------
#                  3012 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 7.16 (MB)
#Total memory = 898.88 (MB)
#Peak memory = 1090.11 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -43.33 (MB)
#Total memory = 898.88 (MB)
#Peak memory = 1090.11 (MB)
#Number of warnings = 12
#Total number of warnings = 106
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Apr 20 12:26:45 2018
#
#routeDesign: cpu time = 00:00:11, elapsed time = 00:00:12, memory = 898.88 (MB), peak = 1090.11 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTR-3823           1  The height of a standard cell appears to...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Switching SI Aware to true by default in postroute mode   
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1259.3M, totSessionCpu=0:24:20 **
#Created 601 library cell signatures
#Created 657 NETS and 0 SPECIALNETS signatures
#Created 952 instance signatures
Begin checking placement ... (start mem=1259.3M, init mem=1259.3M)
*info: Placed = 911            (Fixed = 280)
*info: Unplaced = 0           
Placement Density:10.01%(5711/57073)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1259.3M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'BlackJack_top' of instances=951 and nets=657 using extraction engine 'postRoute' at effort level 'medium' .
Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'BlackJack_top'. Number of corners is 1.
No TQRC parasitic data in Encounter. Going for full-chip extraction.
TQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

TQRC Extraction engine initialization using 1 tech files:
	/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch at temperature 25C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Turbo QRC - 64-bit Parasitic Extractor - Version 14.2.2-s217
----------------------------------------------------------------
          Copyright 2015 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2018-Apr-20 12:29:32 (2018-Apr-20 12:29:32 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/TQRC_20-Apr-2018_12:29:32_124_EHluR4/extr.BlackJack_top.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
TQRC Extraction engine initialized successfully.

Dumping TQRC extraction options in file 'extLogDir/TQRC_20-Apr-2018_12:29:32_124_EHluR4/extr.BlackJack_top.extraction_options.log'.
Initialization for TQRC Fullchip Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:01.0  MEM: 1406.312M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1406.316M)
Geometry processing of nets STARTED.................... DONE (NETS: 638  Geometries: 6224  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1416.438M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    1%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    4%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    10%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    12%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    15%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    18%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    21%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    24%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    26%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    32%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    35%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    37%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    46%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    49%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    51%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    54%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    62%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    65%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    68%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    74%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    76%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    79%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    82%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    85%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    90%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    96%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    99%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 638  CPU Time: 0:00:06.3  Real Time: 0:00:07.0  MEM: 1510.324M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 4442
Number of Extracted Ground Caps   : 5097
Number of Extracted Coupling Caps : 4
Parasitic Network Creation DONE (Nets: 638  CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1368.199M)

TQRC Extraction engine is being closed... 
TQRC Fullchip Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 1357.188M)
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:24:31 mem=1575.9M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 45nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for bc_1v0 libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Found active setup analysis view wc
Found active hold analysis view bc
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***
Timing Data dump into file .holdtw.bc.124.twf, for view: bc 
	 Dumping view 1 bc 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 45nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1611.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1611.0M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1611.0M, InitMEM = 1611.0M)
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1639.77 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1639.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1601.6M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1615.82 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1615.8M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:24:31 mem=1615.8M ***
Found active setup analysis view wc
Found active hold analysis view bc
Loading timing data from .holdtw.bc.124.twf 
	 Loading view 1 bc 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 78.881  | 78.881  | 83.794  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.008  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (16)      |   -0.244   |     22 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.007%
------------------------------------------------------------
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1465.2M, totSessionCpu=0:24:31 **
Active setup views: wc 
Active hold views: bc 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1465.2M, totSessionCpu=0:24:31 **
Found active setup analysis view wc
Found active hold analysis view bc
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 78.881  | 78.881  | 83.794  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.008  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (16)      |   -0.244   |     22 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.007%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1463.2M, totSessionCpu=0:24:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1372.6M, totSessionCpu=0:24:35 **
Begin checking placement ... (start mem=1372.6M, init mem=1372.6M)
*info: Placed = 911            (Fixed = 280)
*info: Unplaced = 0           
Placement Density:10.01%(5711/57073)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1372.6M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'BlackJack_top' of instances=951 and nets=657 using extraction engine 'postRoute' at effort level 'medium' .
Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'BlackJack_top'. Number of corners is 1.
No changed net or region found. No need to perform incremental extraction.
GigaOpt Hold Optimizer is used
All-RC-Corners-Per-Net-In-Memory is turned ON...
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:24:37 mem=1582.3M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 45nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for bc_1v0 libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Found active setup analysis view wc
Found active hold analysis view bc
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***
Timing Data dump into file .holdtw.bc.124.twf, for view: bc 
	 Dumping view 1 bc 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 45nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1598.3M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1598.3M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1598.3M, InitMEM = 1598.3M)
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1639.98 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1640.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1640.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1601.8M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1616.03 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1616.0M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:24:37 mem=1616.0M ***
Found active setup analysis view wc
Found active hold analysis view bc
Loading timing data from .holdtw.bc.124.twf 
	 Loading view 1 bc 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 78.881  | 78.881  | 83.794  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.008  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (16)      |   -0.244   |     22 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.007%
------------------------------------------------------------
Info: 15 don't touch nets excluded from IPO operation.
Info: 15 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1465.4M, totSessionCpu=0:24:38 **
Active setup views: wc 
Active hold views: bc 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1465.4M, totSessionCpu=0:24:38 **
Found active setup analysis view wc
Found active hold analysis view bc
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 78.881  | 78.881  | 83.794  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.008  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   40    |   19    |   25    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (16)      |   -0.244   |     22 (63)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.007%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1463.4M, totSessionCpu=0:24:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 2210 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 151 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 88 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 186 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 142 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 149 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 147 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 3073 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 3073 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign DB/BlackJack_encounter.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.ctstch' ...
Saving configuration ...
Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1368.3M) ***
Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Fri Apr 20 12:30:50 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Fri Apr 20 12:30:50 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1368.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1920
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:13.1  MEM: 529.4M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Apr 20 12:32:38 2018

Design Name: BlackJack_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (820.0000, 820.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Apr 20 12:32:38 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyProcessAntenna -reportfile BlackJack_top.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: BlackJack_top.antenna.rpt
LEF Macro File: BlackJack_top.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> saveDesign FINAL/DB/BlackJack_top_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "FINAL/DB/BlackJack_top_final.enc.dat/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'FINAL/DB/BlackJack_top_final.enc.dat/BlackJack_top.ctstch' ...
Saving configuration ...
Saving preference file FINAL/DB/BlackJack_top_final.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1375.5M) ***
Writing DEF file 'FINAL/DB/BlackJack_top_final.enc.dat/BlackJack_top.def.gz', current time is Fri Apr 20 12:34:08 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FINAL/DB/BlackJack_top_final.enc.dat/BlackJack_top.def.gz' is written, current time is Fri Apr 20 12:34:08 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/FINAL/DB
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut -floorplan -netlist -routing FINAL/BlackJack_top_final.def
Writing DEF file 'FINAL/BlackJack_top_final.def', current time is Fri Apr 20 12:34:09 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FINAL/BlackJack_top_final.def' is written, current time is Fri Apr 20 12:34:09 2018 ...
<CMD> saveNetlist FINAL/NETLIST/BlackJack_top_final.v
** NOTE: Created directory path 'FINAL/NETLIST' for file 'FINAL/NETLIST/BlackJack_top_final.v'.
Writing Netlist "FINAL/NETLIST/BlackJack_top_final.v" ...
<CMD> saveNetlist FINAL/NETLIST/BlackJack_top_layout.v -excludeLeafCell -includePowerGround -flat
Writing Netlist "FINAL/NETLIST/BlackJack_top_layout.v" ...
Pwr name (vdd).
Pwr name (VDDIOR).
Gnd name (vss).
Gnd name (VSSIOR).
2 Pwr names and 2 Gnd names.
Creating all pg connections for top cell (BlackJack_top).
<CMD> saveNetlist FINAL/NETLIST/BlackJack_top_layout_nopwr.v -excludeLeafCell
Writing Netlist "FINAL/NETLIST/BlackJack_top_layout_nopwr.v" ...
<CMD> setExtractRCMode -engine postRoute -effortLevel high
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'BlackJack_top' of instances=4024 and nets=657 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQRC) Extraction in Multi-Corner mode called for design 'BlackJack_top'. Number of corners is 1.
**WARN: (ENCEXT-1408):	Extraction option 'effortLevel' at incremental extraction must be the same as that at full chip. Value has changed from 'medium' to 'high'. Full-chip extraction will be performed.
IQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQRC Extraction engine initialization using 1 tech files:
	/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch at temperature 25C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 14.2.2-s217
---------------------------------------------------------------------
             Copyright 2015 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2018-Apr-20 12:34:10 (2018-Apr-20 12:34:10 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQRC_20-Apr-2018_12:34:10_124_mKP2pB/extr.BlackJack_top.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQRC Extraction engine initialized successfully.

Dumping IQRC extraction options in file 'extLogDir/IQRC_20-Apr-2018_12:34:10_124_mKP2pB/extr.BlackJack_top.extraction_options.log'.
Initialization for IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 1463.539M)

Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1463.570M)
Geometry processing of nets STARTED.................... DONE (NETS: 638  Geometries: 6224  CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1463.688M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    1%

INFO (EXTHPY-104) :    2%

INFO (EXTHPY-104) :    3%

INFO (EXTHPY-104) :    4%

INFO (EXTHPY-104) :    5%

INFO (EXTHPY-104) :    6%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    8%

INFO (EXTHPY-104) :    9%

INFO (EXTHPY-104) :    10%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    12%

INFO (EXTHPY-104) :    13%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    15%

INFO (EXTHPY-104) :    16%

INFO (EXTHPY-104) :    17%

INFO (EXTHPY-104) :    18%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    20%

INFO (EXTHPY-104) :    21%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    23%

INFO (EXTHPY-104) :    24%

INFO (EXTHPY-104) :    25%

INFO (EXTHPY-104) :    26%

INFO (EXTHPY-104) :    27%

INFO (EXTHPY-104) :    28%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    31%

INFO (EXTHPY-104) :    32%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    34%

INFO (EXTHPY-104) :    35%

INFO (EXTHPY-104) :    36%

INFO (EXTHPY-104) :    37%

INFO (EXTHPY-104) :    38%

INFO (EXTHPY-104) :    39%

INFO (EXTHPY-104) :    40%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    42%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    45%

INFO (EXTHPY-104) :    46%

INFO (EXTHPY-104) :    47%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    49%

INFO (EXTHPY-104) :    50%

INFO (EXTHPY-104) :    51%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    53%

INFO (EXTHPY-104) :    54%

INFO (EXTHPY-104) :    55%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    58%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    60%

INFO (EXTHPY-104) :    61%

INFO (EXTHPY-104) :    62%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    64%

INFO (EXTHPY-104) :    65%

INFO (EXTHPY-104) :    66%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    68%

INFO (EXTHPY-104) :    69%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    72%

INFO (EXTHPY-104) :    73%

INFO (EXTHPY-104) :    74%

INFO (EXTHPY-104) :    75%

INFO (EXTHPY-104) :    76%

INFO (EXTHPY-104) :    77%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    79%

INFO (EXTHPY-104) :    80%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    82%

INFO (EXTHPY-104) :    83%

INFO (EXTHPY-104) :    84%

INFO (EXTHPY-104) :    85%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    87%

INFO (EXTHPY-104) :    88%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    90%

INFO (EXTHPY-104) :    91%

INFO (EXTHPY-104) :    92%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    94%

INFO (EXTHPY-104) :    95%

INFO (EXTHPY-104) :    96%

INFO (EXTHPY-104) :    97%

INFO (EXTHPY-104) :    98%

INFO (EXTHPY-104) :    99%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 638  CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 1546.543M)

Parasitic Network Creation STARTED
....................
Number of Extracted Resistors     : 4442
Number of Extracted Ground Caps   : 5097
Number of Extracted Coupling Caps : 4
Parasitic Network Creation DONE (Nets: 638  CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1428.457M)

IQRC Extraction engine is being closed... 
IQRC Fullchip Extraction DONE (CPU Time: 0:00:09.8  Real Time: 0:00:10.0  MEM: 1417.445M)
<CMD> rcOut -spef FINAL/BlackJack_top_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:rcx_typical
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1393.4M)
<CMD> write_sdf FINAL/${des_designtop}_layout.sdf -min_view bc -max_view wc -recompute_parallel_arcs
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 45nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1425.4M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1425.4M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1425.4M, InitMEM = 1425.4M)
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1470.58 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1470.6M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1470.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1432.4M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1455.64 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1455.6M) ***
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_2\/cardReadySync_reg/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_2\/cardReadySync_reg/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regAdd_reg\[0\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regAdd_reg\[0\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regAdd_reg\[3\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regAdd_reg\[3\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[0\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[0\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[3\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[3\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[1\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[1\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[4\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/regLoad_reg\[4\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/score_reg\[1\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/score_reg\[1\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/score_reg\[2\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/score_reg\[2\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/score_reg\[3\]/D is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin core\/I_1\/score_reg\[3\]/RN is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
Message <SDF-802> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
<CMD> streamOut FINAL/GDS/BlackJack_top_final.gds -mapFile /opt/cadence/gpdk045_v_5_0/soce/streamOut.map -libName DesignLib -units 2000 -mode ALL
** NOTE: Created directory path 'FINAL/GDS' for file 'FINAL/GDS/BlackJack_top_final.gds'.
Parse map file...
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly Cont or remove VIAFILL construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIA construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIAFILL construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    32                              Via4
    33                            Metal5
    34                              Via5
    35                            Metal6
    37                              Via6
    38                            Metal7
    39                              Via7
    40                            Metal8
    41                              Via8
    42                            Metal9
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           4024

Ports/Pins                             0

Nets                                2326
    metal layer Metal1                89
    metal layer Metal2              1371
    metal layer Metal3               835
    metal layer Metal4                31

    Via Instances                   3012

Special Nets                         835
    metal layer Metal1               429
    metal layer Metal2                 6
    metal layer Metal4               400

    Via Instances                    292

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> oasisOut FINAL/BlackJack_top_final.oas -mapFile /opt/cadence/gpdk045_v_5_0/soce/streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly Cont or remove VIAFILL construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIA construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIAFILL construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
Writing OASIS file ...
Writing OASIS file ...
	****** db unit per micron = 2000 ******
	****** output oasis file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for OASIS generated (version 0)
----------------------------------------
Oasis Out Layer Mapping Information:
OASIS Layer Number      OASIS Layer Name
----------------------------------------
    235                          DIEAREA
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    32                              Via4
    33                            Metal5
    34                              Via5
    35                            Metal6
    37                              Via6
    38                            Metal7
    39                              Via7
    40                            Metal8
    41                              Via8
    42                            Metal9
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9


Oasis Out Information Processed for OASIS version 0:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           4024

Ports/Pins                             0

Nets                                2326
    metal layer Metal1                89
    metal layer Metal2              1371
    metal layer Metal3               835
    metal layer Metal4                31

    Via Instances                   3012

Special Nets                         835
    metal layer Metal1               429
    metal layer Metal2                 6
    metal layer Metal4               400

    Via Instances                    292

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Oasisout is finished!
<CMD> oasisOut FINAL/BlackJack_top_final.oas -mapFile /opt/cadence/gpdk045_v_5_0/soce/streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly Cont or remove VIAFILL construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIA construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIAFILL construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
Writing OASIS file ...
Writing OASIS file ...
	****** db unit per micron = 2000 ******
	****** output oasis file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for OASIS generated (version 0)
----------------------------------------
Oasis Out Layer Mapping Information:
OASIS Layer Number      OASIS Layer Name
----------------------------------------
    235                          DIEAREA
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    32                              Via4
    33                            Metal5
    34                              Via5
    35                            Metal6
    37                              Via6
    38                            Metal7
    39                              Via7
    40                            Metal8
    41                              Via8
    42                            Metal9
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9


Oasis Out Information Processed for OASIS version 0:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           4024

Ports/Pins                             0

Nets                                2326
    metal layer Metal1                89
    metal layer Metal2              1371
    metal layer Metal3               835
    metal layer Metal4                31

    Via Instances                   3012

Special Nets                         835
    metal layer Metal1               429
    metal layer Metal2                 6
    metal layer Metal4               400

    Via Instances                    292

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Oasisout is finished!
<CMD> saveDesign DB/BlackJack_encounter.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.ctstch' ...
Saving configuration ...
Saving preference file DB/BlackJack_encounter.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1359.8M) ***
Writing DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz', current time is Fri Apr 20 12:38:29 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'DB/BlackJack_encounter.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Fri Apr 20 12:38:29 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign FINAL/DB/BlackJack_top_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "FINAL/DB/BlackJack_top_final.enc.dat.tmp/BlackJack_top.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'FINAL/DB/BlackJack_top_final.enc.dat.tmp/BlackJack_top.ctstch' ...
Saving configuration ...
Saving preference file FINAL/DB/BlackJack_top_final.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1359.9M) ***
Writing DEF file 'FINAL/DB/BlackJack_top_final.enc.dat.tmp/BlackJack_top.def.gz', current time is Fri Apr 20 12:38:35 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FINAL/DB/BlackJack_top_final.enc.dat.tmp/BlackJack_top.def.gz' is written, current time is Fri Apr 20 12:38:35 2018 ...
Copying LEF file...
Copying IO file...
Copying Non-ILM Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/slow_vdd1v0_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/pads.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/fast_vdd1v2_basicCells.lib...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/gpdk045.tch...
Copying /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/DB/BlackJack_encounter.enc.dat/libs/mmmc/BlackJack_top_func.sdc...
rcx_typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Implementation/FINAL/DB
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut -floorplan -netlist -routing FINAL/BlackJack_top_final.def
Writing DEF file 'FINAL/BlackJack_top_final.def', current time is Fri Apr 20 12:38:36 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FINAL/BlackJack_top_final.def' is written, current time is Fri Apr 20 12:38:36 2018 ...
<CMD> saveNetlist FINAL/NETLIST/BlackJack_top_final.v
Writing Netlist "FINAL/NETLIST/BlackJack_top_final.v" ...
<CMD> saveNetlist FINAL/NETLIST/BlackJack_top_layout.v -excludeLeafCell -includePowerGround -flat
Writing Netlist "FINAL/NETLIST/BlackJack_top_layout.v" ...
Pwr name (vdd).
Pwr name (VDDIOR).
Gnd name (vss).
Gnd name (VSSIOR).
2 Pwr names and 2 Gnd names.
Creating all pg connections for top cell (BlackJack_top).
<CMD> saveNetlist FINAL/NETLIST/BlackJack_top_layout_nopwr.v -excludeLeafCell
Writing Netlist "FINAL/NETLIST/BlackJack_top_layout_nopwr.v" ...
<CMD> setExtractRCMode -engine postRoute -effortLevel high
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'BlackJack_top' of instances=4024 and nets=657 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQRC) Extraction in Multi-Corner mode called for design 'BlackJack_top'. Number of corners is 1.
No changed net or region found. No need to perform incremental extraction. Changed status to 'Extracted'.
<CMD> rcOut -spef FINAL/BlackJack_top_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:rcx_typical
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1369.8M)
<CMD> write_sdf FINAL/${des_designtop}_layout.sdf -min_view bc -max_view wc -recompute_parallel_arcs
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 45nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1408.7M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1408.7M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1408.7M, InitMEM = 1408.7M)
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 657,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
AAE_THRD: End delay calculation. (MEM=1471.85 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1471.8M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1471.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1433.7M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 657,  99.1 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1456.9 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1456.9M) ***
<CMD> streamOut FINAL/GDS/BlackJack_top_final.gds -mapFile /opt/cadence/gpdk045_v_5_0/soce/streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly Cont or remove VIA construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal1) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly Cont or remove VIAFILL construct(s) from the map file for the following layer(s): Metal1.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIA object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIA object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIA construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
**WARN: (ENCOGDS-399):	 Only 1 layer(s) (Metal9) of a VIAFILL object is(are) specified in map file '/opt/cadence/gpdk045_v_5_0/soce/streamOut.map'. A VIAFILL object needs 3 layers (Metal9 Via9 Metal10) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Via9 Metal10 or remove VIAFILL construct(s) from the map file for the following layer(s): Metal9.
Type 'man ENCOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                          DIEAREA
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    32                              Via4
    33                            Metal5
    34                              Via5
    35                            Metal6
    37                              Via6
    38                            Metal7
    39                              Via7
    40                            Metal8
    41                              Via8
    42                            Metal9
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           4024

Ports/Pins                             0

Nets                                2326
    metal layer Metal1                89
    metal layer Metal2              1371
    metal layer Metal3               835
    metal layer Metal4                31

    Via Instances                   3012

Special Nets                         835
    metal layer Metal1               429
    metal layer Metal2                 6
    metal layer Metal4               400

    Via Instances                    292

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!

*** Memory Usage v#1 (Current mem = 1364.629M, initial mem = 103.270M) ***
*** Message Summary: 89 warning(s), 17 error(s)

--- Ending "Encounter" (totcpu=0:26:51, real=1:54:16, mem=1364.6M) ---
