<profile>

<section name = "Vivado HLS Report for 'eCpri_header_config'" level="0">
<item name = "Date">Fri Apr  9 10:12:34 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">eCpri_header</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvd1760-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20, 2.004, 0.40</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 102, -</column>
<column name="Register">-, -, 88, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln52_fu_189_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_146">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_162">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op19_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_80_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln879_fu_196_p2">icmp, 0, 0, 20, 32, 4</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="PAYLOAD_VALUE">15, 3, 16, 48</column>
<column name="ap_phi_mux_count_flag_1_phi_fu_120_p14">15, 3, 1, 3</column>
<column name="ap_phi_mux_count_new_1_phi_fu_147_p14">15, 3, 32, 96</column>
<column name="data_src_state">15, 3, 2, 6</column>
<column name="eCPRI_PCID_config_V_PCID_conf_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="eCPRI_data_out_V_data_V_TDATA">15, 3, 64, 192</column>
<column name="eCPRI_data_out_V_data_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="pcid_config_value_V">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="count">32, 0, 32, 0</column>
<column name="data_src_state">2, 0, 2, 0</column>
<column name="data_src_state_load_reg_264">2, 0, 2, 0</column>
<column name="icmp_ln879_reg_269">1, 0, 1, 0</column>
<column name="pcid_config_value_V">16, 0, 16, 0</column>
<column name="start_pcid_config_va">16, 0, 16, 0</column>
<column name="tmp_PCID_conf_V_reg_277">16, 0, 16, 0</column>
<column name="tmp_reg_273">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, eCpri_header_config, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, eCpri_header_config, return value</column>
<column name="eCPRI_PCID_config_V_PCID_conf_V_TDATA">in, 16, axis, eCPRI_PCID_config_V_PCID_conf_V, pointer</column>
<column name="eCPRI_PCID_config_V_PCID_conf_V_TVALID">in, 1, axis, eCPRI_PCID_config_V_PCID_conf_V, pointer</column>
<column name="eCPRI_PCID_config_V_PCID_conf_V_TREADY">out, 1, axis, eCPRI_PCID_config_V_PCID_conf_V, pointer</column>
<column name="eCPRI_data_out_V_data_V_TDATA">out, 64, axis, eCPRI_data_out_V_data_V, pointer</column>
<column name="eCPRI_data_out_V_data_V_TVALID">out, 1, axis, eCPRI_data_out_V_data_V, pointer</column>
<column name="eCPRI_data_out_V_data_V_TREADY">in, 1, axis, eCPRI_data_out_V_data_V, pointer</column>
<column name="state_out">out, 8, ap_none, state_out, pointer</column>
<column name="PAYLOAD_VALUE">out, 16, ap_none, PAYLOAD_VALUE, pointer</column>
</table>
</item>
</section>
</profile>
