library ieee;
use ieee.std_logic_1164.all;

entity ejercicio2 is 
port(
    SEL: in  std_logic_vector(1 downto 0);
    A: in std_logic_vector(3 downto 0);
	 F: out std_logic
	 );
end ejercicio2;

architecture arqMUX of ejercicio2 is 
begin 
with SEL select
	F <= '0' when "00",
        '1' when "01",
        '1' when "10",
        '1' when "11",
        '0' when others;
end arqMUX; 