#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f68c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f68e10 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1f53dc0 .functor NOT 1, L_0x1f98170, C4<0>, C4<0>, C4<0>;
L_0x1f97ed0 .functor XOR 4, L_0x1f97d90, L_0x1f97e30, C4<0000>, C4<0000>;
L_0x1f98060 .functor XOR 4, L_0x1f97ed0, L_0x1f97f90, C4<0000>, C4<0000>;
v0x1f95600_0 .net *"_ivl_10", 3 0, L_0x1f97f90;  1 drivers
v0x1f95700_0 .net *"_ivl_12", 3 0, L_0x1f98060;  1 drivers
v0x1f957e0_0 .net *"_ivl_2", 3 0, L_0x1f979b0;  1 drivers
v0x1f958a0_0 .net *"_ivl_4", 3 0, L_0x1f97d90;  1 drivers
v0x1f95980_0 .net *"_ivl_6", 3 0, L_0x1f97e30;  1 drivers
v0x1f95ab0_0 .net *"_ivl_8", 3 0, L_0x1f97ed0;  1 drivers
v0x1f95b90_0 .net "c", 0 0, v0x1f937b0_0;  1 drivers
v0x1f95c30_0 .var "clk", 0 0;
v0x1f95cd0_0 .net "d", 0 0, v0x1f938f0_0;  1 drivers
v0x1f95d70_0 .net "mux_in_dut", 3 0, L_0x1f97500;  1 drivers
v0x1f95e10_0 .net "mux_in_ref", 3 0, L_0x1f96600;  1 drivers
v0x1f95eb0_0 .var/2u "stats1", 159 0;
v0x1f95f70_0 .var/2u "strobe", 0 0;
v0x1f96030_0 .net "tb_match", 0 0, L_0x1f98170;  1 drivers
v0x1f960f0_0 .net "tb_mismatch", 0 0, L_0x1f53dc0;  1 drivers
v0x1f961b0_0 .net "wavedrom_enable", 0 0, v0x1f93990_0;  1 drivers
v0x1f96280_0 .net "wavedrom_title", 511 0, v0x1f93a30_0;  1 drivers
L_0x1f979b0 .concat [ 4 0 0 0], L_0x1f96600;
L_0x1f97d90 .concat [ 4 0 0 0], L_0x1f96600;
L_0x1f97e30 .concat [ 4 0 0 0], L_0x1f97500;
L_0x1f97f90 .concat [ 4 0 0 0], L_0x1f96600;
L_0x1f98170 .cmp/eeq 4, L_0x1f979b0, L_0x1f98060;
S_0x1f68fa0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1f68e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1f540c0 .functor OR 1, v0x1f937b0_0, v0x1f938f0_0, C4<0>, C4<0>;
L_0x1f54400 .functor NOT 1, v0x1f938f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f69710 .functor AND 1, v0x1f937b0_0, v0x1f938f0_0, C4<1>, C4<1>;
v0x1f5f6d0_0 .net *"_ivl_10", 0 0, L_0x1f54400;  1 drivers
v0x1f5f770_0 .net *"_ivl_15", 0 0, L_0x1f69710;  1 drivers
v0x1f53b80_0 .net *"_ivl_2", 0 0, L_0x1f540c0;  1 drivers
L_0x7f9f8fc10018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f53e90_0 .net/2s *"_ivl_6", 0 0, L_0x7f9f8fc10018;  1 drivers
v0x1f541d0_0 .net "c", 0 0, v0x1f937b0_0;  alias, 1 drivers
v0x1f54510_0 .net "d", 0 0, v0x1f938f0_0;  alias, 1 drivers
v0x1f92e60_0 .net "mux_in", 3 0, L_0x1f96600;  alias, 1 drivers
L_0x1f96600 .concat8 [ 1 1 1 1], L_0x1f540c0, L_0x7f9f8fc10018, L_0x1f54400, L_0x1f69710;
S_0x1f92fc0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1f68e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f937b0_0 .var "c", 0 0;
v0x1f93850_0 .net "clk", 0 0, v0x1f95c30_0;  1 drivers
v0x1f938f0_0 .var "d", 0 0;
v0x1f93990_0 .var "wavedrom_enable", 0 0;
v0x1f93a30_0 .var "wavedrom_title", 511 0;
E_0x1f631c0/0 .event negedge, v0x1f93850_0;
E_0x1f631c0/1 .event posedge, v0x1f93850_0;
E_0x1f631c0 .event/or E_0x1f631c0/0, E_0x1f631c0/1;
E_0x1f63430 .event negedge, v0x1f93850_0;
E_0x1f637d0 .event posedge, v0x1f93850_0;
S_0x1f932b0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1f92fc0;
 .timescale -12 -12;
v0x1f934b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f935b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1f92fc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f93be0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1f68e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1f5f4d0 .functor NOT 1, v0x1f938f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f96790 .functor AND 1, v0x1f937b0_0, L_0x1f5f4d0, C4<1>, C4<1>;
L_0x1f96870 .functor NOT 1, v0x1f937b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f968e0 .functor AND 1, L_0x1f96870, v0x1f938f0_0, C4<1>, C4<1>;
L_0x1f96ae0 .functor OR 1, L_0x1f96790, L_0x1f968e0, C4<0>, C4<0>;
L_0x1f96bf0 .functor AND 1, v0x1f937b0_0, v0x1f938f0_0, C4<1>, C4<1>;
L_0x1f96db0 .functor NOT 1, v0x1f938f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f96e20 .functor AND 1, v0x1f937b0_0, L_0x1f96db0, C4<1>, C4<1>;
L_0x1f96f30 .functor OR 1, L_0x1f96bf0, L_0x1f96e20, C4<0>, C4<0>;
L_0x1f97040 .functor NOT 1, v0x1f937b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f97110 .functor AND 1, L_0x1f97040, v0x1f938f0_0, C4<1>, C4<1>;
L_0x1f97180 .functor OR 1, L_0x1f96f30, L_0x1f97110, C4<0>, C4<0>;
L_0x1f97300 .functor BUFZ 1, L_0x1f96ae0, C4<0>, C4<0>, C4<0>;
L_0x1f973c0 .functor BUFZ 1, L_0x1f97180, C4<0>, C4<0>, C4<0>;
L_0x1f97290 .functor AND 1, v0x1f937b0_0, v0x1f938f0_0, C4<1>, C4<1>;
L_0x1f976e0 .functor NOT 1, v0x1f937b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f977e0 .functor AND 1, L_0x1f976e0, v0x1f938f0_0, C4<1>, C4<1>;
L_0x1f978a0 .functor OR 1, L_0x1f97290, L_0x1f977e0, C4<0>, C4<0>;
L_0x1f97a50 .functor NOT 1, v0x1f938f0_0, C4<0>, C4<0>, C4<0>;
L_0x1f97ac0 .functor AND 1, v0x1f937b0_0, L_0x1f97a50, C4<1>, C4<1>;
L_0x1f97c30 .functor OR 1, L_0x1f978a0, L_0x1f97ac0, C4<0>, C4<0>;
v0x1f93dc0_0 .net *"_ivl_0", 0 0, L_0x1f5f4d0;  1 drivers
v0x1f93ec0_0 .net *"_ivl_10", 0 0, L_0x1f96bf0;  1 drivers
v0x1f93fa0_0 .net *"_ivl_12", 0 0, L_0x1f96db0;  1 drivers
v0x1f94060_0 .net *"_ivl_14", 0 0, L_0x1f96e20;  1 drivers
v0x1f94140_0 .net *"_ivl_16", 0 0, L_0x1f96f30;  1 drivers
v0x1f94270_0 .net *"_ivl_18", 0 0, L_0x1f97040;  1 drivers
v0x1f94350_0 .net *"_ivl_2", 0 0, L_0x1f96790;  1 drivers
v0x1f94430_0 .net *"_ivl_20", 0 0, L_0x1f97110;  1 drivers
L_0x7f9f8fc10060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f94510_0 .net/2s *"_ivl_26", 0 0, L_0x7f9f8fc10060;  1 drivers
v0x1f945f0_0 .net *"_ivl_31", 0 0, L_0x1f97300;  1 drivers
v0x1f946d0_0 .net *"_ivl_35", 0 0, L_0x1f973c0;  1 drivers
v0x1f947b0_0 .net *"_ivl_39", 0 0, L_0x1f97290;  1 drivers
v0x1f94890_0 .net *"_ivl_4", 0 0, L_0x1f96870;  1 drivers
v0x1f94970_0 .net *"_ivl_41", 0 0, L_0x1f976e0;  1 drivers
v0x1f94a50_0 .net *"_ivl_43", 0 0, L_0x1f977e0;  1 drivers
v0x1f94b30_0 .net *"_ivl_45", 0 0, L_0x1f978a0;  1 drivers
v0x1f94c10_0 .net *"_ivl_47", 0 0, L_0x1f97a50;  1 drivers
v0x1f94cf0_0 .net *"_ivl_49", 0 0, L_0x1f97ac0;  1 drivers
v0x1f94dd0_0 .net *"_ivl_51", 0 0, L_0x1f97c30;  1 drivers
v0x1f94eb0_0 .net *"_ivl_6", 0 0, L_0x1f968e0;  1 drivers
v0x1f94f90_0 .net "c", 0 0, v0x1f937b0_0;  alias, 1 drivers
v0x1f95030_0 .net "d", 0 0, v0x1f938f0_0;  alias, 1 drivers
v0x1f95120_0 .net "mux_in", 3 0, L_0x1f97500;  alias, 1 drivers
v0x1f95200_0 .net "s0", 0 0, L_0x1f96ae0;  1 drivers
v0x1f952c0_0 .net "s1", 0 0, L_0x1f97180;  1 drivers
L_0x1f97500 .concat8 [ 1 1 1 1], L_0x7f9f8fc10060, L_0x1f97300, L_0x1f973c0, L_0x1f97c30;
S_0x1f95400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1f68e10;
 .timescale -12 -12;
E_0x1f4d9f0 .event anyedge, v0x1f95f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f95f70_0;
    %nor/r;
    %assign/vec4 v0x1f95f70_0, 0;
    %wait E_0x1f4d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f92fc0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f938f0_0, 0;
    %assign/vec4 v0x1f937b0_0, 0;
    %wait E_0x1f63430;
    %wait E_0x1f637d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f938f0_0, 0;
    %assign/vec4 v0x1f937b0_0, 0;
    %wait E_0x1f637d0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f938f0_0, 0;
    %assign/vec4 v0x1f937b0_0, 0;
    %wait E_0x1f637d0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f938f0_0, 0;
    %assign/vec4 v0x1f937b0_0, 0;
    %wait E_0x1f637d0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f938f0_0, 0;
    %assign/vec4 v0x1f937b0_0, 0;
    %wait E_0x1f63430;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f935b0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f631c0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f938f0_0, 0;
    %assign/vec4 v0x1f937b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f68e10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f95c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f95f70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f68e10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f95c30_0;
    %inv;
    %store/vec4 v0x1f95c30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f68e10;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f93850_0, v0x1f960f0_0, v0x1f95b90_0, v0x1f95cd0_0, v0x1f95e10_0, v0x1f95d70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f68e10;
T_7 ;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f68e10;
T_8 ;
    %wait E_0x1f631c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f95eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95eb0_0, 4, 32;
    %load/vec4 v0x1f96030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95eb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f95eb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95eb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f95e10_0;
    %load/vec4 v0x1f95e10_0;
    %load/vec4 v0x1f95d70_0;
    %xor;
    %load/vec4 v0x1f95e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95eb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f95eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f95eb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2014_q3/iter0/response54/top_module.sv";
