from classes.chip import *
from classes.wire import *

# first we load in the configuration of the problem. 

Chip0 = Chip(base_data_path= "/data", chip_id= 0, net_id= 1)


