 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : zigbee_platform
Version: J-2014.09-SP2
Date   : Fri Jun  9 16:02:56 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: BEST   Library: c35_CORELIB_TYP
Wire Load Model Mode: enclosed

  Startpoint: i_iq_demod/filtre_I/data_2_1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  zigbee_platform    10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  i_iq_demod/filtre_I/data_2_1_reg[1]/C (DFC1)          0.0000 #   0.0000 r
  i_iq_demod/filtre_I/data_2_1_reg[1]/Q (DFC1)          0.4514     0.4514 f
  U2376/Q (XNR21)                                       0.2498     0.7012 r
  U491/Q (XOR21)                                        0.6030     1.3041 r
  U1480/Q (NOR21)                                       0.1761     1.4802 f
  U1056/Q (XNR21)                                       0.2419     1.7221 f
  U939/Q (OAI311)                                       0.2187     1.9408 r
  U527/Q (XNR21)                                        0.2542     2.1950 r
  U1060/Q (XNR21)                                       0.2654     2.4605 f
  U947/Q (OAI311)                                       0.2187     2.6792 r
  U531/Q (XNR21)                                        0.2542     2.9334 r
  U1108/Q (XNR21)                                       0.2654     3.1988 f
  U955/Q (OAI311)                                       0.2187     3.4175 r
  U244/Q (IMAJ31)                                       0.1417     3.5592 f
  i_iq_demod/filtre_I/mult1_multiplier/genblk1[3].adder/U19/Q (OAI222)
                                                        0.1518     3.7111 r
  U185/Q (IMAJ31)                                       0.1355     3.8465 f
  i_iq_demod/filtre_I/mult1_multiplier/genblk1[3].adder/U13/Q (OAI222)
                                                        0.1417     3.9883 r
  U339/Q (XOR31)                                        0.4645     4.4528 r
  U1140/Q (XNR21)                                       0.2785     4.7313 r
  i_iq_demod/filtre_I/mult1_multiplier/genblk1[4].adder/U13/Q (OAI222)
                                                        0.0822     4.8135 f
  U243/Q (IMAJ31)                                       0.2020     5.0156 r
  U932/Q (INV3)                                         0.0335     5.0491 f
  U931/Q (AOI221)                                       0.1391     5.1882 r
  U278/Q (XNR31)                                        0.4661     5.6543 r
  U1016/Q (XOR21)                                       0.2613     5.9156 r
  U675/Q (XNR21)                                        0.2416     6.1572 r
  U1032/Q (XNR21)                                       0.2602     6.4175 f
  U587/Q (XNR21)                                        0.2577     6.6752 r
  U1176/Q (XNR21)                                       0.2783     6.9535 r
  U655/Q (XOR21)                                        0.2553     7.2089 f
  U1104/Q (XNR21)                                       0.2498     7.4586 r
  U691/Q (INV3)                                         0.0354     7.4940 f
  U1495/Q (AOI221)                                      0.1098     7.6038 r
  U461/Q (XNR31)                                        0.3921     7.9959 r
  i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]/D (DFC1)
                                                        0.0001     7.9960 r
  data arrival time                                                7.9960

  clock clk (rise edge)                                20.0000    20.0000
  clock network delay (ideal)                           0.0000    20.0000
  i_iq_demod/filtre_I/mult1_multiplier/register_pipe_reg[9][4]/C (DFC1)
                                                        0.0000    20.0000 r
  library setup time                                   -0.0097    19.9903
  data required time                                              19.9903
  --------------------------------------------------------------------------
  data required time                                              19.9903
  data arrival time                                               -7.9960
  --------------------------------------------------------------------------
  slack (MET)                                                     11.9943


1
