0.7
2020.2
Oct 14 2022
05:20:55
E:/Education/Campus Documents/4. Semester 02/Computer Organization and Digital Design/Lab Materials/5. Counter/Lab 5/Lab 5.sim/sim_1/impl/timing/xsim/Slow_Clk_Sim_time_impl.v,1680939847,verilog,,,,Slow_Clk;glbl,,,,,,,,
E:/Education/Campus Documents/4. Semester 02/Computer Organization and Digital Design/Lab Materials/5. Counter/Lab 5/Lab 5.srcs/sim_1/new/Slow_Clk_Sim.vhd,1680939843,vhdl,,,,slow_clk_sim,,,,,,,,
