
Starting:    C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\bin\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
Date:        Sun Oct 06 21:58:01 2013
Version:     G-2012.09M-SP1 

Arguments:   -product synplify_pro  -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode



log file: "C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srr"


Running top_syn|synthesis

Running Compile on top_syn|synthesis

Running Compile Process on top_syn|synthesis

Running Compile Input on top_syn|synthesis

Copied C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\synwork\top_compiler.srs to C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\top.srs

compiler Completed
Return Code: 0
Run Time:0h:00m:02s


Job Compile Process completed on top_syn|synthesis

Running Premap on top_syn|synthesis

premap Completed
Return Code: 0
Run Time:0h:00m:02s


Job Compile completed on top_syn|synthesis

Running Map on top_syn|synthesis

Running Map & Optimize on top_syn|synthesis

fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:18s


Job Map completed on top_syn|synthesis

Job Logic Synthesis completed on top_syn|synthesis

TCL script complete: "top_syn.tcl"

exit status=0


