{"auto_keywords": [{"score": 0.029237135610446486, "phrase": "value_prediction"}, {"score": 0.012995965447141593, "phrase": "mlp"}, {"score": 0.00481495049065317, "phrase": "instruction_pre-execution_incorporating"}, {"score": 0.004430248457624686, "phrase": "architectural_scheme"}, {"score": 0.004345909305473054, "phrase": "memory_level_parallelism"}, {"score": 0.0040761590412322635, "phrase": "tsd"}, {"score": 0.0038973170902076707, "phrase": "unlimited_number"}, {"score": 0.0038476708316022823, "phrase": "physical_registers"}, {"score": 0.003113804826864362, "phrase": "pre_execution"}, {"score": 0.002977061391551628, "phrase": "data_dependencies"}, {"score": 0.00236289633510808, "phrase": "proposed_scheme"}, {"score": 0.002259054486157494, "phrase": "equivalent_ipc"}, {"score": 0.0022159566043745724, "phrase": "smaller_register_file"}, {"score": 0.002173679145840769, "phrase": "previous_tsd_scheme"}, {"score": 0.002145942273032774, "phrase": "reduction_rate"}, {"score": 0.0021049977753042253, "phrase": "register_file_size"}], "paper_keywords": ["microarchitecture", " microprocessor", " instruction pre execution value prediction", " register file"], "paper_abstract": "Two step physical register deallocatron (TSD) is an architectural scheme that enhances memory level parallelism (MLP) by pre executing instructions Ideally, TSD allows exploitation of MLP under an unlimited number of physical registers and consequently only a small register file is needed for MLP In practice however the amount of MLP exploitable is limited because there are cases where either 1) pre execution is not performed or 2) the timing of pre execution is delayed Both are due to data dependencies among the pre executed instructions This paper proposes the use of value prediction to solve these problems This paper proposes the use of value prediction to solve these problems Evaluation results using the SPECfp2000 benchmark confirm that the proposed scheme with value prediction for predicting addresses achieves equivalent IPC with a smaller register file to the previous TSD scheme The reduction rate of the register file size is 21%", "paper_title": "Register File Size Reduction through Instruction Pre-Execution Incorporating Value Prediction", "paper_id": "WOS:000285434100017"}