-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity quantize_activation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_0_V_ce0 : OUT STD_LOGIC;
    input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    input_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_0_V_ce1 : OUT STD_LOGIC;
    input_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
    output_states_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_states_0_0_V_ce0 : OUT STD_LOGIC;
    output_states_0_0_V_we0 : OUT STD_LOGIC;
    output_states_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_states_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_states_1_0_V_ce0 : OUT STD_LOGIC;
    output_states_1_0_V_we0 : OUT STD_LOGIC;
    output_states_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_states_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_states_2_0_V_ce0 : OUT STD_LOGIC;
    output_states_2_0_V_we0 : OUT STD_LOGIC;
    output_states_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_states_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    output_states_3_0_V_ce0 : OUT STD_LOGIC;
    output_states_3_0_V_we0 : OUT STD_LOGIC;
    output_states_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (39 downto 0) );
end;


architecture behav of quantize_activation is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (53 downto 0) := "000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (53 downto 0) := "000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (53 downto 0) := "000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (53 downto 0) := "000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (53 downto 0) := "000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (53 downto 0) := "000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (53 downto 0) := "000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (53 downto 0) := "000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (53 downto 0) := "000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (53 downto 0) := "001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (53 downto 0) := "010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (53 downto 0) := "100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv40_7F00000000 : STD_LOGIC_VECTOR (39 downto 0) := "0111111100000000000000000000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv40_8000 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000001000000000000000";
    constant ap_const_lv40_FFFFFF8000 : STD_LOGIC_VECTOR (39 downto 0) := "1111111111111111111111111000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_FFFF80 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_251 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal reg_256 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_243_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln87_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln87_fu_272_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln87_reg_912 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_15_reg_917 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Val2_16_fu_289_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_278_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal udiv_ln1148_reg_928 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal zext_ln94_fu_296_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln94_reg_932 : STD_LOGIC_VECTOR (55 downto 0);
    signal add_ln94_fu_306_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln94_reg_943 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal shl_ln_fu_312_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_reg_948 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln94_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_reg_974 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_17_reg_980 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln850_fu_454_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln850_reg_986 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal tmp_76_reg_992 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln850_1_fu_532_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln850_1_reg_997 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_78_reg_1003 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_18_reg_1008 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_19_reg_1014 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln887_1_fu_615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln887_1_reg_1020 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal select_ln887_3_fu_650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln887_3_reg_1025 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln850_2_fu_718_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln850_2_reg_1030 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_80_reg_1036 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln850_3_fu_796_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln850_3_reg_1041 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_reg_1047 : STD_LOGIC_VECTOR (16 downto 0);
    signal max_val_V_0_0_reg_196 : STD_LOGIC_VECTOR (39 downto 0);
    signal j_0_0_reg_206 : STD_LOGIC_VECTOR (4 downto 0);
    signal jo_0_0_reg_217 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal zext_ln88_fu_267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_fu_320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_1_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_2_fu_341_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_3_fu_351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln1494_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln98_fu_325_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln98_1_fu_336_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln98_2_fu_346_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1118_fu_360_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_fu_360_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_fu_360_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln1118_1_fu_379_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_1_fu_379_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_1_fu_379_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal icmp_ln1494_26_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_399_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln67_fu_407_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln851_fu_430_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_412_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln851_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_440_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_75_fu_422_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_446_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1494_27_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_1_fu_477_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln67_1_fu_485_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln851_1_fu_508_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_0_0_1_fu_490_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln851_1_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_1_fu_518_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_77_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_1_fu_524_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_2_fu_554_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_2_fu_554_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_2_fu_554_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln1118_3_fu_573_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_3_fu_573_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1118_3_fu_573_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal icmp_ln887_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln887_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln887_fu_601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln99_fu_598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln887_1_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln887_1_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln887_2_fu_636_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln99_1_fu_633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_28_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_2_fu_663_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln67_2_fu_671_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln851_2_fu_694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_0_0_2_fu_676_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln851_2_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_2_fu_704_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_79_fu_686_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_2_fu_710_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1494_29_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_3_fu_741_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal add_ln67_3_fu_749_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln851_3_fu_772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_0_0_3_fu_754_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln851_3_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_3_fu_782_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_81_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_3_fu_788_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln887_2_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln887_2_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln887_4_fu_835_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln99_2_fu_832_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln887_3_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln887_3_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln887_6_fu_871_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln99_3_fu_868_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_278_ap_start : STD_LOGIC;
    signal grp_fu_278_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (53 downto 0);

    component dut_udiv_40ns_40neOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    dut_udiv_40ns_40neOg_U10 : component dut_udiv_40ns_40neOg
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_278_ap_start,
        done => grp_fu_278_ap_done,
        din0 => ap_const_lv40_7F00000000,
        din1 => max_val_V_0_0_reg_196,
        ce => ap_const_logic_1,
        dout => grp_fu_278_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    j_0_0_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                j_0_0_reg_206 <= add_ln87_reg_912;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                j_0_0_reg_206 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;

    jo_0_0_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                jo_0_0_reg_217 <= add_ln94_reg_943;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                jo_0_0_reg_217 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    max_val_V_0_0_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                max_val_V_0_0_reg_196 <= p_Val2_16_fu_289_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                max_val_V_0_0_reg_196 <= grp_fu_243_p3;
            end if; 
        end if;
    end process;

    reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                reg_251 <= input_0_V_q1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                reg_251 <= input_0_V_q0;
            end if; 
        end if;
    end process;

    reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                reg_256 <= input_0_V_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
                reg_256 <= input_0_V_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln87_fu_261_p2 = ap_const_lv1_0))) then
                add_ln87_reg_912 <= add_ln87_fu_272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                add_ln94_reg_943 <= add_ln94_fu_306_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                p_Val2_15_reg_917 <= grp_fu_243_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                p_Val2_17_reg_980 <= mul_ln1118_1_fu_379_p2(55 downto 16);
                p_Val2_9_reg_974 <= mul_ln1118_fu_360_p2(55 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                p_Val2_18_reg_1008 <= mul_ln1118_2_fu_554_p2(55 downto 16);
                p_Val2_19_reg_1014 <= mul_ln1118_3_fu_573_p2(55 downto 16);
                select_ln850_1_reg_997 <= select_ln850_1_fu_532_p3;
                select_ln850_reg_986 <= select_ln850_fu_454_p3;
                tmp_76_reg_992 <= select_ln850_fu_454_p3(23 downto 7);
                tmp_78_reg_1003 <= select_ln850_1_fu_532_p3(23 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                select_ln850_2_reg_1030 <= select_ln850_2_fu_718_p3;
                select_ln850_3_reg_1041 <= select_ln850_3_fu_796_p3;
                select_ln887_1_reg_1020 <= select_ln887_1_fu_615_p3;
                select_ln887_3_reg_1025 <= select_ln887_3_fu_650_p3;
                tmp_80_reg_1036 <= select_ln850_2_fu_718_p3(23 downto 7);
                tmp_82_reg_1047 <= select_ln850_3_fu_796_p3(23 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln94_fu_300_p2 = ap_const_lv1_0))) then
                    shl_ln_reg_948(4 downto 2) <= shl_ln_fu_312_p3(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                udiv_ln1148_reg_928 <= grp_fu_278_p2;
                    zext_ln94_reg_932(39 downto 0) <= zext_ln94_fu_296_p1(39 downto 0);
            end if;
        end if;
    end process;
    zext_ln94_reg_932(55 downto 40) <= "0000000000000000";
    shl_ln_reg_948(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln87_fu_261_p2, ap_CS_fsm_state49, icmp_ln94_fu_300_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln87_fu_261_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln94_fu_300_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln67_1_fu_485_p2 <= std_logic_vector(unsigned(select_ln67_1_fu_477_p3) + unsigned(p_Val2_17_reg_980));
    add_ln67_2_fu_671_p2 <= std_logic_vector(unsigned(select_ln67_2_fu_663_p3) + unsigned(p_Val2_18_reg_1008));
    add_ln67_3_fu_749_p2 <= std_logic_vector(unsigned(select_ln67_3_fu_741_p3) + unsigned(p_Val2_19_reg_1014));
    add_ln67_fu_407_p2 <= std_logic_vector(unsigned(select_ln67_fu_399_p3) + unsigned(p_Val2_9_reg_974));
    add_ln700_1_fu_518_p2 <= std_logic_vector(unsigned(ap_const_lv24_1) + unsigned(p_Result_0_0_1_fu_490_p4));
    add_ln700_2_fu_704_p2 <= std_logic_vector(unsigned(ap_const_lv24_1) + unsigned(p_Result_0_0_2_fu_676_p4));
    add_ln700_3_fu_782_p2 <= std_logic_vector(unsigned(ap_const_lv24_1) + unsigned(p_Result_0_0_3_fu_754_p4));
    add_ln700_fu_440_p2 <= std_logic_vector(unsigned(ap_const_lv24_1) + unsigned(p_Result_s_fu_412_p4));
    add_ln87_fu_272_p2 <= std_logic_vector(unsigned(j_0_0_reg_206) + unsigned(ap_const_lv5_1));
    add_ln94_fu_306_p2 <= std_logic_vector(unsigned(jo_0_0_reg_217) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state49, icmp_ln94_fu_300_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln94_fu_300_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state49, icmp_ln94_fu_300_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) and (icmp_ln94_fu_300_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= udiv_ln1148_reg_928;
    grp_fu_229_p3 <= input_0_V_q0(39 downto 39);
    grp_fu_237_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(input_0_V_q0));
    grp_fu_243_p3 <= 
        grp_fu_237_p2 when (grp_fu_229_p3(0) = '1') else 
        input_0_V_q0;

    grp_fu_278_ap_start_assign_proc : process(ap_CS_fsm_state3, icmp_ln87_fu_261_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln87_fu_261_p2 = ap_const_lv1_1))) then 
            grp_fu_278_ap_start <= ap_const_logic_1;
        else 
            grp_fu_278_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1494_26_fu_394_p2 <= "1" when (signed(p_Val2_9_reg_974) > signed(ap_const_lv40_0)) else "0";
    icmp_ln1494_27_fu_472_p2 <= "1" when (signed(p_Val2_17_reg_980) > signed(ap_const_lv40_0)) else "0";
    icmp_ln1494_28_fu_658_p2 <= "1" when (signed(p_Val2_18_reg_1008) > signed(ap_const_lv40_0)) else "0";
    icmp_ln1494_29_fu_736_p2 <= "1" when (signed(p_Val2_19_reg_1014) > signed(ap_const_lv40_0)) else "0";
    icmp_ln1494_fu_284_p2 <= "1" when (signed(p_Val2_15_reg_917) > signed(max_val_V_0_0_reg_196)) else "0";
    icmp_ln851_1_fu_512_p2 <= "1" when (trunc_ln851_1_fu_508_p1 = ap_const_lv16_0) else "0";
    icmp_ln851_2_fu_698_p2 <= "1" when (trunc_ln851_2_fu_694_p1 = ap_const_lv16_0) else "0";
    icmp_ln851_3_fu_776_p2 <= "1" when (trunc_ln851_3_fu_772_p1 = ap_const_lv16_0) else "0";
    icmp_ln851_fu_434_p2 <= "1" when (trunc_ln851_fu_430_p1 = ap_const_lv16_0) else "0";
    icmp_ln87_fu_261_p2 <= "1" when (j_0_0_reg_206 = ap_const_lv5_18) else "0";
    icmp_ln887_1_fu_623_p2 <= "1" when (signed(select_ln850_1_reg_997) < signed(ap_const_lv24_FFFF80)) else "0";
    icmp_ln887_2_fu_822_p2 <= "1" when (signed(select_ln850_2_reg_1030) < signed(ap_const_lv24_FFFF80)) else "0";
    icmp_ln887_3_fu_858_p2 <= "1" when (signed(select_ln850_3_reg_1041) < signed(ap_const_lv24_FFFF80)) else "0";
    icmp_ln887_fu_588_p2 <= "1" when (signed(select_ln850_reg_986) < signed(ap_const_lv24_FFFF80)) else "0";
    icmp_ln895_1_fu_628_p2 <= "1" when (signed(tmp_78_reg_1003) > signed(ap_const_lv17_0)) else "0";
    icmp_ln895_2_fu_827_p2 <= "1" when (signed(tmp_80_reg_1036) > signed(ap_const_lv17_0)) else "0";
    icmp_ln895_3_fu_863_p2 <= "1" when (signed(tmp_82_reg_1047) > signed(ap_const_lv17_0)) else "0";
    icmp_ln895_fu_593_p2 <= "1" when (signed(tmp_76_reg_992) > signed(ap_const_lv17_0)) else "0";
    icmp_ln94_fu_300_p2 <= "1" when (jo_0_0_reg_217 = ap_const_lv3_6) else "0";

    input_0_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state50, ap_CS_fsm_state3, ap_CS_fsm_state49, zext_ln88_fu_267_p1, zext_ln98_fu_320_p1, zext_ln98_3_fu_351_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            input_0_V_address0 <= zext_ln98_3_fu_351_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            input_0_V_address0 <= zext_ln98_fu_320_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_0_V_address0 <= zext_ln88_fu_267_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            input_0_V_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            input_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    input_0_V_address1_assign_proc : process(ap_CS_fsm_state50, ap_CS_fsm_state49, zext_ln98_1_fu_331_p1, zext_ln98_2_fu_341_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            input_0_V_address1 <= zext_ln98_2_fu_341_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            input_0_V_address1 <= zext_ln98_1_fu_331_p1(5 - 1 downto 0);
        else 
            input_0_V_address1 <= "XXXXX";
        end if; 
    end process;


    input_0_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state50, ap_CS_fsm_state3, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state50) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            input_0_V_ce0 <= ap_const_logic_1;
        else 
            input_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_V_ce1_assign_proc : process(ap_CS_fsm_state50, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            input_0_V_ce1 <= ap_const_logic_1;
        else 
            input_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln1118_1_fu_379_p0 <= reg_256;
    mul_ln1118_1_fu_379_p1 <= zext_ln94_reg_932(40 - 1 downto 0);
    mul_ln1118_1_fu_379_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_1_fu_379_p0) * signed('0' &mul_ln1118_1_fu_379_p1))), 56));
    mul_ln1118_2_fu_554_p0 <= reg_251;
    mul_ln1118_2_fu_554_p1 <= zext_ln94_reg_932(40 - 1 downto 0);
    mul_ln1118_2_fu_554_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_2_fu_554_p0) * signed('0' &mul_ln1118_2_fu_554_p1))), 56));
    mul_ln1118_3_fu_573_p0 <= reg_256;
    mul_ln1118_3_fu_573_p1 <= zext_ln94_reg_932(40 - 1 downto 0);
    mul_ln1118_3_fu_573_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_3_fu_573_p0) * signed('0' &mul_ln1118_3_fu_573_p1))), 56));
    mul_ln1118_fu_360_p0 <= reg_251;
    mul_ln1118_fu_360_p1 <= zext_ln94_reg_932(40 - 1 downto 0);
    mul_ln1118_fu_360_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_360_p0) * signed('0' &mul_ln1118_fu_360_p1))), 56));
    or_ln887_1_fu_644_p2 <= (icmp_ln895_1_fu_628_p2 or icmp_ln887_1_fu_623_p2);
    or_ln887_2_fu_843_p2 <= (icmp_ln895_2_fu_827_p2 or icmp_ln887_2_fu_822_p2);
    or_ln887_3_fu_879_p2 <= (icmp_ln895_3_fu_863_p2 or icmp_ln887_3_fu_858_p2);
    or_ln887_fu_609_p2 <= (icmp_ln895_fu_593_p2 or icmp_ln887_fu_588_p2);
    or_ln98_1_fu_336_p2 <= (shl_ln_reg_948 or ap_const_lv5_2);
    or_ln98_2_fu_346_p2 <= (shl_ln_reg_948 or ap_const_lv5_3);
    or_ln98_fu_325_p2 <= (shl_ln_fu_312_p3 or ap_const_lv5_1);
    output_states_0_0_V_address0 <= zext_ln100_fu_814_p1(3 - 1 downto 0);

    output_states_0_0_V_ce0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_0_0_V_ce0 <= ap_const_logic_1;
        else 
            output_states_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_0_0_V_d0 <= select_ln887_1_reg_1020;

    output_states_0_0_V_we0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_0_0_V_we0 <= ap_const_logic_1;
        else 
            output_states_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_1_0_V_address0 <= zext_ln100_fu_814_p1(3 - 1 downto 0);

    output_states_1_0_V_ce0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_1_0_V_ce0 <= ap_const_logic_1;
        else 
            output_states_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_1_0_V_d0 <= select_ln887_3_reg_1025;

    output_states_1_0_V_we0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_1_0_V_we0 <= ap_const_logic_1;
        else 
            output_states_1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_2_0_V_address0 <= zext_ln100_fu_814_p1(3 - 1 downto 0);

    output_states_2_0_V_ce0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_2_0_V_ce0 <= ap_const_logic_1;
        else 
            output_states_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_2_0_V_d0 <= 
        select_ln887_4_fu_835_p3 when (or_ln887_2_fu_843_p2(0) = '1') else 
        trunc_ln99_2_fu_832_p1;

    output_states_2_0_V_we0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_2_0_V_we0 <= ap_const_logic_1;
        else 
            output_states_2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_3_0_V_address0 <= zext_ln100_fu_814_p1(3 - 1 downto 0);

    output_states_3_0_V_ce0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_3_0_V_ce0 <= ap_const_logic_1;
        else 
            output_states_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_states_3_0_V_d0 <= 
        select_ln887_6_fu_871_p3 when (or_ln887_3_fu_879_p2(0) = '1') else 
        trunc_ln99_3_fu_868_p1;

    output_states_3_0_V_we0_assign_proc : process(ap_CS_fsm_state54)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            output_states_3_0_V_we0 <= ap_const_logic_1;
        else 
            output_states_3_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_0_0_1_fu_490_p4 <= add_ln67_1_fu_485_p2(39 downto 16);
    p_Result_0_0_2_fu_676_p4 <= add_ln67_2_fu_671_p2(39 downto 16);
    p_Result_0_0_3_fu_754_p4 <= add_ln67_3_fu_749_p2(39 downto 16);
    p_Result_s_fu_412_p4 <= add_ln67_fu_407_p2(39 downto 16);
    p_Val2_16_fu_289_p3 <= 
        p_Val2_15_reg_917 when (icmp_ln1494_fu_284_p2(0) = '1') else 
        max_val_V_0_0_reg_196;
    select_ln67_1_fu_477_p3 <= 
        ap_const_lv40_8000 when (icmp_ln1494_27_fu_472_p2(0) = '1') else 
        ap_const_lv40_FFFFFF8000;
    select_ln67_2_fu_663_p3 <= 
        ap_const_lv40_8000 when (icmp_ln1494_28_fu_658_p2(0) = '1') else 
        ap_const_lv40_FFFFFF8000;
    select_ln67_3_fu_741_p3 <= 
        ap_const_lv40_8000 when (icmp_ln1494_29_fu_736_p2(0) = '1') else 
        ap_const_lv40_FFFFFF8000;
    select_ln67_fu_399_p3 <= 
        ap_const_lv40_8000 when (icmp_ln1494_26_fu_394_p2(0) = '1') else 
        ap_const_lv40_FFFFFF8000;
    select_ln850_1_fu_532_p3 <= 
        select_ln851_1_fu_524_p3 when (tmp_77_fu_500_p3(0) = '1') else 
        p_Result_0_0_1_fu_490_p4;
    select_ln850_2_fu_718_p3 <= 
        select_ln851_2_fu_710_p3 when (tmp_79_fu_686_p3(0) = '1') else 
        p_Result_0_0_2_fu_676_p4;
    select_ln850_3_fu_796_p3 <= 
        select_ln851_3_fu_788_p3 when (tmp_81_fu_764_p3(0) = '1') else 
        p_Result_0_0_3_fu_754_p4;
    select_ln850_fu_454_p3 <= 
        select_ln851_fu_446_p3 when (tmp_75_fu_422_p3(0) = '1') else 
        p_Result_s_fu_412_p4;
    select_ln851_1_fu_524_p3 <= 
        p_Result_0_0_1_fu_490_p4 when (icmp_ln851_1_fu_512_p2(0) = '1') else 
        add_ln700_1_fu_518_p2;
    select_ln851_2_fu_710_p3 <= 
        p_Result_0_0_2_fu_676_p4 when (icmp_ln851_2_fu_698_p2(0) = '1') else 
        add_ln700_2_fu_704_p2;
    select_ln851_3_fu_788_p3 <= 
        p_Result_0_0_3_fu_754_p4 when (icmp_ln851_3_fu_776_p2(0) = '1') else 
        add_ln700_3_fu_782_p2;
    select_ln851_fu_446_p3 <= 
        p_Result_s_fu_412_p4 when (icmp_ln851_fu_434_p2(0) = '1') else 
        add_ln700_fu_440_p2;
    select_ln887_1_fu_615_p3 <= 
        select_ln887_fu_601_p3 when (or_ln887_fu_609_p2(0) = '1') else 
        trunc_ln99_fu_598_p1;
    select_ln887_2_fu_636_p3 <= 
        ap_const_lv8_80 when (icmp_ln887_1_fu_623_p2(0) = '1') else 
        ap_const_lv8_7F;
    select_ln887_3_fu_650_p3 <= 
        select_ln887_2_fu_636_p3 when (or_ln887_1_fu_644_p2(0) = '1') else 
        trunc_ln99_1_fu_633_p1;
    select_ln887_4_fu_835_p3 <= 
        ap_const_lv8_80 when (icmp_ln887_2_fu_822_p2(0) = '1') else 
        ap_const_lv8_7F;
    select_ln887_6_fu_871_p3 <= 
        ap_const_lv8_80 when (icmp_ln887_3_fu_858_p2(0) = '1') else 
        ap_const_lv8_7F;
    select_ln887_fu_601_p3 <= 
        ap_const_lv8_80 when (icmp_ln887_fu_588_p2(0) = '1') else 
        ap_const_lv8_7F;
    shl_ln_fu_312_p3 <= (jo_0_0_reg_217 & ap_const_lv2_0);
    tmp_75_fu_422_p3 <= add_ln67_fu_407_p2(39 downto 39);
    tmp_77_fu_500_p3 <= add_ln67_1_fu_485_p2(39 downto 39);
    tmp_79_fu_686_p3 <= add_ln67_2_fu_671_p2(39 downto 39);
    tmp_81_fu_764_p3 <= add_ln67_3_fu_749_p2(39 downto 39);
    trunc_ln851_1_fu_508_p1 <= add_ln67_1_fu_485_p2(16 - 1 downto 0);
    trunc_ln851_2_fu_694_p1 <= add_ln67_2_fu_671_p2(16 - 1 downto 0);
    trunc_ln851_3_fu_772_p1 <= add_ln67_3_fu_749_p2(16 - 1 downto 0);
    trunc_ln851_fu_430_p1 <= add_ln67_fu_407_p2(16 - 1 downto 0);
    trunc_ln99_1_fu_633_p1 <= select_ln850_1_reg_997(8 - 1 downto 0);
    trunc_ln99_2_fu_832_p1 <= select_ln850_2_reg_1030(8 - 1 downto 0);
    trunc_ln99_3_fu_868_p1 <= select_ln850_3_reg_1041(8 - 1 downto 0);
    trunc_ln99_fu_598_p1 <= select_ln850_reg_986(8 - 1 downto 0);
    zext_ln100_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(jo_0_0_reg_217),64));
    zext_ln88_fu_267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_reg_206),64));
    zext_ln94_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_278_p2),56));
    zext_ln98_1_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln98_fu_325_p2),64));
    zext_ln98_2_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln98_1_fu_336_p2),64));
    zext_ln98_3_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln98_2_fu_346_p2),64));
    zext_ln98_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_312_p3),64));
end behav;
