--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Complete_Datapath.twx Complete_Datapath.ncd -o
Complete_Datapath.twr Complete_Datapath.pcf

Design file:              Complete_Datapath.ncd
Physical constraint file: Complete_Datapath.pcf
Device,package,speed:     xc6vlx75t,ff484,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------------+------------+------------+------------+------------+------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------------+------------+------------+------------+------------+------------------+--------+
ALUOut_Reg_CE       |    0.251(R)|      FAST  |    1.399(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_A_Sel           |    7.332(R)|      SLOW  |    0.742(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_B_Sel<0>        |    8.453(R)|      SLOW  |    0.933(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_B_Sel<1>        |    8.661(R)|      SLOW  |    1.242(R)|      SLOW  |clk_BUFGP         |   0.000|
ALU_Control         |    7.609(R)|      SLOW  |    1.407(R)|      SLOW  |clk_BUFGP         |   0.000|
C_CE                |   -0.366(R)|      FAST  |    1.634(R)|      SLOW  |clk_BUFGP         |   0.000|
Imm_Sel<0>          |    9.038(R)|      SLOW  |    1.055(R)|      SLOW  |clk_BUFGP         |   0.000|
Imm_Sel<1>          |    9.434(R)|      SLOW  |    1.107(R)|      SLOW  |clk_BUFGP         |   0.000|
MemW_en             |    0.661(R)|      SLOW  |    1.121(R)|      SLOW  |clk_BUFGP         |   0.000|
Out_R_CE            |    0.592(R)|      SLOW  |    1.369(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_ALU_Sel          |    4.625(R)|      SLOW  |    1.032(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Add_Src          |    7.744(R)|      SLOW  |    1.144(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Sel<0>           |    1.326(R)|      SLOW  |    1.208(R)|      SLOW  |clk_BUFGP         |   0.000|
PC_Sel<1>           |    0.794(R)|      SLOW  |    1.266(R)|      SLOW  |clk_BUFGP         |   0.000|
RF_Write_Data_Sel<0>|    1.798(R)|      SLOW  |    1.437(R)|      SLOW  |clk_BUFGP         |   0.000|
RF_Write_Data_Sel<1>|    2.535(R)|      SLOW  |    0.794(R)|      SLOW  |clk_BUFGP         |   0.000|
RF_Write_en         |    1.363(R)|      SLOW  |    0.934(R)|      SLOW  |clk_BUFGP         |   0.000|
Rd_Reg_CE           |    0.219(R)|      FAST  |    1.351(R)|      SLOW  |clk_BUFGP         |   0.000|
Rd_Rm_Sel           |    9.015(R)|      SLOW  |    0.733(R)|      SLOW  |clk_BUFGP         |   0.000|
Z_CE                |   -0.330(R)|      FAST  |    1.592(R)|      SLOW  |clk_BUFGP         |   0.000|
--------------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ALU_Op<0>   |         8.001(R)|      SLOW  |         3.378(R)|      FAST  |clk_BUFGP         |   0.000|
ALU_Op<1>   |         7.801(R)|      SLOW  |         3.281(R)|      FAST  |clk_BUFGP         |   0.000|
C           |         6.885(R)|      SLOW  |         2.873(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<0>   |         8.020(R)|      SLOW  |         3.398(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<1>   |         7.300(R)|      SLOW  |         3.054(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<2>   |         7.326(R)|      SLOW  |         3.069(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<3>   |         7.279(R)|      SLOW  |         3.040(R)|      FAST  |clk_BUFGP         |   0.000|
Opcode<4>   |         7.197(R)|      SLOW  |         3.009(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<0>    |         6.986(R)|      SLOW  |         2.904(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<1>    |         6.867(R)|      SLOW  |         2.880(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<2>    |         6.872(R)|      SLOW  |         2.887(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<3>    |         6.825(R)|      SLOW  |         2.845(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<4>    |         6.815(R)|      SLOW  |         2.839(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<5>    |         6.791(R)|      SLOW  |         2.825(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<6>    |         6.816(R)|      SLOW  |         2.840(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<7>    |         6.876(R)|      SLOW  |         2.892(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<8>    |         6.881(R)|      SLOW  |         2.895(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<9>    |         7.554(R)|      SLOW  |         3.281(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<10>   |         6.853(R)|      SLOW  |         2.851(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<11>   |         7.862(R)|      SLOW  |         3.415(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<12>   |         7.476(R)|      SLOW  |         3.131(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<13>   |         6.723(R)|      SLOW  |         2.797(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<14>   |         6.817(R)|      SLOW  |         2.842(R)|      FAST  |clk_BUFGP         |   0.000|
Out_R<15>   |         6.707(R)|      SLOW  |         2.802(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |         6.986(R)|      SLOW  |         2.916(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.916|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul  9 08:04:27 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 596 MB



