-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lshr_ln1 : IN STD_LOGIC_VECTOR (1 downto 0);
    C_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_we0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_1_ce1 : OUT STD_LOGIC;
    C_1_we1 : OUT STD_LOGIC;
    C_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_we0 : OUT STD_LOGIC;
    C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_2_ce1 : OUT STD_LOGIC;
    C_2_we1 : OUT STD_LOGIC;
    C_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_we0 : OUT STD_LOGIC;
    C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_3_ce1 : OUT STD_LOGIC;
    C_3_we1 : OUT STD_LOGIC;
    C_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_4_ce0 : OUT STD_LOGIC;
    C_4_we0 : OUT STD_LOGIC;
    C_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_4_ce1 : OUT STD_LOGIC;
    C_4_we1 : OUT STD_LOGIC;
    C_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_5_ce0 : OUT STD_LOGIC;
    C_5_we0 : OUT STD_LOGIC;
    C_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_5_ce1 : OUT STD_LOGIC;
    C_5_we1 : OUT STD_LOGIC;
    C_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_6_ce0 : OUT STD_LOGIC;
    C_6_we0 : OUT STD_LOGIC;
    C_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_6_ce1 : OUT STD_LOGIC;
    C_6_we1 : OUT STD_LOGIC;
    C_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_7_ce0 : OUT STD_LOGIC;
    C_7_we0 : OUT STD_LOGIC;
    C_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_7_ce1 : OUT STD_LOGIC;
    C_7_we1 : OUT STD_LOGIC;
    C_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_8_ce0 : OUT STD_LOGIC;
    C_8_we0 : OUT STD_LOGIC;
    C_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_8_ce1 : OUT STD_LOGIC;
    C_8_we1 : OUT STD_LOGIC;
    C_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_9_ce0 : OUT STD_LOGIC;
    C_9_we0 : OUT STD_LOGIC;
    C_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_9_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_9_ce1 : OUT STD_LOGIC;
    C_9_we1 : OUT STD_LOGIC;
    C_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_10_ce0 : OUT STD_LOGIC;
    C_10_we0 : OUT STD_LOGIC;
    C_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_10_ce1 : OUT STD_LOGIC;
    C_10_we1 : OUT STD_LOGIC;
    C_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_11_ce0 : OUT STD_LOGIC;
    C_11_we0 : OUT STD_LOGIC;
    C_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_11_ce1 : OUT STD_LOGIC;
    C_11_we1 : OUT STD_LOGIC;
    C_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_12_ce0 : OUT STD_LOGIC;
    C_12_we0 : OUT STD_LOGIC;
    C_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_12_ce1 : OUT STD_LOGIC;
    C_12_we1 : OUT STD_LOGIC;
    C_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_13_ce0 : OUT STD_LOGIC;
    C_13_we0 : OUT STD_LOGIC;
    C_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_13_ce1 : OUT STD_LOGIC;
    C_13_we1 : OUT STD_LOGIC;
    C_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_14_ce0 : OUT STD_LOGIC;
    C_14_we0 : OUT STD_LOGIC;
    C_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_14_ce1 : OUT STD_LOGIC;
    C_14_we1 : OUT STD_LOGIC;
    C_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_15_ce0 : OUT STD_LOGIC;
    C_15_we0 : OUT STD_LOGIC;
    C_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_15_ce1 : OUT STD_LOGIC;
    C_15_we1 : OUT STD_LOGIC;
    C_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_16_ce0 : OUT STD_LOGIC;
    C_16_we0 : OUT STD_LOGIC;
    C_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    C_16_ce1 : OUT STD_LOGIC;
    C_16_we1 : OUT STD_LOGIC;
    C_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    tmp_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_ce0 : OUT STD_LOGIC;
    tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_ce1 : OUT STD_LOGIC;
    tmp_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_8_ce0 : OUT STD_LOGIC;
    tmp_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_8_ce1 : OUT STD_LOGIC;
    tmp_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_16_ce0 : OUT STD_LOGIC;
    tmp_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_16_ce1 : OUT STD_LOGIC;
    tmp_16_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_24_ce0 : OUT STD_LOGIC;
    tmp_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_24_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_24_ce1 : OUT STD_LOGIC;
    tmp_24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_32_ce0 : OUT STD_LOGIC;
    tmp_32_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_32_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_32_ce1 : OUT STD_LOGIC;
    tmp_32_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_40_ce0 : OUT STD_LOGIC;
    tmp_40_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_40_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_40_ce1 : OUT STD_LOGIC;
    tmp_40_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_48_ce0 : OUT STD_LOGIC;
    tmp_48_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_48_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_48_ce1 : OUT STD_LOGIC;
    tmp_48_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_56_ce0 : OUT STD_LOGIC;
    tmp_56_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_56_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_56_ce1 : OUT STD_LOGIC;
    tmp_56_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_64_ce0 : OUT STD_LOGIC;
    tmp_64_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_64_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_64_ce1 : OUT STD_LOGIC;
    tmp_64_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_72_ce0 : OUT STD_LOGIC;
    tmp_72_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_72_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_72_ce1 : OUT STD_LOGIC;
    tmp_72_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_80_ce0 : OUT STD_LOGIC;
    tmp_80_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_80_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_80_ce1 : OUT STD_LOGIC;
    tmp_80_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_88_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_88_ce0 : OUT STD_LOGIC;
    tmp_88_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_88_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_88_ce1 : OUT STD_LOGIC;
    tmp_88_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_96_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_96_ce0 : OUT STD_LOGIC;
    tmp_96_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_96_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_96_ce1 : OUT STD_LOGIC;
    tmp_96_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_104_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_104_ce0 : OUT STD_LOGIC;
    tmp_104_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_104_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_104_ce1 : OUT STD_LOGIC;
    tmp_104_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_112_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_112_ce0 : OUT STD_LOGIC;
    tmp_112_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_112_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_112_ce1 : OUT STD_LOGIC;
    tmp_112_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_120_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_120_ce0 : OUT STD_LOGIC;
    tmp_120_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    tmp_120_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    tmp_120_ce1 : OUT STD_LOGIC;
    tmp_120_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    empty : IN STD_LOGIC_VECTOR (3 downto 0);
    conv7_i : IN STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_133_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_2_fu_1024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal tmp_1_reg_1776 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal conv7_i_cast_fu_1012_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal conv7_i_cast_reg_1782 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln136_2_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_2_reg_1792 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_2_reg_1792_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_3_fu_1090_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_3_reg_1892 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln136_3_reg_1892_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_1239_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1992 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln136_fu_1277_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln136_reg_1997 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln136_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_reg_2002 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_1_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_1_reg_2007 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_3_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_3_reg_2012 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_4_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_4_reg_2018 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_2023 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln136_1_fu_1529_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln136_1_reg_2028 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln136_6_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_6_reg_2033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_4_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_4_reg_2038 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_9_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_9_reg_2043 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_10_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_10_reg_2049 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_190 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln133_fu_1144_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_ce1_local : STD_LOGIC;
    signal tmp_ce0_local : STD_LOGIC;
    signal tmp_8_ce1_local : STD_LOGIC;
    signal tmp_8_ce0_local : STD_LOGIC;
    signal tmp_16_ce1_local : STD_LOGIC;
    signal tmp_16_ce0_local : STD_LOGIC;
    signal tmp_24_ce1_local : STD_LOGIC;
    signal tmp_24_ce0_local : STD_LOGIC;
    signal tmp_32_ce1_local : STD_LOGIC;
    signal tmp_32_ce0_local : STD_LOGIC;
    signal tmp_40_ce1_local : STD_LOGIC;
    signal tmp_40_ce0_local : STD_LOGIC;
    signal tmp_48_ce1_local : STD_LOGIC;
    signal tmp_48_ce0_local : STD_LOGIC;
    signal tmp_56_ce1_local : STD_LOGIC;
    signal tmp_56_ce0_local : STD_LOGIC;
    signal tmp_64_ce1_local : STD_LOGIC;
    signal tmp_64_ce0_local : STD_LOGIC;
    signal tmp_72_ce1_local : STD_LOGIC;
    signal tmp_72_ce0_local : STD_LOGIC;
    signal tmp_80_ce1_local : STD_LOGIC;
    signal tmp_80_ce0_local : STD_LOGIC;
    signal tmp_88_ce1_local : STD_LOGIC;
    signal tmp_88_ce0_local : STD_LOGIC;
    signal tmp_96_ce1_local : STD_LOGIC;
    signal tmp_96_ce0_local : STD_LOGIC;
    signal tmp_104_ce1_local : STD_LOGIC;
    signal tmp_104_ce0_local : STD_LOGIC;
    signal tmp_112_ce1_local : STD_LOGIC;
    signal tmp_112_ce0_local : STD_LOGIC;
    signal tmp_120_ce1_local : STD_LOGIC;
    signal tmp_120_ce0_local : STD_LOGIC;
    signal C_15_we1_local : STD_LOGIC;
    signal select_ln136_3_fu_1691_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_15_ce1_local : STD_LOGIC;
    signal C_15_we0_local : STD_LOGIC;
    signal select_ln136_7_fu_1746_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal C_15_ce0_local : STD_LOGIC;
    signal C_14_we1_local : STD_LOGIC;
    signal C_14_ce1_local : STD_LOGIC;
    signal C_14_we0_local : STD_LOGIC;
    signal C_14_ce0_local : STD_LOGIC;
    signal C_13_we1_local : STD_LOGIC;
    signal C_13_ce1_local : STD_LOGIC;
    signal C_13_we0_local : STD_LOGIC;
    signal C_13_ce0_local : STD_LOGIC;
    signal C_12_we1_local : STD_LOGIC;
    signal C_12_ce1_local : STD_LOGIC;
    signal C_12_we0_local : STD_LOGIC;
    signal C_12_ce0_local : STD_LOGIC;
    signal C_11_we1_local : STD_LOGIC;
    signal C_11_ce1_local : STD_LOGIC;
    signal C_11_we0_local : STD_LOGIC;
    signal C_11_ce0_local : STD_LOGIC;
    signal C_10_we1_local : STD_LOGIC;
    signal C_10_ce1_local : STD_LOGIC;
    signal C_10_we0_local : STD_LOGIC;
    signal C_10_ce0_local : STD_LOGIC;
    signal C_9_we1_local : STD_LOGIC;
    signal C_9_ce1_local : STD_LOGIC;
    signal C_9_we0_local : STD_LOGIC;
    signal C_9_ce0_local : STD_LOGIC;
    signal C_8_we1_local : STD_LOGIC;
    signal C_8_ce1_local : STD_LOGIC;
    signal C_8_we0_local : STD_LOGIC;
    signal C_8_ce0_local : STD_LOGIC;
    signal C_7_we1_local : STD_LOGIC;
    signal C_7_ce1_local : STD_LOGIC;
    signal C_7_we0_local : STD_LOGIC;
    signal C_7_ce0_local : STD_LOGIC;
    signal C_6_we1_local : STD_LOGIC;
    signal C_6_ce1_local : STD_LOGIC;
    signal C_6_we0_local : STD_LOGIC;
    signal C_6_ce0_local : STD_LOGIC;
    signal C_5_we1_local : STD_LOGIC;
    signal C_5_ce1_local : STD_LOGIC;
    signal C_5_we0_local : STD_LOGIC;
    signal C_5_ce0_local : STD_LOGIC;
    signal C_4_we1_local : STD_LOGIC;
    signal C_4_ce1_local : STD_LOGIC;
    signal C_4_we0_local : STD_LOGIC;
    signal C_4_ce0_local : STD_LOGIC;
    signal C_3_we1_local : STD_LOGIC;
    signal C_3_ce1_local : STD_LOGIC;
    signal C_3_we0_local : STD_LOGIC;
    signal C_3_ce0_local : STD_LOGIC;
    signal C_2_we1_local : STD_LOGIC;
    signal C_2_ce1_local : STD_LOGIC;
    signal C_2_we0_local : STD_LOGIC;
    signal C_2_ce0_local : STD_LOGIC;
    signal C_1_we1_local : STD_LOGIC;
    signal C_1_ce1_local : STD_LOGIC;
    signal C_1_we0_local : STD_LOGIC;
    signal C_1_ce0_local : STD_LOGIC;
    signal C_16_we1_local : STD_LOGIC;
    signal C_16_ce1_local : STD_LOGIC;
    signal C_16_we0_local : STD_LOGIC;
    signal C_16_ce0_local : STD_LOGIC;
    signal lshr_ln7_fu_1032_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_1042_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_1070_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_13_fu_1080_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_1155_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_3_fu_1155_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln136_fu_1230_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln136_fu_1230_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln136_1_fu_1235_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_5_fu_1257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_1247_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln136_fu_1273_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_7_fu_1283_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1311_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_1327_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln136_2_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_1_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_1_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_fu_1349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_2_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln136_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_3_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_1_fu_1369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1407_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_14_fu_1407_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln136_1_fu_1482_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln136_1_fu_1482_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln136_3_fu_1487_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_17_fu_1509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln136_1_fu_1499_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln136_1_fu_1525_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_fu_1535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_5_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1563_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_1579_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln136_5_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_3_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_6_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_7_fu_1615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_4_fu_1601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_7_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln136_3_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_8_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_5_fu_1621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_2_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln136_2_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_4_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_5_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln136_1_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_2_fu_1679_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln136_8_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln136_5_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln136_9_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln136_11_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln136_4_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_6_fu_1734_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_3_fu_1155_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_1155_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1407_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_33_4_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_mul_24s_17s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_33_4_24_1_1_U349 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_q1,
        din1 => tmp_8_q1,
        din2 => tmp_16_q1,
        din3 => tmp_24_q1,
        din4 => tmp_32_q1,
        din5 => tmp_40_q1,
        din6 => tmp_48_q1,
        din7 => tmp_56_q1,
        din8 => tmp_64_q1,
        din9 => tmp_72_q1,
        din10 => tmp_80_q1,
        din11 => tmp_88_q1,
        din12 => tmp_96_q1,
        din13 => tmp_104_q1,
        din14 => tmp_112_q1,
        din15 => tmp_120_q1,
        def => tmp_3_fu_1155_p33,
        sel => empty,
        dout => tmp_3_fu_1155_p35);

    mul_24s_17s_41_1_1_U350 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_3_fu_1155_p35,
        din1 => mul_ln136_fu_1230_p1,
        dout => mul_ln136_fu_1230_p2);

    sparsemux_33_4_24_1_1_U351 : component top_kernel_sparsemux_33_4_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 24,
        CASE1 => "0001",
        din1_WIDTH => 24,
        CASE2 => "0010",
        din2_WIDTH => 24,
        CASE3 => "0011",
        din3_WIDTH => 24,
        CASE4 => "0100",
        din4_WIDTH => 24,
        CASE5 => "0101",
        din5_WIDTH => 24,
        CASE6 => "0110",
        din6_WIDTH => 24,
        CASE7 => "0111",
        din7_WIDTH => 24,
        CASE8 => "1000",
        din8_WIDTH => 24,
        CASE9 => "1001",
        din9_WIDTH => 24,
        CASE10 => "1010",
        din10_WIDTH => 24,
        CASE11 => "1011",
        din11_WIDTH => 24,
        CASE12 => "1100",
        din12_WIDTH => 24,
        CASE13 => "1101",
        din13_WIDTH => 24,
        CASE14 => "1110",
        din14_WIDTH => 24,
        CASE15 => "1111",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 4,
        dout_WIDTH => 24)
    port map (
        din0 => tmp_q0,
        din1 => tmp_8_q0,
        din2 => tmp_16_q0,
        din3 => tmp_24_q0,
        din4 => tmp_32_q0,
        din5 => tmp_40_q0,
        din6 => tmp_48_q0,
        din7 => tmp_56_q0,
        din8 => tmp_64_q0,
        din9 => tmp_72_q0,
        din10 => tmp_80_q0,
        din11 => tmp_88_q0,
        din12 => tmp_96_q0,
        din13 => tmp_104_q0,
        din14 => tmp_112_q0,
        din15 => tmp_120_q0,
        def => tmp_14_fu_1407_p33,
        sel => empty,
        dout => tmp_14_fu_1407_p35);

    mul_24s_17s_41_1_1_U352 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_14_fu_1407_p35,
        din1 => mul_ln136_1_fu_1482_p1,
        dout => mul_ln136_1_fu_1482_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_2_fu_1024_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_190 <= add_ln133_fu_1144_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_190 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln136_1_reg_2028 <= add_ln136_1_fu_1529_p2;
                add_ln136_reg_1997 <= add_ln136_fu_1277_p2;
                and_ln136_10_reg_2049 <= and_ln136_10_fu_1653_p2;
                and_ln136_3_reg_2012 <= and_ln136_3_fu_1395_p2;
                and_ln136_4_reg_2018 <= and_ln136_4_fu_1401_p2;
                and_ln136_6_reg_2033 <= and_ln136_6_fu_1549_p2;
                and_ln136_9_reg_2043 <= and_ln136_9_fu_1647_p2;
                and_ln136_reg_2002 <= and_ln136_fu_1297_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                conv7_i_cast_reg_1782 <= conv7_i_cast_fu_1012_p1;
                icmp_ln136_1_reg_2007 <= icmp_ln136_1_fu_1337_p2;
                icmp_ln136_4_reg_2038 <= icmp_ln136_4_fu_1589_p2;
                tmp_15_reg_2023 <= sext_ln136_3_fu_1487_p1(47 downto 47);
                tmp_4_reg_1992 <= sext_ln136_1_fu_1235_p1(47 downto 47);
                    zext_ln136_2_reg_1792(6 downto 0) <= zext_ln136_2_fu_1050_p1(6 downto 0);
                    zext_ln136_2_reg_1792_pp0_iter1_reg(6 downto 0) <= zext_ln136_2_reg_1792(6 downto 0);
                    zext_ln136_3_reg_1892(1 downto 0) <= zext_ln136_3_fu_1090_p1(1 downto 0);    zext_ln136_3_reg_1892(6 downto 3) <= zext_ln136_3_fu_1090_p1(6 downto 3);
                    zext_ln136_3_reg_1892_pp0_iter1_reg(1 downto 0) <= zext_ln136_3_reg_1892(1 downto 0);    zext_ln136_3_reg_1892_pp0_iter1_reg(6 downto 3) <= zext_ln136_3_reg_1892(6 downto 3);
            end if;
        end if;
    end process;
    zext_ln136_2_reg_1792(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln136_2_reg_1792_pp0_iter1_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln136_3_reg_1892(2) <= '1';
    zext_ln136_3_reg_1892(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln136_3_reg_1892_pp0_iter1_reg(2) <= '1';
    zext_ln136_3_reg_1892_pp0_iter1_reg(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_10_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_10_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_10_ce0 <= C_10_ce0_local;

    C_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_10_ce0_local <= ap_const_logic_1;
        else 
            C_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_10_ce1 <= C_10_ce1_local;

    C_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_10_ce1_local <= ap_const_logic_1;
        else 
            C_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_10_d0 <= select_ln136_7_fu_1746_p3;
    C_10_d1 <= select_ln136_3_fu_1691_p3;
    C_10_we0 <= C_10_we0_local;

    C_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_10_we0_local <= ap_const_logic_1;
        else 
            C_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_10_we1 <= C_10_we1_local;

    C_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_10_we1_local <= ap_const_logic_1;
        else 
            C_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_11_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_11_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_11_ce0 <= C_11_ce0_local;

    C_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_11_ce0_local <= ap_const_logic_1;
        else 
            C_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_11_ce1 <= C_11_ce1_local;

    C_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_11_ce1_local <= ap_const_logic_1;
        else 
            C_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_11_d0 <= select_ln136_7_fu_1746_p3;
    C_11_d1 <= select_ln136_3_fu_1691_p3;
    C_11_we0 <= C_11_we0_local;

    C_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_11_we0_local <= ap_const_logic_1;
        else 
            C_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_11_we1 <= C_11_we1_local;

    C_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_11_we1_local <= ap_const_logic_1;
        else 
            C_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_12_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_12_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_12_ce0 <= C_12_ce0_local;

    C_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_12_ce0_local <= ap_const_logic_1;
        else 
            C_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_12_ce1 <= C_12_ce1_local;

    C_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_12_ce1_local <= ap_const_logic_1;
        else 
            C_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_12_d0 <= select_ln136_7_fu_1746_p3;
    C_12_d1 <= select_ln136_3_fu_1691_p3;
    C_12_we0 <= C_12_we0_local;

    C_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_12_we0_local <= ap_const_logic_1;
        else 
            C_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_12_we1 <= C_12_we1_local;

    C_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_12_we1_local <= ap_const_logic_1;
        else 
            C_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_13_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_13_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_13_ce0 <= C_13_ce0_local;

    C_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_13_ce0_local <= ap_const_logic_1;
        else 
            C_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_13_ce1 <= C_13_ce1_local;

    C_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_13_ce1_local <= ap_const_logic_1;
        else 
            C_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_13_d0 <= select_ln136_7_fu_1746_p3;
    C_13_d1 <= select_ln136_3_fu_1691_p3;
    C_13_we0 <= C_13_we0_local;

    C_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_13_we0_local <= ap_const_logic_1;
        else 
            C_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_13_we1 <= C_13_we1_local;

    C_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_13_we1_local <= ap_const_logic_1;
        else 
            C_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_14_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_14_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_14_ce0 <= C_14_ce0_local;

    C_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_14_ce0_local <= ap_const_logic_1;
        else 
            C_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_14_ce1 <= C_14_ce1_local;

    C_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_14_ce1_local <= ap_const_logic_1;
        else 
            C_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_14_d0 <= select_ln136_7_fu_1746_p3;
    C_14_d1 <= select_ln136_3_fu_1691_p3;
    C_14_we0 <= C_14_we0_local;

    C_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_14_we0_local <= ap_const_logic_1;
        else 
            C_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_14_we1 <= C_14_we1_local;

    C_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_14_we1_local <= ap_const_logic_1;
        else 
            C_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_15_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_15_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_15_ce0 <= C_15_ce0_local;

    C_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_15_ce0_local <= ap_const_logic_1;
        else 
            C_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_15_ce1 <= C_15_ce1_local;

    C_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_15_ce1_local <= ap_const_logic_1;
        else 
            C_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_15_d0 <= select_ln136_7_fu_1746_p3;
    C_15_d1 <= select_ln136_3_fu_1691_p3;
    C_15_we0 <= C_15_we0_local;

    C_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_15_we0_local <= ap_const_logic_1;
        else 
            C_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_15_we1 <= C_15_we1_local;

    C_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_15_we1_local <= ap_const_logic_1;
        else 
            C_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_16_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_16_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_16_ce0 <= C_16_ce0_local;

    C_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_16_ce0_local <= ap_const_logic_1;
        else 
            C_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_16_ce1 <= C_16_ce1_local;

    C_16_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_16_ce1_local <= ap_const_logic_1;
        else 
            C_16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_16_d0 <= select_ln136_7_fu_1746_p3;
    C_16_d1 <= select_ln136_3_fu_1691_p3;
    C_16_we0 <= C_16_we0_local;

    C_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_16_we0_local <= ap_const_logic_1;
        else 
            C_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_16_we1 <= C_16_we1_local;

    C_16_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_16_we1_local <= ap_const_logic_1;
        else 
            C_16_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_1_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_ce1 <= C_1_ce1_local;

    C_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce1_local <= ap_const_logic_1;
        else 
            C_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_d0 <= select_ln136_7_fu_1746_p3;
    C_1_d1 <= select_ln136_3_fu_1691_p3;
    C_1_we0 <= C_1_we0_local;

    C_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_we1 <= C_1_we1_local;

    C_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we1_local <= ap_const_logic_1;
        else 
            C_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_2_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_2_ce0 <= C_2_ce0_local;

    C_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce0_local <= ap_const_logic_1;
        else 
            C_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_ce1 <= C_2_ce1_local;

    C_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_ce1_local <= ap_const_logic_1;
        else 
            C_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_d0 <= select_ln136_7_fu_1746_p3;
    C_2_d1 <= select_ln136_3_fu_1691_p3;
    C_2_we0 <= C_2_we0_local;

    C_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we0_local <= ap_const_logic_1;
        else 
            C_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_2_we1 <= C_2_we1_local;

    C_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_2_we1_local <= ap_const_logic_1;
        else 
            C_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_3_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_3_ce0 <= C_3_ce0_local;

    C_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce0_local <= ap_const_logic_1;
        else 
            C_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_ce1 <= C_3_ce1_local;

    C_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_ce1_local <= ap_const_logic_1;
        else 
            C_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_d0 <= select_ln136_7_fu_1746_p3;
    C_3_d1 <= select_ln136_3_fu_1691_p3;
    C_3_we0 <= C_3_we0_local;

    C_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we0_local <= ap_const_logic_1;
        else 
            C_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_3_we1 <= C_3_we1_local;

    C_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_3_we1_local <= ap_const_logic_1;
        else 
            C_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_4_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_4_ce0 <= C_4_ce0_local;

    C_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_ce0_local <= ap_const_logic_1;
        else 
            C_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_ce1 <= C_4_ce1_local;

    C_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_ce1_local <= ap_const_logic_1;
        else 
            C_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_d0 <= select_ln136_7_fu_1746_p3;
    C_4_d1 <= select_ln136_3_fu_1691_p3;
    C_4_we0 <= C_4_we0_local;

    C_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_we0_local <= ap_const_logic_1;
        else 
            C_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_4_we1 <= C_4_we1_local;

    C_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_4_we1_local <= ap_const_logic_1;
        else 
            C_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_5_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_5_ce0 <= C_5_ce0_local;

    C_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_ce0_local <= ap_const_logic_1;
        else 
            C_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_ce1 <= C_5_ce1_local;

    C_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_ce1_local <= ap_const_logic_1;
        else 
            C_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_d0 <= select_ln136_7_fu_1746_p3;
    C_5_d1 <= select_ln136_3_fu_1691_p3;
    C_5_we0 <= C_5_we0_local;

    C_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_we0_local <= ap_const_logic_1;
        else 
            C_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_5_we1 <= C_5_we1_local;

    C_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_5_we1_local <= ap_const_logic_1;
        else 
            C_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_6_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_6_ce0 <= C_6_ce0_local;

    C_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_ce0_local <= ap_const_logic_1;
        else 
            C_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_ce1 <= C_6_ce1_local;

    C_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_ce1_local <= ap_const_logic_1;
        else 
            C_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_d0 <= select_ln136_7_fu_1746_p3;
    C_6_d1 <= select_ln136_3_fu_1691_p3;
    C_6_we0 <= C_6_we0_local;

    C_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_we0_local <= ap_const_logic_1;
        else 
            C_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_6_we1 <= C_6_we1_local;

    C_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_6_we1_local <= ap_const_logic_1;
        else 
            C_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_7_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_7_ce0 <= C_7_ce0_local;

    C_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_ce0_local <= ap_const_logic_1;
        else 
            C_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_ce1 <= C_7_ce1_local;

    C_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_ce1_local <= ap_const_logic_1;
        else 
            C_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_d0 <= select_ln136_7_fu_1746_p3;
    C_7_d1 <= select_ln136_3_fu_1691_p3;
    C_7_we0 <= C_7_we0_local;

    C_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_we0_local <= ap_const_logic_1;
        else 
            C_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_7_we1 <= C_7_we1_local;

    C_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_7_we1_local <= ap_const_logic_1;
        else 
            C_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_8_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_8_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_8_ce0 <= C_8_ce0_local;

    C_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_8_ce0_local <= ap_const_logic_1;
        else 
            C_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_8_ce1 <= C_8_ce1_local;

    C_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_8_ce1_local <= ap_const_logic_1;
        else 
            C_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_8_d0 <= select_ln136_7_fu_1746_p3;
    C_8_d1 <= select_ln136_3_fu_1691_p3;
    C_8_we0 <= C_8_we0_local;

    C_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_8_we0_local <= ap_const_logic_1;
        else 
            C_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_8_we1 <= C_8_we1_local;

    C_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_8_we1_local <= ap_const_logic_1;
        else 
            C_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_9_address0 <= zext_ln136_3_reg_1892_pp0_iter1_reg(7 - 1 downto 0);
    C_9_address1 <= zext_ln136_2_reg_1792_pp0_iter1_reg(7 - 1 downto 0);
    C_9_ce0 <= C_9_ce0_local;

    C_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_9_ce0_local <= ap_const_logic_1;
        else 
            C_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_9_ce1 <= C_9_ce1_local;

    C_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_9_ce1_local <= ap_const_logic_1;
        else 
            C_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_9_d0 <= select_ln136_7_fu_1746_p3;
    C_9_d1 <= select_ln136_3_fu_1691_p3;
    C_9_we0 <= C_9_we0_local;

    C_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_9_we0_local <= ap_const_logic_1;
        else 
            C_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_9_we1 <= C_9_we1_local;

    C_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_1_reg_1776, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_1_reg_1776 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_9_we1_local <= ap_const_logic_1;
        else 
            C_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln133_fu_1144_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv9_10));
    add_ln136_1_fu_1529_p2 <= std_logic_vector(unsigned(trunc_ln136_1_fu_1499_p4) + unsigned(zext_ln136_1_fu_1525_p1));
    add_ln136_fu_1277_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_1247_p4) + unsigned(zext_ln136_fu_1273_p1));
    and_ln136_10_fu_1653_p2 <= (tmp_19_fu_1535_p3 and select_ln136_5_fu_1621_p3);
    and_ln136_11_fu_1729_p2 <= (xor_ln136_9_fu_1723_p2 and tmp_15_reg_2023);
    and_ln136_1_fu_1363_p2 <= (xor_ln136_1_fu_1357_p2 and icmp_ln136_fu_1321_p2);
    and_ln136_2_fu_1659_p2 <= (icmp_ln136_1_reg_2007 and and_ln136_reg_2002);
    and_ln136_3_fu_1395_p2 <= (xor_ln136_3_fu_1389_p2 and or_ln136_fu_1383_p2);
    and_ln136_4_fu_1401_p2 <= (tmp_7_fu_1283_p3 and select_ln136_1_fu_1369_p3);
    and_ln136_5_fu_1674_p2 <= (xor_ln136_4_fu_1668_p2 and tmp_4_reg_1992);
    and_ln136_6_fu_1549_p2 <= (xor_ln136_5_fu_1543_p2 and tmp_18_fu_1517_p3);
    and_ln136_7_fu_1615_p2 <= (xor_ln136_6_fu_1609_p2 and icmp_ln136_3_fu_1573_p2);
    and_ln136_8_fu_1714_p2 <= (icmp_ln136_4_reg_2038 and and_ln136_6_reg_2033);
    and_ln136_9_fu_1647_p2 <= (xor_ln136_8_fu_1641_p2 and or_ln136_3_fu_1635_p2);
    and_ln136_fu_1297_p2 <= (xor_ln136_fu_1291_p2 and tmp_6_fu_1265_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_2_fu_1024_p3)
    begin
        if (((tmp_2_fu_1024_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_190, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_190;
        end if; 
    end process;

        conv7_i_cast_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv7_i),41));

    icmp_ln136_1_fu_1337_p2 <= "1" when (tmp_11_fu_1327_p4 = ap_const_lv3_7) else "0";
    icmp_ln136_2_fu_1343_p2 <= "1" when (tmp_11_fu_1327_p4 = ap_const_lv3_0) else "0";
    icmp_ln136_3_fu_1573_p2 <= "1" when (tmp_21_fu_1563_p4 = ap_const_lv2_3) else "0";
    icmp_ln136_4_fu_1589_p2 <= "1" when (tmp_22_fu_1579_p4 = ap_const_lv3_7) else "0";
    icmp_ln136_5_fu_1595_p2 <= "1" when (tmp_22_fu_1579_p4 = ap_const_lv3_0) else "0";
    icmp_ln136_fu_1321_p2 <= "1" when (tmp_10_fu_1311_p4 = ap_const_lv2_3) else "0";
    lshr_ln7_fu_1032_p4 <= ap_sig_allocacmp_i_3(7 downto 3);
    mul_ln136_1_fu_1482_p1 <= conv7_i_cast_reg_1782(17 - 1 downto 0);
    mul_ln136_fu_1230_p1 <= conv7_i_cast_reg_1782(17 - 1 downto 0);
    or_ln136_1_fu_1686_p2 <= (and_ln136_5_fu_1674_p2 or and_ln136_3_reg_2012);
    or_ln136_2_fu_1663_p2 <= (and_ln136_4_reg_2018 or and_ln136_2_fu_1659_p2);
    or_ln136_3_fu_1635_p2 <= (xor_ln136_7_fu_1629_p2 or tmp_19_fu_1535_p3);
    or_ln136_4_fu_1741_p2 <= (and_ln136_9_reg_2043 or and_ln136_11_fu_1729_p2);
    or_ln136_5_fu_1718_p2 <= (and_ln136_8_fu_1714_p2 or and_ln136_10_reg_2049);
    or_ln136_fu_1383_p2 <= (xor_ln136_2_fu_1377_p2 or tmp_7_fu_1283_p3);
    select_ln136_1_fu_1369_p3 <= 
        and_ln136_1_fu_1363_p2 when (and_ln136_fu_1297_p2(0) = '1') else 
        icmp_ln136_1_fu_1337_p2;
    select_ln136_2_fu_1679_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln136_3_reg_2012(0) = '1') else 
        ap_const_lv24_800000;
    select_ln136_3_fu_1691_p3 <= 
        select_ln136_2_fu_1679_p3 when (or_ln136_1_fu_1686_p2(0) = '1') else 
        add_ln136_reg_1997;
    select_ln136_4_fu_1601_p3 <= 
        icmp_ln136_4_fu_1589_p2 when (and_ln136_6_fu_1549_p2(0) = '1') else 
        icmp_ln136_5_fu_1595_p2;
    select_ln136_5_fu_1621_p3 <= 
        and_ln136_7_fu_1615_p2 when (and_ln136_6_fu_1549_p2(0) = '1') else 
        icmp_ln136_4_fu_1589_p2;
    select_ln136_6_fu_1734_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln136_9_reg_2043(0) = '1') else 
        ap_const_lv24_800000;
    select_ln136_7_fu_1746_p3 <= 
        select_ln136_6_fu_1734_p3 when (or_ln136_4_fu_1741_p2(0) = '1') else 
        add_ln136_1_reg_2028;
    select_ln136_fu_1349_p3 <= 
        icmp_ln136_1_fu_1337_p2 when (and_ln136_fu_1297_p2(0) = '1') else 
        icmp_ln136_2_fu_1343_p2;
        sext_ln136_1_fu_1235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln136_fu_1230_p2),48));

        sext_ln136_3_fu_1487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln136_1_fu_1482_p2),48));

    tmp_104_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_104_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_104_ce0 <= tmp_104_ce0_local;

    tmp_104_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_104_ce0_local <= ap_const_logic_1;
        else 
            tmp_104_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_104_ce1 <= tmp_104_ce1_local;

    tmp_104_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_104_ce1_local <= ap_const_logic_1;
        else 
            tmp_104_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_1311_p4 <= mul_ln136_fu_1230_p2(40 downto 39);
    tmp_112_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_112_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_112_ce0 <= tmp_112_ce0_local;

    tmp_112_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_112_ce0_local <= ap_const_logic_1;
        else 
            tmp_112_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_112_ce1 <= tmp_112_ce1_local;

    tmp_112_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_112_ce1_local <= ap_const_logic_1;
        else 
            tmp_112_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_1327_p4 <= mul_ln136_fu_1230_p2(40 downto 38);
    tmp_120_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_120_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_120_ce0 <= tmp_120_ce0_local;

    tmp_120_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_120_ce0_local <= ap_const_logic_1;
        else 
            tmp_120_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_120_ce1 <= tmp_120_ce1_local;

    tmp_120_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_120_ce1_local <= ap_const_logic_1;
        else 
            tmp_120_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_12_fu_1070_p4 <= ap_sig_allocacmp_i_3(7 downto 4);
    tmp_13_fu_1080_p4 <= ((tmp_12_fu_1070_p4 & ap_const_lv1_1) & lshr_ln1);
    tmp_14_fu_1407_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_15_fu_1491_p3 <= sext_ln136_3_fu_1487_p1(47 downto 47);
    tmp_16_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_16_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_16_ce0 <= tmp_16_ce0_local;

    tmp_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_16_ce0_local <= ap_const_logic_1;
        else 
            tmp_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_16_ce1 <= tmp_16_ce1_local;

    tmp_16_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_16_ce1_local <= ap_const_logic_1;
        else 
            tmp_16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_17_fu_1509_p3 <= sext_ln136_3_fu_1487_p1(13 downto 13);
    tmp_18_fu_1517_p3 <= sext_ln136_3_fu_1487_p1(37 downto 37);
    tmp_19_fu_1535_p3 <= add_ln136_1_fu_1529_p2(23 downto 23);
    tmp_1_reg_1776 <= empty;
    tmp_20_fu_1555_p3 <= sext_ln136_3_fu_1487_p1(38 downto 38);
    tmp_21_fu_1563_p4 <= mul_ln136_1_fu_1482_p2(40 downto 39);
    tmp_22_fu_1579_p4 <= mul_ln136_1_fu_1482_p2(40 downto 38);
    tmp_24_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_24_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_24_ce0 <= tmp_24_ce0_local;

    tmp_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_24_ce0_local <= ap_const_logic_1;
        else 
            tmp_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_24_ce1 <= tmp_24_ce1_local;

    tmp_24_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_24_ce1_local <= ap_const_logic_1;
        else 
            tmp_24_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_1024_p3 <= ap_sig_allocacmp_i_3(8 downto 8);
    tmp_32_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_32_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_32_ce0 <= tmp_32_ce0_local;

    tmp_32_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_32_ce0_local <= ap_const_logic_1;
        else 
            tmp_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_32_ce1 <= tmp_32_ce1_local;

    tmp_32_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_32_ce1_local <= ap_const_logic_1;
        else 
            tmp_32_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_3_fu_1155_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_40_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_40_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_40_ce0 <= tmp_40_ce0_local;

    tmp_40_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_40_ce0_local <= ap_const_logic_1;
        else 
            tmp_40_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_40_ce1 <= tmp_40_ce1_local;

    tmp_40_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_40_ce1_local <= ap_const_logic_1;
        else 
            tmp_40_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_48_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_48_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_48_ce0 <= tmp_48_ce0_local;

    tmp_48_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_48_ce0_local <= ap_const_logic_1;
        else 
            tmp_48_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_48_ce1 <= tmp_48_ce1_local;

    tmp_48_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_48_ce1_local <= ap_const_logic_1;
        else 
            tmp_48_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_4_fu_1239_p3 <= sext_ln136_1_fu_1235_p1(47 downto 47);
    tmp_56_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_56_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_56_ce0 <= tmp_56_ce0_local;

    tmp_56_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_56_ce0_local <= ap_const_logic_1;
        else 
            tmp_56_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_56_ce1 <= tmp_56_ce1_local;

    tmp_56_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_56_ce1_local <= ap_const_logic_1;
        else 
            tmp_56_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_fu_1257_p3 <= sext_ln136_1_fu_1235_p1(13 downto 13);
    tmp_64_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_64_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_64_ce0 <= tmp_64_ce0_local;

    tmp_64_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_64_ce0_local <= ap_const_logic_1;
        else 
            tmp_64_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_64_ce1 <= tmp_64_ce1_local;

    tmp_64_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_64_ce1_local <= ap_const_logic_1;
        else 
            tmp_64_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_6_fu_1265_p3 <= sext_ln136_1_fu_1235_p1(37 downto 37);
    tmp_72_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_72_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_72_ce0 <= tmp_72_ce0_local;

    tmp_72_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_72_ce0_local <= ap_const_logic_1;
        else 
            tmp_72_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_72_ce1 <= tmp_72_ce1_local;

    tmp_72_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_72_ce1_local <= ap_const_logic_1;
        else 
            tmp_72_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_7_fu_1283_p3 <= add_ln136_fu_1277_p2(23 downto 23);
    tmp_80_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_80_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_80_ce0 <= tmp_80_ce0_local;

    tmp_80_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_80_ce0_local <= ap_const_logic_1;
        else 
            tmp_80_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_80_ce1 <= tmp_80_ce1_local;

    tmp_80_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_80_ce1_local <= ap_const_logic_1;
        else 
            tmp_80_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_88_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_88_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_88_ce0 <= tmp_88_ce0_local;

    tmp_88_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_88_ce0_local <= ap_const_logic_1;
        else 
            tmp_88_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_88_ce1 <= tmp_88_ce1_local;

    tmp_88_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_88_ce1_local <= ap_const_logic_1;
        else 
            tmp_88_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_8_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_8_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_8_ce0 <= tmp_8_ce0_local;

    tmp_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_8_ce0_local <= ap_const_logic_1;
        else 
            tmp_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_8_ce1 <= tmp_8_ce1_local;

    tmp_8_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_8_ce1_local <= ap_const_logic_1;
        else 
            tmp_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_96_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_96_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_96_ce0 <= tmp_96_ce0_local;

    tmp_96_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_96_ce0_local <= ap_const_logic_1;
        else 
            tmp_96_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_96_ce1 <= tmp_96_ce1_local;

    tmp_96_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_96_ce1_local <= ap_const_logic_1;
        else 
            tmp_96_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_9_fu_1303_p3 <= sext_ln136_1_fu_1235_p1(38 downto 38);
    tmp_address0 <= zext_ln136_3_fu_1090_p1(7 - 1 downto 0);
    tmp_address1 <= zext_ln136_2_fu_1050_p1(7 - 1 downto 0);
    tmp_ce0 <= tmp_ce0_local;

    tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_ce0_local <= ap_const_logic_1;
        else 
            tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_ce1 <= tmp_ce1_local;

    tmp_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp_ce1_local <= ap_const_logic_1;
        else 
            tmp_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_1042_p3 <= (lshr_ln7_fu_1032_p4 & lshr_ln1);
    trunc_ln136_1_fu_1499_p4 <= mul_ln136_1_fu_1482_p2(37 downto 14);
    trunc_ln6_fu_1247_p4 <= mul_ln136_fu_1230_p2(37 downto 14);
    xor_ln136_1_fu_1357_p2 <= (tmp_9_fu_1303_p3 xor ap_const_lv1_1);
    xor_ln136_2_fu_1377_p2 <= (select_ln136_fu_1349_p3 xor ap_const_lv1_1);
    xor_ln136_3_fu_1389_p2 <= (tmp_4_fu_1239_p3 xor ap_const_lv1_1);
    xor_ln136_4_fu_1668_p2 <= (or_ln136_2_fu_1663_p2 xor ap_const_lv1_1);
    xor_ln136_5_fu_1543_p2 <= (tmp_19_fu_1535_p3 xor ap_const_lv1_1);
    xor_ln136_6_fu_1609_p2 <= (tmp_20_fu_1555_p3 xor ap_const_lv1_1);
    xor_ln136_7_fu_1629_p2 <= (select_ln136_4_fu_1601_p3 xor ap_const_lv1_1);
    xor_ln136_8_fu_1641_p2 <= (tmp_15_fu_1491_p3 xor ap_const_lv1_1);
    xor_ln136_9_fu_1723_p2 <= (or_ln136_5_fu_1718_p2 xor ap_const_lv1_1);
    xor_ln136_fu_1291_p2 <= (tmp_7_fu_1283_p3 xor ap_const_lv1_1);
    zext_ln136_1_fu_1525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1509_p3),24));
    zext_ln136_2_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1042_p3),64));
    zext_ln136_3_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_fu_1080_p4),64));
    zext_ln136_fu_1273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1257_p3),24));
end behav;
