$date
	Wed Apr 29 10:02:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count4_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$scope module count_1 $end
$var wire 1 " clk $end
$var wire 4 & data [3:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b1000 &
0%
0$
b1000 #
0"
bx !
$end
#1
b0 !
b0 '
1"
#2
0"
#3
b1 !
b1 '
1"
#4
0"
#5
b10 !
b10 '
1"
#6
0"
#7
b11 !
b11 '
1"
#8
0"
#9
b100 !
b100 '
1"
#10
0"
#11
b101 !
b101 '
1"
#12
0"
#13
b110 !
b110 '
1"
#14
0"
#15
b111 !
b111 '
1"
#16
0"
#17
b0 !
b0 '
1"
1%
#18
0"
#19
b1 !
b1 '
1"
0%
#20
0"
1$
#21
b1000 !
b1000 '
1"
#22
0"
0$
#23
b1001 !
b1001 '
1"
#24
0"
#25
b1010 !
b1010 '
1"
#26
0"
#27
b1011 !
b1011 '
1"
#28
0"
#29
b1100 !
b1100 '
1"
#30
0"
#31
b1101 !
b1101 '
1"
#32
0"
#33
b1110 !
b1110 '
1"
#34
0"
#35
b1111 !
b1111 '
1"
#36
0"
1%
#37
b0 !
b0 '
1"
#38
0"
0%
#39
b1 !
b1 '
1"
#40
0"
#41
b10 !
b10 '
1"
#42
0"
1$
#43
b1000 !
b1000 '
1"
#44
0"
0$
#45
b1001 !
b1001 '
1"
#46
0"
#47
b1010 !
b1010 '
1"
#48
0"
#49
b1011 !
b1011 '
1"
#50
0"
#51
b1100 !
b1100 '
1"
#52
0"
#53
b1101 !
b1101 '
1"
#54
0"
#55
b0 !
b0 '
1"
1%
#56
0"
#57
b1 !
b1 '
1"
0%
#58
0"
#59
b10 !
b10 '
1"
#60
0"
#61
b11 !
b11 '
1"
#62
0"
#63
b100 !
b100 '
1"
#64
0"
1$
#65
b1000 !
b1000 '
1"
#66
0"
0$
#67
b1001 !
b1001 '
1"
#68
0"
#69
b1010 !
b1010 '
1"
#70
0"
#71
b1011 !
b1011 '
1"
#72
0"
#73
b1100 !
b1100 '
1"
#74
0"
1%
#75
b0 !
b0 '
1"
#76
0"
0%
#77
b1 !
b1 '
1"
#78
0"
#79
b10 !
b10 '
1"
#80
0"
