// Seed: 2335421328
module module_0 (
    input wire id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    id_5
);
  tri1 id_6, id_7;
  assign id_2 = (id_5);
  assign id_5 = -1;
  parameter id_8 = id_7;
  assign module_1.id_15 = 0;
  wire id_9;
  initial id_2 <= 1;
endmodule
module static module_1 (
    input tri id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input logic id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output logic id_13,
    output wor id_14,
    input tri id_15,
    input wire id_16,
    output supply1 id_17
);
  parameter id_19 = 1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_13,
      id_4
  );
  parameter id_20 = 1;
  always_latch begin : LABEL_0
    id_13 <= id_5;
  end
  wire id_21;
endmodule
