--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_sync_generator tri_level_sync_generator.ncd -o
tri_level_sync_generator.twr tri_level_sync_generator.pcf


Design file:              tri_level_sync_generator.ncd
Physical constraint file: tri_level_sync_generator.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_f1485 = PERIOD TIMEGRP "f1485"  6.667 nS   HIGH 50.000000 % ;

 10 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.912ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_f1484 = PERIOD TIMEGRP "f1484"  6.667 nS   HIGH 50.000000 % ;

 1745 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.958ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    6.824|         |    4.300|    4.633|
f1485          |    6.707|         |    4.183|    4.516|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    6.918|         |    4.394|    4.727|
f1485          |    6.801|         |    4.277|    4.610|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1755 paths, 0 nets, and 799 connections

Design statistics:
   Minimum period:   5.958ns (Maximum frequency: 167.842MHz)


Analysis completed Wed May 25 15:43:07 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 55 MB
