

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:41:59 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_42 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      128|  1.280e+03|         -|      129|     -|        no|  4 (~0%)|  548 (21%)|  11027 (2%)|  31849 (11%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_77_9    |     -|  0.25|        8|     80.000|         -|        8|     -|        no|        -|   168 (6%)|  1374 (~0%)|    9634 (3%)|    -|
    |  o VITIS_LOOP_77_9                 |     -|  7.30|        6|     60.000|         3|        1|     5|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_120_17  |     -|  2.09|        6|     60.000|         -|        6|     -|        no|        -|    8 (~0%)|    76 (~0%)|    499 (~0%)|    -|
    |  o VITIS_LOOP_120_17               |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_99_13   |     -|  1.60|       11|    110.000|         -|       11|     -|        no|        -|    28 (1%)|   459 (~0%)|   1182 (~0%)|    -|
    |  o VITIS_LOOP_99_13                |     -|  7.30|        9|     90.000|         1|        1|     9|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_130_19  |     -|  0.41|        8|     80.000|         -|        8|     -|        no|        -|   24 (~0%)|   465 (~0%)|   1436 (~0%)|    -|
    |  o VITIS_LOOP_130_19               |     -|  7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_151_23  |     -|  0.41|        8|     80.000|         -|        8|     -|        no|        -|   24 (~0%)|   526 (~0%)|   1507 (~0%)|    -|
    |  o VITIS_LOOP_151_23               |     -|  7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 548 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | arr          | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln50_7   | mul | auto   | 0       |
|   arr_65_fu_1244_p2                | -   |        | arr_65       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln50_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln50_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365        | 4   |        | mul_ln50_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366        | 4   |        | mul_ln50_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367        | 4   |        | mul_ln50_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368        | 4   |        | mul_ln50_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U369        | 4   |        | mul_ln50_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U370        | 4   |        | mul_ln50_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U371        | 4   |        | mul_ln50_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U372        | 4   |        | mul_ln50_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U373        | 4   |        | mul_ln50_18  | mul | auto   | 0       |
|   add_ln50_4_fu_1287_p2            | -   |        | add_ln50_4   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U374        | 4   |        | mul_ln50_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U375        | 4   |        | mul_ln50_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U376        | 4   |        | mul_ln50_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U377        | 4   |        | mul_ln50_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U378        | 4   |        | mul_ln50_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U379        | 4   |        | mul_ln50_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U380        | 4   |        | mul_ln50_25  | mul | auto   | 0       |
|   add_ln50_10_fu_1332_p2           | -   |        | add_ln50_10  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U381        | 4   |        | mul_ln50_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln50_27  | mul | auto   | 0       |
|   add_ln50_15_fu_1363_p2           | -   |        | add_ln50_15  | add | fabric | 0       |
|   grp_fu_970_p2                    | -   |        | add_ln50_18  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln179    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln179_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln179_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln179_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln179_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln179_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln179_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln179_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U369        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U370        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U371        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U372        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U373        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U374        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U375        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U376        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U377        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U378        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U379        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U380        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U381        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U382        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_fu_1987_p2             | -   |        | add_ln186    | add | fabric | 0       |
|   add_ln186_1_fu_1993_p2           | -   |        | add_ln186_1  | add | fabric | 0       |
|   add_ln186_2_fu_2007_p2           | -   |        | add_ln186_2  | add | fabric | 0       |
|   add_ln186_3_fu_2013_p2           | -   |        | add_ln186_3  | add | fabric | 0       |
|   add_ln186_4_fu_2019_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_5_fu_2033_p2           | -   |        | add_ln186_5  | add | fabric | 0       |
|   add_ln186_8_fu_2039_p2           | -   |        | add_ln186_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U383        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U384        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U385        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U386        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U387        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U388        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_5_fu_2087_p2           | -   |        | add_ln187_5  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U389        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U390        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U391        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U392        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   add_ln188_fu_2099_p2             | -   |        | add_ln188    | add | fabric | 0       |
|   add_ln188_1_fu_2105_p2           | -   |        | add_ln188_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   add_ln189_fu_1658_p2             | -   |        | add_ln189    | add | fabric | 0       |
|   arr_74_fu_2139_p2                | -   |        | arr_74       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_1668_p2             | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_1674_p2           | -   |        | add_ln190_1  | add | fabric | 0       |
|   grp_fu_982_p2                    | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_1566_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_1580_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_8_fu_1586_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   grp_fu_970_p2                    | -   |        | add_ln190_10 | add | fabric | 0       |
|   add_ln190_11_fu_1592_p2          | -   |        | add_ln190_11 | add | fabric | 0       |
|   add_ln190_13_fu_1465_p2          | -   |        | add_ln190_13 | add | fabric | 0       |
|   add_ln190_14_fu_1471_p2          | -   |        | add_ln190_14 | add | fabric | 0       |
|   add_ln190_15_fu_1485_p2          | -   |        | add_ln190_15 | add | fabric | 0       |
|   add_ln190_17_fu_1491_p2          | -   |        | add_ln190_17 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U369        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U370        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_1710_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   grp_fu_988_p2                    | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_1724_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_1730_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_1736_p2           | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_1750_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_7_fu_1756_p2           | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_8_fu_1762_p2           | -   |        | add_ln191_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U393        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U394        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U395        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U396        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U397        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U398        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U399        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U400        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U401        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U402        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U403        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U404        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U405        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U406        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U407        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U408        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U409        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U410        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U411        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U412        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U413        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U414        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U371        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U372        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U373        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U374        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U375        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U376        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   arr_77_fu_2194_p2                | -   |        | arr_77       | add | fabric | 0       |
|   add_ln200_fu_2213_p2             | -   |        | add_ln200    | add | fabric | 0       |
|   add_ln200_1_fu_2219_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U377        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U378        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U379        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U380        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U381        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U382        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U383        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U384        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U385        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_2_fu_1844_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   add_ln200_3_fu_1854_p2           | -   |        | add_ln200_3  | add | fabric | 0       |
|   add_ln200_4_fu_1860_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_1870_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_41_fu_2262_p2          | -   |        | add_ln200_41 | add | fabric | 0       |
|   add_ln200_6_fu_2266_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_1876_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_8_fu_1886_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_12_fu_2299_p2          | -   |        | add_ln200_12 | add | fabric | 0       |
|   add_ln200_35_fu_2313_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_2319_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U415        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U416        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U417        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U418        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U419        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U420        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U421        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_13_fu_2409_p2          | -   |        | add_ln200_13 | add | fabric | 0       |
|   add_ln200_14_fu_2419_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_15_fu_2429_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_2435_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_2445_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_2455_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_2465_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_19_fu_3148_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U422        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U423        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U424        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U425        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U426        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_21_fu_2511_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_2521_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_23_fu_2531_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3187_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_42_fu_3197_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_26_fu_3202_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_40_fu_3216_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_25_fu_3221_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U427        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U428        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U429        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_27_fu_2557_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_28_fu_3257_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_30_fu_3267_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_29_fu_3537_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U430        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_36_fu_3573_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_31_fu_3583_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_fu_2567_p2             | -   |        | add_ln185    | add | fabric | 0       |
|   add_ln185_1_fu_2573_p2           | -   |        | add_ln185_1  | add | fabric | 0       |
|   add_ln185_2_fu_2587_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   grp_fu_988_p2                    | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_6_fu_2607_p2           | -   |        | add_ln185_6  | add | fabric | 0       |
|   add_ln185_8_fu_2613_p2           | -   |        | add_ln185_8  | add | fabric | 0       |
|   add_ln185_9_fu_2619_p2           | -   |        | add_ln185_9  | add | fabric | 0       |
|   add_ln200_37_fu_3625_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln184_fu_2625_p2             | -   |        | add_ln184    | add | fabric | 0       |
|   grp_fu_982_p2                    | -   |        | add_ln184_1  | add | fabric | 0       |
|   add_ln184_2_fu_2639_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   add_ln184_3_fu_2645_p2           | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_6_fu_2671_p2           | -   |        | add_ln184_6  | add | fabric | 0       |
|   add_ln184_8_fu_2677_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_2683_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln200_38_fu_3673_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_34_fu_3760_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_3788_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_3797_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_fu_1892_p2             | -   |        | add_ln197    | add | fabric | 0       |
|   out1_w_1_fu_3818_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln195_fu_2809_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_2815_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln203_1_fu_2855_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_2867_p2           | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_2889_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln204_1_fu_3288_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_3300_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln205_1_fu_3347_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_3359_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_2_fu_2969_p2           | -   |        | add_ln192_2  | add | fabric | 0       |
|   add_ln192_3_fu_2975_p2           | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_4_fu_2989_p2           | -   |        | add_ln192_4  | add | fabric | 0       |
|   add_ln192_6_fu_2999_p2           | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln206_1_fu_3407_p2           | -   |        | add_ln206_1  | add | fabric | 0       |
|   add_ln206_2_fu_3419_p2           | -   |        | add_ln206_2  | add | fabric | 0       |
|   out1_w_7_fu_3455_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_3463_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_1930_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln208_12_fu_3828_p2          | -   |        | add_ln208_12 | add | fabric | 0       |
|   out1_w_8_fu_3838_p2              | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln209_fu_3851_p2             | -   |        | add_ln209    | add | fabric | 0       |
|   add_ln209_1_fu_3032_p2           | -   |        | add_ln209_1  | add | fabric | 0       |
|   out1_w_9_fu_3872_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_3085_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_3091_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_3097_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_3699_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_3710_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_3722_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_3879_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_77_9   | 168 |        |              |     |        |         |
|    empty_fu_867_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln90     | mul | auto   | 0       |
|    arr_38_fu_933_p2                | -   |        | arr_38       | add | fabric | 0       |
|    sub_ln35_9_fu_1139_p2           | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    sub_ln35_10_fu_1154_p2          | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    sub_ln35_11_fu_1173_p2          | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    sub_ln35_12_fu_1188_p2          | -   |        | sub_ln35_12  | sub | fabric | 0       |
|    sub_ln35_13_fu_1203_p2          | -   |        | sub_ln35_13  | sub | fabric | 0       |
|    sub_ln35_14_fu_1218_p2          | -   |        | sub_ln35_14  | sub | fabric | 0       |
|    sub_ln35_15_fu_1233_p2          | -   |        | sub_ln35_15  | sub | fabric | 0       |
|    sub_ln35_16_fu_1242_p2          | -   |        | sub_ln35_16  | sub | fabric | 0       |
|    sub_ln35_fu_1257_p2             | -   |        | sub_ln35     | sub | fabric | 0       |
|    sub_ln35_1_fu_1921_p2           | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    sub_ln35_2_fu_1960_p2           | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38        | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U39        | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|    sub_ln35_17_fu_1010_p2          | -   |        | sub_ln35_17  | sub | fabric | 0       |
|    sub_ln35_18_fu_1276_p2          | -   |        | sub_ln35_18  | sub | fabric | 0       |
|    sub_ln35_27_fu_1294_p2          | -   |        | sub_ln35_27  | sub | fabric | 0       |
|    sub_ln35_28_fu_1309_p2          | -   |        | sub_ln35_28  | sub | fabric | 0       |
|    sub_ln35_19_fu_1324_p2          | -   |        | sub_ln35_19  | sub | fabric | 0       |
|    sub_ln35_20_fu_1339_p2          | -   |        | sub_ln35_20  | sub | fabric | 0       |
|    sub_ln35_21_fu_1356_p2          | -   |        | sub_ln35_21  | sub | fabric | 0       |
|    sub_ln35_22_fu_1371_p2          | -   |        | sub_ln35_22  | sub | fabric | 0       |
|    sub_ln35_3_fu_1386_p2           | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    sub_ln35_4_fu_1401_p2           | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    sub_ln35_5_fu_2473_p2           | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    empty_38_fu_1022_p2             | -   |        | empty_38     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40        | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U41        | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U42        | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|    add_ln90_2_fu_2593_p2           | -   |        | add_ln90_2   | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43        | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U44        | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U45        | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|    add_ln90_5_fu_2660_p2           | -   |        | add_ln90_5   | add | fabric | 0       |
|    sub_ln35_29_fu_1077_p2          | -   |        | sub_ln35_29  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U46        | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47        | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U48        | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|    add_ln90_8_fu_2760_p2           | -   |        | add_ln90_8   | add | fabric | 0       |
|    sub_ln35_30_fu_1425_p2          | -   |        | sub_ln35_30  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U49        | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U50        | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U51        | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|    add_ln90_11_fu_2855_p2          | -   |        | add_ln90_11  | add | fabric | 0       |
|    sub_ln35_31_fu_1443_p2          | -   |        | sub_ln35_31  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U52        | 4   |        | mul_ln90_15  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U53        | 4   |        | mul_ln90_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U54        | 4   |        | mul_ln90_17  | mul | auto   | 0       |
|    add_ln90_14_fu_2949_p2          | -   |        | add_ln90_14  | add | fabric | 0       |
|    sub_ln35_32_fu_1458_p2          | -   |        | sub_ln35_32  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U55        | 4   |        | mul_ln90_18  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U56        | 4   |        | mul_ln90_19  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U57        | 4   |        | mul_ln90_20  | mul | auto   | 0       |
|    add_ln90_17_fu_3042_p2          | -   |        | add_ln90_17  | add | fabric | 0       |
|    sub_ln35_23_fu_1473_p2          | -   |        | sub_ln35_23  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U58        | 4   |        | mul_ln90_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U59        | 4   |        | mul_ln90_22  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U60        | 4   |        | mul_ln90_23  | mul | auto   | 0       |
|    add_ln90_20_fu_3134_p2          | -   |        | add_ln90_20  | add | fabric | 0       |
|    sub_ln35_24_fu_1482_p2          | -   |        | sub_ln35_24  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U61        | 4   |        | mul_ln90_24  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U62        | 4   |        | mul_ln90_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U63        | 4   |        | mul_ln90_26  | mul | auto   | 0       |
|    add_ln90_23_fu_3225_p2          | -   |        | add_ln90_23  | add | fabric | 0       |
|    sub_ln35_25_fu_1497_p2          | -   |        | sub_ln35_25  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U64        | 4   |        | mul_ln90_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U65        | 4   |        | mul_ln90_28  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66        | 4   |        | mul_ln90_29  | mul | auto   | 0       |
|    add_ln90_26_fu_3315_p2          | -   |        | add_ln90_26  | add | fabric | 0       |
|    sub_ln35_26_fu_1512_p2          | -   |        | sub_ln35_26  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U67        | 4   |        | mul_ln90_30  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U68        | 4   |        | mul_ln90_31  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U69        | 4   |        | mul_ln90_32  | mul | auto   | 0       |
|    add_ln90_29_fu_3404_p2          | -   |        | add_ln90_29  | add | fabric | 0       |
|    sub_ln35_6_fu_1527_p2           | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U70        | 4   |        | mul_ln90_33  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U71        | 4   |        | mul_ln90_34  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U72        | 4   |        | mul_ln90_35  | mul | auto   | 0       |
|    add_ln90_32_fu_3479_p2          | -   |        | add_ln90_32  | add | fabric | 0       |
|    sub_ln35_7_fu_1536_p2           | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U73        | 4   |        | mul_ln90_36  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U74        | 4   |        | mul_ln90_37  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U75        | 4   |        | mul_ln90_38  | mul | auto   | 0       |
|    add_ln90_35_fu_3540_p2          | -   |        | add_ln90_35  | add | fabric | 0       |
|    tmp_37_fu_3566_p17              | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76        | 4   |        | mul_ln90_39  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U77        | 4   |        | mul_ln90_40  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U78        | 4   |        | mul_ln90_41  | mul | auto   | 0       |
|    add_ln90_38_fu_3596_p2          | -   |        | add_ln90_38  | add | fabric | 0       |
|    add_ln77_fu_1113_p2             | -   |        | add_ln77     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_120_17 | 8   |        |              |     |        |         |
|    add_ln126_fu_342_p2             | -   |        | add_ln126    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U228       | 4   |        | mul_ln126    | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U229       | 4   |        | mul_ln126_1  | mul | auto   | 0       |
|    add_ln120_fu_397_p2             | -   |        | add_ln120    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_99_13  | 28  |        |              |     |        |         |
|    add_ln106_fu_465_p2             | -   |        | add_ln106    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U174       | 4   |        | mul_ln113    | mul | auto   | 0       |
|    arr_7_fu_555_p2                 | -   |        | arr_7        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U175       | 4   |        | mul_ln113_1  | mul | auto   | 0       |
|    arr_8_fu_581_p2                 | -   |        | arr_8        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U176       | 4   |        | mul_ln113_2  | mul | auto   | 0       |
|    arr_9_fu_607_p2                 | -   |        | arr_9        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U177       | 4   |        | mul_ln113_3  | mul | auto   | 0       |
|    arr_10_fu_633_p2                | -   |        | arr_10       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U178       | 4   |        | mul_ln113_4  | mul | auto   | 0       |
|    arr_11_fu_659_p2                | -   |        | arr_11       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U179       | 4   |        | mul_ln113_5  | mul | auto   | 0       |
|    arr_12_fu_685_p2                | -   |        | arr_12       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U180       | 4   |        | mul_ln113_6  | mul | auto   | 0       |
|    arr_13_fu_711_p2                | -   |        | arr_13       | add | fabric | 0       |
|    add_ln99_fu_717_p2              | -   |        | add_ln99     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_130_19 | 24  |        |              |     |        |         |
|    empty_fu_360_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U252       | 4   |        | mul_ln143    | mul | auto   | 0       |
|    arr_58_fu_495_p2                | -   |        | arr_58       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U253       | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|    arr_59_fu_524_p2                | -   |        | arr_59       | add | fabric | 0       |
|    sub_ln35_27_fu_410_p2           | -   |        | sub_ln35_27  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U254       | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|    arr_60_fu_586_p2                | -   |        | arr_60       | add | fabric | 0       |
|    sub_ln35_9_fu_426_p2            | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U255       | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|    arr_61_fu_647_p2                | -   |        | arr_61       | add | fabric | 0       |
|    sub_ln35_10_fu_656_p2           | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U256       | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|    arr_62_fu_713_p2                | -   |        | arr_62       | add | fabric | 0       |
|    tmp_47_fu_728_p17               | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U257       | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|    arr_63_fu_765_p2                | -   |        | arr_63       | add | fabric | 0       |
|    add_ln130_fu_444_p2             | -   |        | add_ln130    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_151_23 | 24  |        |              |     |        |         |
|    add_ln158_fu_435_p2             | -   |        | add_ln158    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U289       | 4   |        | mul_ln165    | mul | auto   | 0       |
|    add_ln165_fu_511_p2             | -   |        | add_ln165    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U290       | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|    add_ln165_1_fu_554_p2           | -   |        | add_ln165_1  | add | fabric | 0       |
|    add_ln35_fu_568_p2              | -   |        | add_ln35     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U291       | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|    add_ln165_2_fu_621_p2           | -   |        | add_ln165_2  | add | fabric | 0       |
|    sub_ln35_12_fu_631_p2           | -   |        | sub_ln35_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U292       | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|    add_ln165_3_fu_798_p2           | -   |        | add_ln165_3  | add | fabric | 0       |
|    sub_ln35_13_fu_669_p2           | -   |        | sub_ln35_13  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U293       | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|    add_ln165_4_fu_821_p2           | -   |        | add_ln165_4  | add | fabric | 0       |
|    tmp_43_fu_713_p17               | -   |        | sub_ln35_14  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U294       | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|    add_ln165_5_fu_844_p2           | -   |        | add_ln165_5  | add | fabric | 0       |
|    add_ln151_fu_741_p2             | -   |        | add_ln151    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


