INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
