Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:51:19 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w1_g1_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35tfgg484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 10801 |     0 |     20800 | 51.93 |
|   LUT as Logic             | 10673 |     0 |     20800 | 51.31 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  2663 |     0 |     41600 |  6.40 |
|   Register as Flip Flop    |  2663 |     0 |     41600 |  6.40 |
|   Register as Latch        |     0 |     0 |     41600 |  0.00 |
| F7 Muxes                   |     0 |     0 |     16300 |  0.00 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 557   |          Yes |           - |          Set |
| 1978  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  2977 |     0 |      8150 | 36.53 |
|   SLICEL                                  |  1976 |     0 |           |       |
|   SLICEM                                  |  1001 |     0 |           |       |
| LUT as Logic                              | 10673 |     0 |     20800 | 51.31 |
|   using O5 output only                    |     3 |       |           |       |
|   using O6 output only                    |  9079 |       |           |       |
|   using O5 and O6                         |  1591 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2053 |     0 |     20800 |  9.87 |
|   fully used LUT-FF pairs                 |   455 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  1584 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  1553 |       |           |       |
| Unique Control Sets                       |   126 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |        50 |  2.00 |
|   RAMB36/FIFO*    |    0 |     0 |        50 |  0.00 |
|   RAMB18          |    2 |     0 |       100 |  2.00 |
|     RAMB18E1 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4883 |                 LUT |
| LUT5     | 2623 |                 LUT |
| FDCE     | 1978 |        Flop & Latch |
| LUT2     | 1890 |                 LUT |
| LUT3     | 1520 |                 LUT |
| LUT4     | 1326 |                 LUT |
| FDPE     |  557 |        Flop & Latch |
| CARRY4   |  240 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   22 |                 LUT |
| RAMB18E1 |    2 |        Block Memory |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 17:51:33 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w1_g1_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/I_BUF/curr_queue_reg[11][VAL]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[18][DATA][0]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ACLK rise@15.000ns - ACLK rise@0.000ns)
  Data Path Delay:        14.811ns  (logic 3.433ns (23.178%)  route 11.378ns (76.822%))
  Logic Levels:           24  (LUT2=1 LUT3=5 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 18.708 - 15.000 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    J20                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.595    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.676 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=2795, routed)        1.366     4.042    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[11][VAL]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.379     4.421 f  CORE/PRE_PROC/I_BUF/curr_queue_reg[11][VAL]/Q
                         net (fo=8, routed)           0.728     5.149    CORE/PRE_PROC/I_BUF/curr_queue_reg[11][VAL_n_0_]
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.105     5.254 f  CORE/PRE_PROC/I_BUF/curr_queue[3][VAL]_i_3/O
                         net (fo=101, routed)         0.551     5.806    CORE/PRE_PROC/I_BUF/p_14_in[19]
    SLICE_X35Y15         LUT6 (Prop_lut6_I5_O)        0.105     5.911 r  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_28/O
                         net (fo=9, routed)           0.484     6.395    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_28_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.105     6.500 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_27/O
                         net (fo=1, routed)           0.231     6.731    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_27_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.105     6.836 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_23/O
                         net (fo=3, routed)           0.344     7.180    CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_23_n_0
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.105     7.285 f  CORE/PRE_PROC/I_BUF/curr_queue[6][VAL]_i_19/O
                         net (fo=81, routed)          0.685     7.970    CORE/PRE_PROC/I_BUF/p_6_in
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.125     8.095 r  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_26/O
                         net (fo=9, routed)           0.545     8.640    CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_26_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I2_O)        0.264     8.904 f  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_22/O
                         net (fo=1, routed)           0.122     9.026    CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_22_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.105     9.131 f  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_18/O
                         net (fo=2, routed)           0.268     9.399    CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_18_n_0
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.504 f  CORE/PRE_PROC/I_BUF/curr_queue[7][VAL]_i_15/O
                         net (fo=85, routed)          0.655    10.159    CORE/PRE_PROC/I_BUF/p_10_in[15]
    SLICE_X36Y17         LUT3 (Prop_lut3_I0_O)        0.108    10.267 r  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_20/O
                         net (fo=10, routed)          0.357    10.624    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_20_n_0
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.267    10.891 r  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_16/O
                         net (fo=10, routed)          0.390    11.281    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_16_n_0
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.105    11.386 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_14/O
                         net (fo=2, routed)           0.367    11.753    CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_14_n_0
    SLICE_X38Y17         LUT4 (Prop_lut4_I0_O)        0.105    11.858 f  CORE/PRE_PROC/I_BUF/curr_queue[12][VAL]_i_11/O
                         net (fo=59, routed)          0.701    12.559    CORE/PRE_PROC/I_BUF/p_8_in[13]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.105    12.664 r  CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_14/O
                         net (fo=9, routed)           0.337    13.001    CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_14_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.105    13.106 r  CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_11/O
                         net (fo=1, routed)           0.409    13.515    CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_11_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I0_O)        0.105    13.620 r  CORE/PRE_PROC/I_BUF/curr_queue[14][VAL]_i_8/O
                         net (fo=65, routed)          0.785    14.404    CORE/PRE_PROC/I_BUF/p_0_in157_in
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.105    14.509 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_32/O
                         net (fo=1, routed)           0.116    14.625    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_32_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.105    14.730 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_21/O
                         net (fo=1, routed)           0.205    14.935    CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_21_n_0
    SLICE_X45Y20         LUT4 (Prop_lut4_I0_O)        0.105    15.040 r  CORE/PRE_PROC/I_BUF/curr_queue[15][VAL]_i_14/O
                         net (fo=37, routed)          0.935    15.975    CORE/PRE_PROC/I_BUF/p_0_in20_in
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.105    16.080 r  CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_5/O
                         net (fo=1, routed)           0.313    16.394    CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_5_n_0
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.105    16.499 r  CORE/PRE_PROC/I_BUF/curr_queue[20][VAL]_i_4/O
                         net (fo=28, routed)          0.745    17.244    CORE/PRE_PROC/I_BUF/p_0_in269_in
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.105    17.349 r  CORE/PRE_PROC/I_BUF/curr_queue[18][VAL]_i_2/O
                         net (fo=19, routed)          0.588    17.937    CORE/PRE_PROC/I_BUF/p_0_in[5]
    SLICE_X47Y21         LUT2 (Prop_lut2_I0_O)        0.125    18.062 r  CORE/PRE_PROC/I_BUF/curr_queue[18][DATA][0]_i_3/O
                         net (fo=1, routed)           0.516    18.578    CORE/PRE_PROC/I_BUF/curr_queue[18][DATA][0]_i_3_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I4_O)        0.275    18.853 r  CORE/PRE_PROC/I_BUF/curr_queue[18][DATA][0]_i_1/O
                         net (fo=1, routed)           0.000    18.853    CORE/PRE_PROC/I_BUF/curr_queue[18][DATA][0]_i_1_n_0
    SLICE_X49Y19         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[18][DATA][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      15.000    15.000 r  
    J20                                               0.000    15.000 r  ACLK (IN)
                         net (fo=0)                   0.000    15.000    ACLK
    J20                  IBUF (Prop_ibuf_I_O)         0.771    15.771 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    17.376    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.453 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=2795, routed)        1.256    18.708    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X49Y19         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[18][DATA][0]/C
                         clock pessimism              0.291    18.999    
                         clock uncertainty           -0.035    18.964    
    SLICE_X49Y19         FDCE (Setup_fdce_C_D)        0.033    18.997    CORE/PRE_PROC/I_BUF/curr_queue_reg[18][DATA][0]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                         -18.853    
  -------------------------------------------------------------------
                         slack                                  0.143    




