

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sun May 16 13:58:31 EDT 2021

#=== Post-Implementation Resource usage ===
SLICE:           60
LUT:             99
FF:             169
DSP:              6
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.279
CP achieved post-implementation:    6.055
Timing met
