-- generated by newgenasym Wed May 06 11:27:18 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity gdt_2026 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end gdt_2026;
