<stg><name>receiver_Pipeline_VITIS_LOOP_265_20</name>


<trans_list>

<trans id="605" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:2 %sext_ln269_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln269_2

]]></Node>
<StgValue><ssdm name="sext_ln269_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:3 %sext_ln269_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln269

]]></Node>
<StgValue><ssdm name="sext_ln269_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:4 %sext_ln269_2_cast = sext i24 %sext_ln269_2_read

]]></Node>
<StgValue><ssdm name="sext_ln269_2_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:5 %sext_ln269_cast = sext i24 %sext_ln269_read

]]></Node>
<StgValue><ssdm name="sext_ln269_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i13 188, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body775.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body775.0.split:1 %i_4 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:5 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_4, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:6 %zext_ln264 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:7 %matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="matched_I_12_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:8 %matched_I_12_load = load i8 %matched_I_12_addr

]]></Node>
<StgValue><ssdm name="matched_I_12_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:10 %matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:11 %matched_Q_12_load = load i8 %matched_Q_12_addr

]]></Node>
<StgValue><ssdm name="matched_Q_12_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:25 %add_ln265 = add i8 %lshr_ln, i8 2

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:26 %zext_ln265 = zext i8 %add_ln265

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:29 %matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:30 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:32 %matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:33 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:8 %matched_I_12_load = load i8 %matched_I_12_addr

]]></Node>
<StgValue><ssdm name="matched_I_12_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:11 %matched_Q_12_load = load i8 %matched_Q_12_addr

]]></Node>
<StgValue><ssdm name="matched_Q_12_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:30 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:33 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:47 %add_ln265_1 = add i8 %lshr_ln, i8 4

]]></Node>
<StgValue><ssdm name="add_ln265_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:48 %zext_ln265_1 = zext i8 %add_ln265_1

]]></Node>
<StgValue><ssdm name="zext_ln265_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:51 %matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_1

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:52 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:54 %matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:55 %matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:69 %add_ln265_2 = add i8 %lshr_ln, i8 6

]]></Node>
<StgValue><ssdm name="add_ln265_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:70 %zext_ln265_2 = zext i8 %add_ln265_2

]]></Node>
<StgValue><ssdm name="zext_ln265_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:73 %matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_2

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:74 %matched_I_12_load_3 = load i8 %matched_I_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_I_12_load_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:76 %matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:77 %matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:9 %sext_ln269_1 = sext i18 %matched_I_12_load

]]></Node>
<StgValue><ssdm name="sext_ln269_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:12 %sext_ln269_3 = sext i18 %matched_Q_12_load

]]></Node>
<StgValue><ssdm name="sext_ln269_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:13 %mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="mul_ln269"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:20 %mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3

]]></Node>
<StgValue><ssdm name="mul_ln270_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:31 %sext_ln269_4 = sext i18 %matched_I_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln269_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:34 %sext_ln269_5 = sext i18 %matched_Q_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln269_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:35 %mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4

]]></Node>
<StgValue><ssdm name="mul_ln269_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:42 %mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5

]]></Node>
<StgValue><ssdm name="mul_ln270_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:52 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:55 %matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:74 %matched_I_12_load_3 = load i8 %matched_I_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_I_12_load_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:77 %matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:91 %add_ln265_3 = add i8 %lshr_ln, i8 8

]]></Node>
<StgValue><ssdm name="add_ln265_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:92 %zext_ln265_3 = zext i8 %add_ln265_3

]]></Node>
<StgValue><ssdm name="zext_ln265_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:95 %matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_3

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:96 %matched_I_12_load_4 = load i8 %matched_I_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_I_12_load_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:98 %matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_3

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:99 %matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:113 %add_ln265_4 = add i8 %lshr_ln, i8 10

]]></Node>
<StgValue><ssdm name="add_ln265_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:114 %zext_ln265_4 = zext i8 %add_ln265_4

]]></Node>
<StgValue><ssdm name="zext_ln265_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:117 %matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_4

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:118 %matched_I_12_load_5 = load i8 %matched_I_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_I_12_load_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:120 %matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_4

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:121 %matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:13 %mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="mul_ln269"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:14 %mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3

]]></Node>
<StgValue><ssdm name="mul_ln269_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:19 %mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:20 %mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3

]]></Node>
<StgValue><ssdm name="mul_ln270_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:35 %mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4

]]></Node>
<StgValue><ssdm name="mul_ln269_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:36 %mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5

]]></Node>
<StgValue><ssdm name="mul_ln269_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:41 %mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4

]]></Node>
<StgValue><ssdm name="mul_ln270_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:42 %mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5

]]></Node>
<StgValue><ssdm name="mul_ln270_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:53 %sext_ln269_6 = sext i18 %matched_I_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln269_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:56 %sext_ln269_7 = sext i18 %matched_Q_12_load_2

]]></Node>
<StgValue><ssdm name="sext_ln269_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:57 %mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6

]]></Node>
<StgValue><ssdm name="mul_ln269_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:64 %mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7

]]></Node>
<StgValue><ssdm name="mul_ln270_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:75 %sext_ln269_8 = sext i18 %matched_I_12_load_3

]]></Node>
<StgValue><ssdm name="sext_ln269_8"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:78 %sext_ln269_9 = sext i18 %matched_Q_12_load_3

]]></Node>
<StgValue><ssdm name="sext_ln269_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:79 %mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8

]]></Node>
<StgValue><ssdm name="mul_ln269_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:86 %mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9

]]></Node>
<StgValue><ssdm name="mul_ln270_7"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:96 %matched_I_12_load_4 = load i8 %matched_I_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_I_12_load_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:99 %matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:118 %matched_I_12_load_5 = load i8 %matched_I_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_I_12_load_5"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:121 %matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_5"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:135 %add_ln265_5 = add i8 %lshr_ln, i8 12

]]></Node>
<StgValue><ssdm name="add_ln265_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:136 %zext_ln265_5 = zext i8 %add_ln265_5

]]></Node>
<StgValue><ssdm name="zext_ln265_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:139 %matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_5

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:140 %matched_I_12_load_6 = load i8 %matched_I_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_I_12_load_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:142 %matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_5

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:143 %matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:157 %add_ln265_6 = add i8 %lshr_ln, i8 14

]]></Node>
<StgValue><ssdm name="add_ln265_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:158 %zext_ln265_6 = zext i8 %add_ln265_6

]]></Node>
<StgValue><ssdm name="zext_ln265_6"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:161 %matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_6

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_7"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:162 %matched_I_12_load_7 = load i8 %matched_I_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_I_12_load_7"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:164 %matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_6

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:165 %matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="111" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:13 %mul_ln269 = mul i40 %sext_ln269_cast, i40 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="mul_ln269"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:14 %mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3

]]></Node>
<StgValue><ssdm name="mul_ln269_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:19 %mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:20 %mul_ln270_1 = mul i40 %sext_ln269_cast, i40 %sext_ln269_3

]]></Node>
<StgValue><ssdm name="mul_ln270_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:35 %mul_ln269_2 = mul i40 %sext_ln269_cast, i40 %sext_ln269_4

]]></Node>
<StgValue><ssdm name="mul_ln269_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:36 %mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5

]]></Node>
<StgValue><ssdm name="mul_ln269_3"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:41 %mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4

]]></Node>
<StgValue><ssdm name="mul_ln270_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:42 %mul_ln270_3 = mul i40 %sext_ln269_cast, i40 %sext_ln269_5

]]></Node>
<StgValue><ssdm name="mul_ln270_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:57 %mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6

]]></Node>
<StgValue><ssdm name="mul_ln269_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:58 %mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7

]]></Node>
<StgValue><ssdm name="mul_ln269_5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:63 %mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6

]]></Node>
<StgValue><ssdm name="mul_ln270_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:64 %mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7

]]></Node>
<StgValue><ssdm name="mul_ln270_5"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:79 %mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8

]]></Node>
<StgValue><ssdm name="mul_ln269_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:80 %mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9

]]></Node>
<StgValue><ssdm name="mul_ln269_7"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:85 %mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8

]]></Node>
<StgValue><ssdm name="mul_ln270_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:86 %mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9

]]></Node>
<StgValue><ssdm name="mul_ln270_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:97 %sext_ln269_10 = sext i18 %matched_I_12_load_4

]]></Node>
<StgValue><ssdm name="sext_ln269_10"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:100 %sext_ln269_11 = sext i18 %matched_Q_12_load_4

]]></Node>
<StgValue><ssdm name="sext_ln269_11"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:101 %mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10

]]></Node>
<StgValue><ssdm name="mul_ln269_8"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:108 %mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11

]]></Node>
<StgValue><ssdm name="mul_ln270_9"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:119 %sext_ln269_12 = sext i18 %matched_I_12_load_5

]]></Node>
<StgValue><ssdm name="sext_ln269_12"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:122 %sext_ln269_13 = sext i18 %matched_Q_12_load_5

]]></Node>
<StgValue><ssdm name="sext_ln269_13"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:123 %mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12

]]></Node>
<StgValue><ssdm name="mul_ln269_10"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:130 %mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13

]]></Node>
<StgValue><ssdm name="mul_ln270_11"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:140 %matched_I_12_load_6 = load i8 %matched_I_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_I_12_load_6"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:143 %matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:162 %matched_I_12_load_7 = load i8 %matched_I_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_I_12_load_7"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:165 %matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:179 %add_ln265_7 = add i8 %lshr_ln, i8 16

]]></Node>
<StgValue><ssdm name="add_ln265_7"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:180 %zext_ln265_7 = zext i8 %add_ln265_7

]]></Node>
<StgValue><ssdm name="zext_ln265_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:183 %matched_I_12_addr_8 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_7

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_8"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:184 %matched_I_12_load_8 = load i8 %matched_I_12_addr_8

]]></Node>
<StgValue><ssdm name="matched_I_12_load_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:186 %matched_Q_12_addr_8 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_7

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_8"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:187 %matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_8"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:201 %add_ln265_8 = add i8 %lshr_ln, i8 18

]]></Node>
<StgValue><ssdm name="add_ln265_8"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:202 %zext_ln265_8 = zext i8 %add_ln265_8

]]></Node>
<StgValue><ssdm name="zext_ln265_8"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:205 %matched_I_12_addr_9 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_8

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_9"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:206 %matched_I_12_load_9 = load i8 %matched_I_12_addr_9

]]></Node>
<StgValue><ssdm name="matched_I_12_load_9"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:208 %matched_Q_12_addr_9 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_8

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:209 %matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="151" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:14 %mul_ln269_1 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_3

]]></Node>
<StgValue><ssdm name="mul_ln269_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:15 %sub_ln269 = sub i40 %mul_ln269, i40 %mul_ln269_1

]]></Node>
<StgValue><ssdm name="sub_ln269"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:19 %mul_ln270 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_1

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:21 %add_ln270 = add i40 %mul_ln270_1, i40 %mul_ln270

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:36 %mul_ln269_3 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_5

]]></Node>
<StgValue><ssdm name="mul_ln269_3"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:37 %sub_ln269_1 = sub i40 %mul_ln269_2, i40 %mul_ln269_3

]]></Node>
<StgValue><ssdm name="sub_ln269_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:41 %mul_ln270_2 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_4

]]></Node>
<StgValue><ssdm name="mul_ln270_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:43 %add_ln270_1 = add i40 %mul_ln270_3, i40 %mul_ln270_2

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:57 %mul_ln269_4 = mul i40 %sext_ln269_cast, i40 %sext_ln269_6

]]></Node>
<StgValue><ssdm name="mul_ln269_4"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:58 %mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7

]]></Node>
<StgValue><ssdm name="mul_ln269_5"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:63 %mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6

]]></Node>
<StgValue><ssdm name="mul_ln270_4"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:64 %mul_ln270_5 = mul i40 %sext_ln269_cast, i40 %sext_ln269_7

]]></Node>
<StgValue><ssdm name="mul_ln270_5"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:79 %mul_ln269_6 = mul i40 %sext_ln269_cast, i40 %sext_ln269_8

]]></Node>
<StgValue><ssdm name="mul_ln269_6"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:80 %mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9

]]></Node>
<StgValue><ssdm name="mul_ln269_7"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:85 %mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8

]]></Node>
<StgValue><ssdm name="mul_ln270_6"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:86 %mul_ln270_7 = mul i40 %sext_ln269_cast, i40 %sext_ln269_9

]]></Node>
<StgValue><ssdm name="mul_ln270_7"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:101 %mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10

]]></Node>
<StgValue><ssdm name="mul_ln269_8"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:102 %mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11

]]></Node>
<StgValue><ssdm name="mul_ln269_9"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:107 %mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10

]]></Node>
<StgValue><ssdm name="mul_ln270_8"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:108 %mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11

]]></Node>
<StgValue><ssdm name="mul_ln270_9"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:123 %mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12

]]></Node>
<StgValue><ssdm name="mul_ln269_10"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:124 %mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13

]]></Node>
<StgValue><ssdm name="mul_ln269_11"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:129 %mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12

]]></Node>
<StgValue><ssdm name="mul_ln270_10"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:130 %mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13

]]></Node>
<StgValue><ssdm name="mul_ln270_11"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:141 %sext_ln269_14 = sext i18 %matched_I_12_load_6

]]></Node>
<StgValue><ssdm name="sext_ln269_14"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:144 %sext_ln269_15 = sext i18 %matched_Q_12_load_6

]]></Node>
<StgValue><ssdm name="sext_ln269_15"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:145 %mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14

]]></Node>
<StgValue><ssdm name="mul_ln269_12"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:152 %mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15

]]></Node>
<StgValue><ssdm name="mul_ln270_13"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:163 %sext_ln269_16 = sext i18 %matched_I_12_load_7

]]></Node>
<StgValue><ssdm name="sext_ln269_16"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:166 %sext_ln269_17 = sext i18 %matched_Q_12_load_7

]]></Node>
<StgValue><ssdm name="sext_ln269_17"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:167 %mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16

]]></Node>
<StgValue><ssdm name="mul_ln269_14"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:174 %mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17

]]></Node>
<StgValue><ssdm name="mul_ln270_15"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:184 %matched_I_12_load_8 = load i8 %matched_I_12_addr_8

]]></Node>
<StgValue><ssdm name="matched_I_12_load_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:187 %matched_Q_12_load_8 = load i8 %matched_Q_12_addr_8

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_8"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:206 %matched_I_12_load_9 = load i8 %matched_I_12_addr_9

]]></Node>
<StgValue><ssdm name="matched_I_12_load_9"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:209 %matched_Q_12_load_9 = load i8 %matched_Q_12_addr_9

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_9"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:223 %add_ln265_9 = add i8 %lshr_ln, i8 20

]]></Node>
<StgValue><ssdm name="add_ln265_9"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:224 %zext_ln265_9 = zext i8 %add_ln265_9

]]></Node>
<StgValue><ssdm name="zext_ln265_9"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:227 %matched_I_12_addr_10 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_9

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_10"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:228 %matched_I_12_load_10 = load i8 %matched_I_12_addr_10

]]></Node>
<StgValue><ssdm name="matched_I_12_load_10"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:230 %matched_Q_12_addr_10 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_9

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_10"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:231 %matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_10"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:245 %add_ln265_10 = add i8 %lshr_ln, i8 22

]]></Node>
<StgValue><ssdm name="add_ln265_10"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:246 %zext_ln265_10 = zext i8 %add_ln265_10

]]></Node>
<StgValue><ssdm name="zext_ln265_10"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:249 %matched_I_12_addr_11 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_10

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_11"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:250 %matched_I_12_load_11 = load i8 %matched_I_12_addr_11

]]></Node>
<StgValue><ssdm name="matched_I_12_load_11"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:252 %matched_Q_12_addr_11 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_10

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_11"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:253 %matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body775.0.split:0 %j_1 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:2 %j_cast = zext i8 %j_1

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:15 %sub_ln269 = sub i40 %mul_ln269, i40 %mul_ln269_1

]]></Node>
<StgValue><ssdm name="sub_ln269"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:16 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:17 %real_output_addr = getelementptr i32 %real_output, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="real_output_addr"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:18 %store_ln269 = store i32 %trunc_ln, i8 %real_output_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:21 %add_ln270 = add i40 %mul_ln270_1, i40 %mul_ln270

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:22 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:23 %imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %j_cast

]]></Node>
<StgValue><ssdm name="imag_output_addr"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:24 %store_ln270 = store i32 %trunc_ln1, i8 %imag_output_addr

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:27 %or_ln265 = or i8 %j_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln265"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:28 %zext_ln269 = zext i8 %or_ln265

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:37 %sub_ln269_1 = sub i40 %mul_ln269_2, i40 %mul_ln269_3

]]></Node>
<StgValue><ssdm name="sub_ln269_1"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:38 %trunc_ln269_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:39 %real_output_addr_1 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="real_output_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:40 %store_ln269 = store i32 %trunc_ln269_1, i8 %real_output_addr_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:43 %add_ln270_1 = add i40 %mul_ln270_3, i40 %mul_ln270_2

]]></Node>
<StgValue><ssdm name="add_ln270_1"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:44 %trunc_ln270_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:45 %imag_output_addr_1 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="imag_output_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:46 %store_ln270 = store i32 %trunc_ln270_1, i8 %imag_output_addr_1

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:58 %mul_ln269_5 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_7

]]></Node>
<StgValue><ssdm name="mul_ln269_5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:59 %sub_ln269_2 = sub i40 %mul_ln269_4, i40 %mul_ln269_5

]]></Node>
<StgValue><ssdm name="sub_ln269_2"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:63 %mul_ln270_4 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_6

]]></Node>
<StgValue><ssdm name="mul_ln270_4"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:65 %add_ln270_2 = add i40 %mul_ln270_5, i40 %mul_ln270_4

]]></Node>
<StgValue><ssdm name="add_ln270_2"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:80 %mul_ln269_7 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_9

]]></Node>
<StgValue><ssdm name="mul_ln269_7"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:81 %sub_ln269_3 = sub i40 %mul_ln269_6, i40 %mul_ln269_7

]]></Node>
<StgValue><ssdm name="sub_ln269_3"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:85 %mul_ln270_6 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_8

]]></Node>
<StgValue><ssdm name="mul_ln270_6"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:87 %add_ln270_3 = add i40 %mul_ln270_7, i40 %mul_ln270_6

]]></Node>
<StgValue><ssdm name="add_ln270_3"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:101 %mul_ln269_8 = mul i40 %sext_ln269_cast, i40 %sext_ln269_10

]]></Node>
<StgValue><ssdm name="mul_ln269_8"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:102 %mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11

]]></Node>
<StgValue><ssdm name="mul_ln269_9"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:107 %mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10

]]></Node>
<StgValue><ssdm name="mul_ln270_8"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:108 %mul_ln270_9 = mul i40 %sext_ln269_cast, i40 %sext_ln269_11

]]></Node>
<StgValue><ssdm name="mul_ln270_9"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:123 %mul_ln269_10 = mul i40 %sext_ln269_cast, i40 %sext_ln269_12

]]></Node>
<StgValue><ssdm name="mul_ln269_10"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:124 %mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13

]]></Node>
<StgValue><ssdm name="mul_ln269_11"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:129 %mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12

]]></Node>
<StgValue><ssdm name="mul_ln270_10"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:130 %mul_ln270_11 = mul i40 %sext_ln269_cast, i40 %sext_ln269_13

]]></Node>
<StgValue><ssdm name="mul_ln270_11"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:145 %mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14

]]></Node>
<StgValue><ssdm name="mul_ln269_12"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:146 %mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15

]]></Node>
<StgValue><ssdm name="mul_ln269_13"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:151 %mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14

]]></Node>
<StgValue><ssdm name="mul_ln270_12"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:152 %mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15

]]></Node>
<StgValue><ssdm name="mul_ln270_13"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:167 %mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16

]]></Node>
<StgValue><ssdm name="mul_ln269_14"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:168 %mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17

]]></Node>
<StgValue><ssdm name="mul_ln269_15"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:173 %mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16

]]></Node>
<StgValue><ssdm name="mul_ln270_14"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:174 %mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17

]]></Node>
<StgValue><ssdm name="mul_ln270_15"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:185 %sext_ln269_18 = sext i18 %matched_I_12_load_8

]]></Node>
<StgValue><ssdm name="sext_ln269_18"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:188 %sext_ln269_19 = sext i18 %matched_Q_12_load_8

]]></Node>
<StgValue><ssdm name="sext_ln269_19"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:189 %mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18

]]></Node>
<StgValue><ssdm name="mul_ln269_16"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:196 %mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19

]]></Node>
<StgValue><ssdm name="mul_ln270_17"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:207 %sext_ln269_20 = sext i18 %matched_I_12_load_9

]]></Node>
<StgValue><ssdm name="sext_ln269_20"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:210 %sext_ln269_21 = sext i18 %matched_Q_12_load_9

]]></Node>
<StgValue><ssdm name="sext_ln269_21"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:211 %mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20

]]></Node>
<StgValue><ssdm name="mul_ln269_18"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:218 %mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21

]]></Node>
<StgValue><ssdm name="mul_ln270_19"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:228 %matched_I_12_load_10 = load i8 %matched_I_12_addr_10

]]></Node>
<StgValue><ssdm name="matched_I_12_load_10"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:231 %matched_Q_12_load_10 = load i8 %matched_Q_12_addr_10

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_10"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:250 %matched_I_12_load_11 = load i8 %matched_I_12_addr_11

]]></Node>
<StgValue><ssdm name="matched_I_12_load_11"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="8">
<![CDATA[
for.body775.0.split:253 %matched_Q_12_load_11 = load i8 %matched_Q_12_addr_11

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_11"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:267 %or_ln265_11 = or i8 %j_1, i8 12

]]></Node>
<StgValue><ssdm name="or_ln265_11"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:268 %icmp_ln265 = icmp_ult  i8 %or_ln265_11, i8 236

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body775.0.split:270 %br_ln265 = br i1 %icmp_ln265, void %for.inc822.preheader.exitStub, void %for.body775.12

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:0 %add_ln265_11 = add i8 %lshr_ln, i8 24

]]></Node>
<StgValue><ssdm name="add_ln265_11"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:1 %zext_ln265_11 = zext i8 %add_ln265_11

]]></Node>
<StgValue><ssdm name="zext_ln265_11"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:3 %matched_I_12_addr_12 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_11

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_12"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:4 %matched_I_12_load_12 = load i8 %matched_I_12_addr_12

]]></Node>
<StgValue><ssdm name="matched_I_12_load_12"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:6 %matched_Q_12_addr_12 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_11

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_12"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:7 %matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_12"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:21 %add_ln265_12 = add i8 %lshr_ln, i8 26

]]></Node>
<StgValue><ssdm name="add_ln265_12"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:22 %zext_ln265_13 = zext i8 %add_ln265_12

]]></Node>
<StgValue><ssdm name="zext_ln265_13"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:25 %matched_I_12_addr_13 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_13

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_13"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:26 %matched_I_12_load_13 = load i8 %matched_I_12_addr_13

]]></Node>
<StgValue><ssdm name="matched_I_12_load_13"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:28 %matched_Q_12_addr_13 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_13

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_13"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:29 %matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:49 %or_ln265_1 = or i8 %j_1, i8 2

]]></Node>
<StgValue><ssdm name="or_ln265_1"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:50 %zext_ln269_1 = zext i8 %or_ln265_1

]]></Node>
<StgValue><ssdm name="zext_ln269_1"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:59 %sub_ln269_2 = sub i40 %mul_ln269_4, i40 %mul_ln269_5

]]></Node>
<StgValue><ssdm name="sub_ln269_2"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:60 %trunc_ln269_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_2"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:61 %real_output_addr_2 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_1

]]></Node>
<StgValue><ssdm name="real_output_addr_2"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:62 %store_ln269 = store i32 %trunc_ln269_2, i8 %real_output_addr_2

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:65 %add_ln270_2 = add i40 %mul_ln270_5, i40 %mul_ln270_4

]]></Node>
<StgValue><ssdm name="add_ln270_2"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:66 %trunc_ln270_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_2"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:67 %imag_output_addr_2 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_1

]]></Node>
<StgValue><ssdm name="imag_output_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:68 %store_ln270 = store i32 %trunc_ln270_2, i8 %imag_output_addr_2

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:71 %or_ln265_2 = or i8 %j_1, i8 3

]]></Node>
<StgValue><ssdm name="or_ln265_2"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:72 %zext_ln269_2 = zext i8 %or_ln265_2

]]></Node>
<StgValue><ssdm name="zext_ln269_2"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:81 %sub_ln269_3 = sub i40 %mul_ln269_6, i40 %mul_ln269_7

]]></Node>
<StgValue><ssdm name="sub_ln269_3"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:82 %trunc_ln269_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_3, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_3"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:83 %real_output_addr_3 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_2

]]></Node>
<StgValue><ssdm name="real_output_addr_3"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:84 %store_ln269 = store i32 %trunc_ln269_3, i8 %real_output_addr_3

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:87 %add_ln270_3 = add i40 %mul_ln270_7, i40 %mul_ln270_6

]]></Node>
<StgValue><ssdm name="add_ln270_3"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:88 %trunc_ln270_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_3, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_3"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:89 %imag_output_addr_3 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_2

]]></Node>
<StgValue><ssdm name="imag_output_addr_3"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:90 %store_ln270 = store i32 %trunc_ln270_3, i8 %imag_output_addr_3

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:102 %mul_ln269_9 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_11

]]></Node>
<StgValue><ssdm name="mul_ln269_9"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:103 %sub_ln269_4 = sub i40 %mul_ln269_8, i40 %mul_ln269_9

]]></Node>
<StgValue><ssdm name="sub_ln269_4"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:107 %mul_ln270_8 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_10

]]></Node>
<StgValue><ssdm name="mul_ln270_8"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:109 %add_ln270_4 = add i40 %mul_ln270_9, i40 %mul_ln270_8

]]></Node>
<StgValue><ssdm name="add_ln270_4"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:124 %mul_ln269_11 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_13

]]></Node>
<StgValue><ssdm name="mul_ln269_11"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:125 %sub_ln269_5 = sub i40 %mul_ln269_10, i40 %mul_ln269_11

]]></Node>
<StgValue><ssdm name="sub_ln269_5"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:129 %mul_ln270_10 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_12

]]></Node>
<StgValue><ssdm name="mul_ln270_10"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:131 %add_ln270_5 = add i40 %mul_ln270_11, i40 %mul_ln270_10

]]></Node>
<StgValue><ssdm name="add_ln270_5"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:145 %mul_ln269_12 = mul i40 %sext_ln269_cast, i40 %sext_ln269_14

]]></Node>
<StgValue><ssdm name="mul_ln269_12"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:146 %mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15

]]></Node>
<StgValue><ssdm name="mul_ln269_13"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:151 %mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14

]]></Node>
<StgValue><ssdm name="mul_ln270_12"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:152 %mul_ln270_13 = mul i40 %sext_ln269_cast, i40 %sext_ln269_15

]]></Node>
<StgValue><ssdm name="mul_ln270_13"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:167 %mul_ln269_14 = mul i40 %sext_ln269_cast, i40 %sext_ln269_16

]]></Node>
<StgValue><ssdm name="mul_ln269_14"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:168 %mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17

]]></Node>
<StgValue><ssdm name="mul_ln269_15"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:173 %mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16

]]></Node>
<StgValue><ssdm name="mul_ln270_14"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:174 %mul_ln270_15 = mul i40 %sext_ln269_cast, i40 %sext_ln269_17

]]></Node>
<StgValue><ssdm name="mul_ln270_15"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:189 %mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18

]]></Node>
<StgValue><ssdm name="mul_ln269_16"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:190 %mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19

]]></Node>
<StgValue><ssdm name="mul_ln269_17"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:195 %mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18

]]></Node>
<StgValue><ssdm name="mul_ln270_16"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:196 %mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19

]]></Node>
<StgValue><ssdm name="mul_ln270_17"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:211 %mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20

]]></Node>
<StgValue><ssdm name="mul_ln269_18"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:212 %mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21

]]></Node>
<StgValue><ssdm name="mul_ln269_19"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:217 %mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20

]]></Node>
<StgValue><ssdm name="mul_ln270_18"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:218 %mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21

]]></Node>
<StgValue><ssdm name="mul_ln270_19"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:229 %sext_ln269_22 = sext i18 %matched_I_12_load_10

]]></Node>
<StgValue><ssdm name="sext_ln269_22"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:232 %sext_ln269_23 = sext i18 %matched_Q_12_load_10

]]></Node>
<StgValue><ssdm name="sext_ln269_23"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:233 %mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22

]]></Node>
<StgValue><ssdm name="mul_ln269_20"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:240 %mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23

]]></Node>
<StgValue><ssdm name="mul_ln270_21"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:251 %sext_ln269_24 = sext i18 %matched_I_12_load_11

]]></Node>
<StgValue><ssdm name="sext_ln269_24"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="40" op_0_bw="18">
<![CDATA[
for.body775.0.split:254 %sext_ln269_25 = sext i18 %matched_Q_12_load_11

]]></Node>
<StgValue><ssdm name="sext_ln269_25"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:255 %mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24

]]></Node>
<StgValue><ssdm name="mul_ln269_22"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:262 %mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25

]]></Node>
<StgValue><ssdm name="mul_ln270_23"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:4 %matched_I_12_load_12 = load i8 %matched_I_12_addr_12

]]></Node>
<StgValue><ssdm name="matched_I_12_load_12"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:7 %matched_Q_12_load_12 = load i8 %matched_Q_12_addr_12

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_12"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:26 %matched_I_12_load_13 = load i8 %matched_I_12_addr_13

]]></Node>
<StgValue><ssdm name="matched_I_12_load_13"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:29 %matched_Q_12_load_13 = load i8 %matched_Q_12_addr_13

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_13"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:43 %add_ln265_13 = add i8 %lshr_ln, i8 28

]]></Node>
<StgValue><ssdm name="add_ln265_13"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:44 %zext_ln265_14 = zext i8 %add_ln265_13

]]></Node>
<StgValue><ssdm name="zext_ln265_14"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:47 %matched_I_12_addr_14 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_14

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_14"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:48 %matched_I_12_load_14 = load i8 %matched_I_12_addr_14

]]></Node>
<StgValue><ssdm name="matched_I_12_load_14"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:50 %matched_Q_12_addr_14 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_14

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_14"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:51 %matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_14"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:65 %add_ln265_14 = add i8 %lshr_ln, i8 30

]]></Node>
<StgValue><ssdm name="add_ln265_14"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:66 %zext_ln265_15 = zext i8 %add_ln265_14

]]></Node>
<StgValue><ssdm name="zext_ln265_15"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:69 %matched_I_12_addr_15 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln265_15

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_15"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:70 %matched_I_12_load_15 = load i8 %matched_I_12_addr_15

]]></Node>
<StgValue><ssdm name="matched_I_12_load_15"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:72 %matched_Q_12_addr_15 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln265_15

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_15"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:73 %matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_15"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body775.12:87 %add_ln271 = add i13 %i_4, i13 512

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body775.12:89 %store_ln265 = store i13 %add_ln271, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:93 %or_ln265_3 = or i8 %j_1, i8 4

]]></Node>
<StgValue><ssdm name="or_ln265_3"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:94 %zext_ln269_3 = zext i8 %or_ln265_3

]]></Node>
<StgValue><ssdm name="zext_ln269_3"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:103 %sub_ln269_4 = sub i40 %mul_ln269_8, i40 %mul_ln269_9

]]></Node>
<StgValue><ssdm name="sub_ln269_4"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:104 %trunc_ln269_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_4"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:105 %real_output_addr_4 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_3

]]></Node>
<StgValue><ssdm name="real_output_addr_4"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:106 %store_ln269 = store i32 %trunc_ln269_4, i8 %real_output_addr_4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:109 %add_ln270_4 = add i40 %mul_ln270_9, i40 %mul_ln270_8

]]></Node>
<StgValue><ssdm name="add_ln270_4"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:110 %trunc_ln270_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_4"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:111 %imag_output_addr_4 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_3

]]></Node>
<StgValue><ssdm name="imag_output_addr_4"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:112 %store_ln270 = store i32 %trunc_ln270_4, i8 %imag_output_addr_4

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:115 %or_ln265_4 = or i8 %j_1, i8 5

]]></Node>
<StgValue><ssdm name="or_ln265_4"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:116 %zext_ln269_4 = zext i8 %or_ln265_4

]]></Node>
<StgValue><ssdm name="zext_ln269_4"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:125 %sub_ln269_5 = sub i40 %mul_ln269_10, i40 %mul_ln269_11

]]></Node>
<StgValue><ssdm name="sub_ln269_5"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:126 %trunc_ln269_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_5"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:127 %real_output_addr_5 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_4

]]></Node>
<StgValue><ssdm name="real_output_addr_5"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:128 %store_ln269 = store i32 %trunc_ln269_5, i8 %real_output_addr_5

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:131 %add_ln270_5 = add i40 %mul_ln270_11, i40 %mul_ln270_10

]]></Node>
<StgValue><ssdm name="add_ln270_5"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:132 %trunc_ln270_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_5"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:133 %imag_output_addr_5 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_4

]]></Node>
<StgValue><ssdm name="imag_output_addr_5"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:134 %store_ln270 = store i32 %trunc_ln270_5, i8 %imag_output_addr_5

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:146 %mul_ln269_13 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_15

]]></Node>
<StgValue><ssdm name="mul_ln269_13"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:147 %sub_ln269_6 = sub i40 %mul_ln269_12, i40 %mul_ln269_13

]]></Node>
<StgValue><ssdm name="sub_ln269_6"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:151 %mul_ln270_12 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_14

]]></Node>
<StgValue><ssdm name="mul_ln270_12"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:153 %add_ln270_6 = add i40 %mul_ln270_13, i40 %mul_ln270_12

]]></Node>
<StgValue><ssdm name="add_ln270_6"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:168 %mul_ln269_15 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_17

]]></Node>
<StgValue><ssdm name="mul_ln269_15"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:169 %sub_ln269_7 = sub i40 %mul_ln269_14, i40 %mul_ln269_15

]]></Node>
<StgValue><ssdm name="sub_ln269_7"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:173 %mul_ln270_14 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_16

]]></Node>
<StgValue><ssdm name="mul_ln270_14"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:175 %add_ln270_7 = add i40 %mul_ln270_15, i40 %mul_ln270_14

]]></Node>
<StgValue><ssdm name="add_ln270_7"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:189 %mul_ln269_16 = mul i40 %sext_ln269_cast, i40 %sext_ln269_18

]]></Node>
<StgValue><ssdm name="mul_ln269_16"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:190 %mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19

]]></Node>
<StgValue><ssdm name="mul_ln269_17"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:195 %mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18

]]></Node>
<StgValue><ssdm name="mul_ln270_16"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:196 %mul_ln270_17 = mul i40 %sext_ln269_cast, i40 %sext_ln269_19

]]></Node>
<StgValue><ssdm name="mul_ln270_17"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:211 %mul_ln269_18 = mul i40 %sext_ln269_cast, i40 %sext_ln269_20

]]></Node>
<StgValue><ssdm name="mul_ln269_18"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:212 %mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21

]]></Node>
<StgValue><ssdm name="mul_ln269_19"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:217 %mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20

]]></Node>
<StgValue><ssdm name="mul_ln270_18"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:218 %mul_ln270_19 = mul i40 %sext_ln269_cast, i40 %sext_ln269_21

]]></Node>
<StgValue><ssdm name="mul_ln270_19"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:233 %mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22

]]></Node>
<StgValue><ssdm name="mul_ln269_20"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:234 %mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23

]]></Node>
<StgValue><ssdm name="mul_ln269_21"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:239 %mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22

]]></Node>
<StgValue><ssdm name="mul_ln270_20"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:240 %mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23

]]></Node>
<StgValue><ssdm name="mul_ln270_21"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:255 %mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24

]]></Node>
<StgValue><ssdm name="mul_ln269_22"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:256 %mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25

]]></Node>
<StgValue><ssdm name="mul_ln269_23"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:261 %mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24

]]></Node>
<StgValue><ssdm name="mul_ln270_22"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:262 %mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25

]]></Node>
<StgValue><ssdm name="mul_ln270_23"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:5 %sext_ln269_26 = sext i18 %matched_I_12_load_12

]]></Node>
<StgValue><ssdm name="sext_ln269_26"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:8 %sext_ln269_27 = sext i18 %matched_Q_12_load_12

]]></Node>
<StgValue><ssdm name="sext_ln269_27"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:9 %mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26

]]></Node>
<StgValue><ssdm name="mul_ln269_24"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:16 %mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27

]]></Node>
<StgValue><ssdm name="mul_ln270_25"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:27 %sext_ln269_28 = sext i18 %matched_I_12_load_13

]]></Node>
<StgValue><ssdm name="sext_ln269_28"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:30 %sext_ln269_29 = sext i18 %matched_Q_12_load_13

]]></Node>
<StgValue><ssdm name="sext_ln269_29"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:31 %mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28

]]></Node>
<StgValue><ssdm name="mul_ln269_26"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:38 %mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29

]]></Node>
<StgValue><ssdm name="mul_ln270_27"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:48 %matched_I_12_load_14 = load i8 %matched_I_12_addr_14

]]></Node>
<StgValue><ssdm name="matched_I_12_load_14"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:51 %matched_Q_12_load_14 = load i8 %matched_Q_12_addr_14

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_14"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:70 %matched_I_12_load_15 = load i8 %matched_I_12_addr_15

]]></Node>
<StgValue><ssdm name="matched_I_12_load_15"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="18" op_0_bw="8">
<![CDATA[
for.body775.12:73 %matched_Q_12_load_15 = load i8 %matched_Q_12_addr_15

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:137 %or_ln265_5 = or i8 %j_1, i8 6

]]></Node>
<StgValue><ssdm name="or_ln265_5"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:138 %zext_ln269_5 = zext i8 %or_ln265_5

]]></Node>
<StgValue><ssdm name="zext_ln269_5"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:147 %sub_ln269_6 = sub i40 %mul_ln269_12, i40 %mul_ln269_13

]]></Node>
<StgValue><ssdm name="sub_ln269_6"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:148 %trunc_ln269_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_6"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:149 %real_output_addr_6 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_5

]]></Node>
<StgValue><ssdm name="real_output_addr_6"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:150 %store_ln269 = store i32 %trunc_ln269_6, i8 %real_output_addr_6

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:153 %add_ln270_6 = add i40 %mul_ln270_13, i40 %mul_ln270_12

]]></Node>
<StgValue><ssdm name="add_ln270_6"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:154 %trunc_ln270_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_6"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:155 %imag_output_addr_6 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_5

]]></Node>
<StgValue><ssdm name="imag_output_addr_6"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:156 %store_ln270 = store i32 %trunc_ln270_6, i8 %imag_output_addr_6

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:159 %or_ln265_6 = or i8 %j_1, i8 7

]]></Node>
<StgValue><ssdm name="or_ln265_6"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:160 %zext_ln269_6 = zext i8 %or_ln265_6

]]></Node>
<StgValue><ssdm name="zext_ln269_6"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:169 %sub_ln269_7 = sub i40 %mul_ln269_14, i40 %mul_ln269_15

]]></Node>
<StgValue><ssdm name="sub_ln269_7"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:170 %trunc_ln269_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_7"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:171 %real_output_addr_7 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_6

]]></Node>
<StgValue><ssdm name="real_output_addr_7"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:172 %store_ln269 = store i32 %trunc_ln269_7, i8 %real_output_addr_7

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:175 %add_ln270_7 = add i40 %mul_ln270_15, i40 %mul_ln270_14

]]></Node>
<StgValue><ssdm name="add_ln270_7"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:176 %trunc_ln270_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_7"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:177 %imag_output_addr_7 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_6

]]></Node>
<StgValue><ssdm name="imag_output_addr_7"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:178 %store_ln270 = store i32 %trunc_ln270_7, i8 %imag_output_addr_7

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:190 %mul_ln269_17 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_19

]]></Node>
<StgValue><ssdm name="mul_ln269_17"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:191 %sub_ln269_8 = sub i40 %mul_ln269_16, i40 %mul_ln269_17

]]></Node>
<StgValue><ssdm name="sub_ln269_8"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:195 %mul_ln270_16 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_18

]]></Node>
<StgValue><ssdm name="mul_ln270_16"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:197 %add_ln270_8 = add i40 %mul_ln270_17, i40 %mul_ln270_16

]]></Node>
<StgValue><ssdm name="add_ln270_8"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:212 %mul_ln269_19 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_21

]]></Node>
<StgValue><ssdm name="mul_ln269_19"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:213 %sub_ln269_9 = sub i40 %mul_ln269_18, i40 %mul_ln269_19

]]></Node>
<StgValue><ssdm name="sub_ln269_9"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:217 %mul_ln270_18 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_20

]]></Node>
<StgValue><ssdm name="mul_ln270_18"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:219 %add_ln270_9 = add i40 %mul_ln270_19, i40 %mul_ln270_18

]]></Node>
<StgValue><ssdm name="add_ln270_9"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:233 %mul_ln269_20 = mul i40 %sext_ln269_cast, i40 %sext_ln269_22

]]></Node>
<StgValue><ssdm name="mul_ln269_20"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:234 %mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23

]]></Node>
<StgValue><ssdm name="mul_ln269_21"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:239 %mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22

]]></Node>
<StgValue><ssdm name="mul_ln270_20"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:240 %mul_ln270_21 = mul i40 %sext_ln269_cast, i40 %sext_ln269_23

]]></Node>
<StgValue><ssdm name="mul_ln270_21"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:255 %mul_ln269_22 = mul i40 %sext_ln269_cast, i40 %sext_ln269_24

]]></Node>
<StgValue><ssdm name="mul_ln269_22"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:256 %mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25

]]></Node>
<StgValue><ssdm name="mul_ln269_23"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:261 %mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24

]]></Node>
<StgValue><ssdm name="mul_ln270_22"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:262 %mul_ln270_23 = mul i40 %sext_ln269_cast, i40 %sext_ln269_25

]]></Node>
<StgValue><ssdm name="mul_ln270_23"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:9 %mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26

]]></Node>
<StgValue><ssdm name="mul_ln269_24"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:10 %mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27

]]></Node>
<StgValue><ssdm name="mul_ln269_25"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:15 %mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26

]]></Node>
<StgValue><ssdm name="mul_ln270_24"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:16 %mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27

]]></Node>
<StgValue><ssdm name="mul_ln270_25"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:31 %mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28

]]></Node>
<StgValue><ssdm name="mul_ln269_26"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:32 %mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29

]]></Node>
<StgValue><ssdm name="mul_ln269_27"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:37 %mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28

]]></Node>
<StgValue><ssdm name="mul_ln270_26"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:38 %mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29

]]></Node>
<StgValue><ssdm name="mul_ln270_27"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:49 %sext_ln269_30 = sext i18 %matched_I_12_load_14

]]></Node>
<StgValue><ssdm name="sext_ln269_30"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:52 %sext_ln269_31 = sext i18 %matched_Q_12_load_14

]]></Node>
<StgValue><ssdm name="sext_ln269_31"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:53 %mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30

]]></Node>
<StgValue><ssdm name="mul_ln269_28"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:60 %mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31

]]></Node>
<StgValue><ssdm name="mul_ln270_29"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:71 %sext_ln269_32 = sext i18 %matched_I_12_load_15

]]></Node>
<StgValue><ssdm name="sext_ln269_32"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="40" op_0_bw="18">
<![CDATA[
for.body775.12:74 %sext_ln269_33 = sext i18 %matched_Q_12_load_15

]]></Node>
<StgValue><ssdm name="sext_ln269_33"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:75 %mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32

]]></Node>
<StgValue><ssdm name="mul_ln269_30"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:82 %mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33

]]></Node>
<StgValue><ssdm name="mul_ln270_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:181 %or_ln265_7 = or i8 %j_1, i8 8

]]></Node>
<StgValue><ssdm name="or_ln265_7"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:182 %zext_ln269_7 = zext i8 %or_ln265_7

]]></Node>
<StgValue><ssdm name="zext_ln269_7"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:191 %sub_ln269_8 = sub i40 %mul_ln269_16, i40 %mul_ln269_17

]]></Node>
<StgValue><ssdm name="sub_ln269_8"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:192 %trunc_ln269_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_8"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:193 %real_output_addr_8 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_7

]]></Node>
<StgValue><ssdm name="real_output_addr_8"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:194 %store_ln269 = store i32 %trunc_ln269_8, i8 %real_output_addr_8

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:197 %add_ln270_8 = add i40 %mul_ln270_17, i40 %mul_ln270_16

]]></Node>
<StgValue><ssdm name="add_ln270_8"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:198 %trunc_ln270_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_8"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:199 %imag_output_addr_8 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_7

]]></Node>
<StgValue><ssdm name="imag_output_addr_8"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:200 %store_ln270 = store i32 %trunc_ln270_8, i8 %imag_output_addr_8

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:203 %or_ln265_8 = or i8 %j_1, i8 9

]]></Node>
<StgValue><ssdm name="or_ln265_8"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:204 %zext_ln269_8 = zext i8 %or_ln265_8

]]></Node>
<StgValue><ssdm name="zext_ln269_8"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:213 %sub_ln269_9 = sub i40 %mul_ln269_18, i40 %mul_ln269_19

]]></Node>
<StgValue><ssdm name="sub_ln269_9"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:214 %trunc_ln269_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_9"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:215 %real_output_addr_9 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_8

]]></Node>
<StgValue><ssdm name="real_output_addr_9"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:216 %store_ln269 = store i32 %trunc_ln269_9, i8 %real_output_addr_9

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:219 %add_ln270_9 = add i40 %mul_ln270_19, i40 %mul_ln270_18

]]></Node>
<StgValue><ssdm name="add_ln270_9"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:220 %trunc_ln270_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_9"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:221 %imag_output_addr_9 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_8

]]></Node>
<StgValue><ssdm name="imag_output_addr_9"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:222 %store_ln270 = store i32 %trunc_ln270_9, i8 %imag_output_addr_9

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:234 %mul_ln269_21 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_23

]]></Node>
<StgValue><ssdm name="mul_ln269_21"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:235 %sub_ln269_10 = sub i40 %mul_ln269_20, i40 %mul_ln269_21

]]></Node>
<StgValue><ssdm name="sub_ln269_10"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:239 %mul_ln270_20 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_22

]]></Node>
<StgValue><ssdm name="mul_ln270_20"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:241 %add_ln270_10 = add i40 %mul_ln270_21, i40 %mul_ln270_20

]]></Node>
<StgValue><ssdm name="add_ln270_10"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:256 %mul_ln269_23 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_25

]]></Node>
<StgValue><ssdm name="mul_ln269_23"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:257 %sub_ln269_11 = sub i40 %mul_ln269_22, i40 %mul_ln269_23

]]></Node>
<StgValue><ssdm name="sub_ln269_11"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:261 %mul_ln270_22 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_24

]]></Node>
<StgValue><ssdm name="mul_ln270_22"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:263 %add_ln270_11 = add i40 %mul_ln270_23, i40 %mul_ln270_22

]]></Node>
<StgValue><ssdm name="add_ln270_11"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:9 %mul_ln269_24 = mul i40 %sext_ln269_cast, i40 %sext_ln269_26

]]></Node>
<StgValue><ssdm name="mul_ln269_24"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:10 %mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27

]]></Node>
<StgValue><ssdm name="mul_ln269_25"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:15 %mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26

]]></Node>
<StgValue><ssdm name="mul_ln270_24"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:16 %mul_ln270_25 = mul i40 %sext_ln269_cast, i40 %sext_ln269_27

]]></Node>
<StgValue><ssdm name="mul_ln270_25"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:31 %mul_ln269_26 = mul i40 %sext_ln269_cast, i40 %sext_ln269_28

]]></Node>
<StgValue><ssdm name="mul_ln269_26"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:32 %mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29

]]></Node>
<StgValue><ssdm name="mul_ln269_27"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:37 %mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28

]]></Node>
<StgValue><ssdm name="mul_ln270_26"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:38 %mul_ln270_27 = mul i40 %sext_ln269_cast, i40 %sext_ln269_29

]]></Node>
<StgValue><ssdm name="mul_ln270_27"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:53 %mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30

]]></Node>
<StgValue><ssdm name="mul_ln269_28"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:54 %mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31

]]></Node>
<StgValue><ssdm name="mul_ln269_29"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:59 %mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30

]]></Node>
<StgValue><ssdm name="mul_ln270_28"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:60 %mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31

]]></Node>
<StgValue><ssdm name="mul_ln270_29"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:75 %mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32

]]></Node>
<StgValue><ssdm name="mul_ln269_30"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:76 %mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33

]]></Node>
<StgValue><ssdm name="mul_ln269_31"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:81 %mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32

]]></Node>
<StgValue><ssdm name="mul_ln270_30"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:82 %mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33

]]></Node>
<StgValue><ssdm name="mul_ln270_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body775.0.split:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body775.0.split:4 %specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln265"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:225 %or_ln265_9 = or i8 %j_1, i8 10

]]></Node>
<StgValue><ssdm name="or_ln265_9"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:226 %zext_ln269_9 = zext i8 %or_ln265_9

]]></Node>
<StgValue><ssdm name="zext_ln269_9"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:235 %sub_ln269_10 = sub i40 %mul_ln269_20, i40 %mul_ln269_21

]]></Node>
<StgValue><ssdm name="sub_ln269_10"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:236 %trunc_ln269_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_s"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:237 %real_output_addr_10 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_9

]]></Node>
<StgValue><ssdm name="real_output_addr_10"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:238 %store_ln269 = store i32 %trunc_ln269_s, i8 %real_output_addr_10

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:241 %add_ln270_10 = add i40 %mul_ln270_21, i40 %mul_ln270_20

]]></Node>
<StgValue><ssdm name="add_ln270_10"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:242 %trunc_ln270_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_s"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:243 %imag_output_addr_10 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_9

]]></Node>
<StgValue><ssdm name="imag_output_addr_10"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:244 %store_ln270 = store i32 %trunc_ln270_s, i8 %imag_output_addr_10

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.0.split:247 %or_ln265_10 = or i8 %j_1, i8 11

]]></Node>
<StgValue><ssdm name="or_ln265_10"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
for.body775.0.split:248 %zext_ln269_10 = zext i8 %or_ln265_10

]]></Node>
<StgValue><ssdm name="zext_ln269_10"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:257 %sub_ln269_11 = sub i40 %mul_ln269_22, i40 %mul_ln269_23

]]></Node>
<StgValue><ssdm name="sub_ln269_11"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:258 %trunc_ln269_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_11, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_10"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:259 %real_output_addr_11 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_10

]]></Node>
<StgValue><ssdm name="real_output_addr_11"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:260 %store_ln269 = store i32 %trunc_ln269_10, i8 %real_output_addr_11

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.0.split:263 %add_ln270_11 = add i40 %mul_ln270_23, i40 %mul_ln270_22

]]></Node>
<StgValue><ssdm name="add_ln270_11"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.0.split:264 %trunc_ln270_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_11, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_10"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.0.split:265 %imag_output_addr_11 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_10

]]></Node>
<StgValue><ssdm name="imag_output_addr_11"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.0.split:266 %store_ln270 = store i32 %trunc_ln270_10, i8 %imag_output_addr_11

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body775.0.split:269 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:10 %mul_ln269_25 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_27

]]></Node>
<StgValue><ssdm name="mul_ln269_25"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:11 %sub_ln269_12 = sub i40 %mul_ln269_24, i40 %mul_ln269_25

]]></Node>
<StgValue><ssdm name="sub_ln269_12"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:15 %mul_ln270_24 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_26

]]></Node>
<StgValue><ssdm name="mul_ln270_24"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:17 %add_ln270_12 = add i40 %mul_ln270_25, i40 %mul_ln270_24

]]></Node>
<StgValue><ssdm name="add_ln270_12"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:32 %mul_ln269_27 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_29

]]></Node>
<StgValue><ssdm name="mul_ln269_27"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:33 %sub_ln269_13 = sub i40 %mul_ln269_26, i40 %mul_ln269_27

]]></Node>
<StgValue><ssdm name="sub_ln269_13"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:37 %mul_ln270_26 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_28

]]></Node>
<StgValue><ssdm name="mul_ln270_26"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:39 %add_ln270_13 = add i40 %mul_ln270_27, i40 %mul_ln270_26

]]></Node>
<StgValue><ssdm name="add_ln270_13"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:53 %mul_ln269_28 = mul i40 %sext_ln269_cast, i40 %sext_ln269_30

]]></Node>
<StgValue><ssdm name="mul_ln269_28"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:54 %mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31

]]></Node>
<StgValue><ssdm name="mul_ln269_29"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:59 %mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30

]]></Node>
<StgValue><ssdm name="mul_ln270_28"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:60 %mul_ln270_29 = mul i40 %sext_ln269_cast, i40 %sext_ln269_31

]]></Node>
<StgValue><ssdm name="mul_ln270_29"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:75 %mul_ln269_30 = mul i40 %sext_ln269_cast, i40 %sext_ln269_32

]]></Node>
<StgValue><ssdm name="mul_ln269_30"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:76 %mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33

]]></Node>
<StgValue><ssdm name="mul_ln269_31"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:81 %mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32

]]></Node>
<StgValue><ssdm name="mul_ln270_30"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:82 %mul_ln270_31 = mul i40 %sext_ln269_cast, i40 %sext_ln269_33

]]></Node>
<StgValue><ssdm name="mul_ln270_31"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0">
<![CDATA[
for.inc822.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:2 %zext_ln265_12 = zext i8 %or_ln265_11

]]></Node>
<StgValue><ssdm name="zext_ln265_12"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:11 %sub_ln269_12 = sub i40 %mul_ln269_24, i40 %mul_ln269_25

]]></Node>
<StgValue><ssdm name="sub_ln269_12"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:12 %trunc_ln269_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_12, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_11"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:13 %real_output_addr_12 = getelementptr i32 %real_output, i64 0, i64 %zext_ln265_12

]]></Node>
<StgValue><ssdm name="real_output_addr_12"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:14 %store_ln269 = store i32 %trunc_ln269_11, i8 %real_output_addr_12

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:17 %add_ln270_12 = add i40 %mul_ln270_25, i40 %mul_ln270_24

]]></Node>
<StgValue><ssdm name="add_ln270_12"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:18 %trunc_ln270_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_12, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_11"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:19 %imag_output_addr_12 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln265_12

]]></Node>
<StgValue><ssdm name="imag_output_addr_12"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:20 %store_ln270 = store i32 %trunc_ln270_11, i8 %imag_output_addr_12

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:23 %or_ln265_12 = or i8 %j_1, i8 13

]]></Node>
<StgValue><ssdm name="or_ln265_12"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:24 %zext_ln269_11 = zext i8 %or_ln265_12

]]></Node>
<StgValue><ssdm name="zext_ln269_11"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:33 %sub_ln269_13 = sub i40 %mul_ln269_26, i40 %mul_ln269_27

]]></Node>
<StgValue><ssdm name="sub_ln269_13"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:34 %trunc_ln269_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_13, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_12"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:35 %real_output_addr_13 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_11

]]></Node>
<StgValue><ssdm name="real_output_addr_13"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:36 %store_ln269 = store i32 %trunc_ln269_12, i8 %real_output_addr_13

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:39 %add_ln270_13 = add i40 %mul_ln270_27, i40 %mul_ln270_26

]]></Node>
<StgValue><ssdm name="add_ln270_13"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:40 %trunc_ln270_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_13, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_12"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:41 %imag_output_addr_13 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_11

]]></Node>
<StgValue><ssdm name="imag_output_addr_13"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:42 %store_ln270 = store i32 %trunc_ln270_12, i8 %imag_output_addr_13

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:54 %mul_ln269_29 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_31

]]></Node>
<StgValue><ssdm name="mul_ln269_29"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:55 %sub_ln269_14 = sub i40 %mul_ln269_28, i40 %mul_ln269_29

]]></Node>
<StgValue><ssdm name="sub_ln269_14"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:59 %mul_ln270_28 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_30

]]></Node>
<StgValue><ssdm name="mul_ln270_28"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:61 %add_ln270_14 = add i40 %mul_ln270_29, i40 %mul_ln270_28

]]></Node>
<StgValue><ssdm name="add_ln270_14"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:76 %mul_ln269_31 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_33

]]></Node>
<StgValue><ssdm name="mul_ln269_31"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:77 %sub_ln269_15 = sub i40 %mul_ln269_30, i40 %mul_ln269_31

]]></Node>
<StgValue><ssdm name="sub_ln269_15"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:81 %mul_ln270_30 = mul i40 %sext_ln269_2_cast, i40 %sext_ln269_32

]]></Node>
<StgValue><ssdm name="mul_ln270_30"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:83 %add_ln270_15 = add i40 %mul_ln270_31, i40 %mul_ln270_30

]]></Node>
<StgValue><ssdm name="add_ln270_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="558" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:45 %or_ln265_13 = or i8 %j_1, i8 14

]]></Node>
<StgValue><ssdm name="or_ln265_13"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:46 %zext_ln269_12 = zext i8 %or_ln265_13

]]></Node>
<StgValue><ssdm name="zext_ln269_12"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:55 %sub_ln269_14 = sub i40 %mul_ln269_28, i40 %mul_ln269_29

]]></Node>
<StgValue><ssdm name="sub_ln269_14"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:56 %trunc_ln269_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_14, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_13"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:57 %real_output_addr_14 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_12

]]></Node>
<StgValue><ssdm name="real_output_addr_14"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:58 %store_ln269 = store i32 %trunc_ln269_13, i8 %real_output_addr_14

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:61 %add_ln270_14 = add i40 %mul_ln270_29, i40 %mul_ln270_28

]]></Node>
<StgValue><ssdm name="add_ln270_14"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:62 %trunc_ln270_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_14, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_13"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:63 %imag_output_addr_14 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_12

]]></Node>
<StgValue><ssdm name="imag_output_addr_14"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:64 %store_ln270 = store i32 %trunc_ln270_13, i8 %imag_output_addr_14

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:67 %or_ln265_14 = or i8 %j_1, i8 15

]]></Node>
<StgValue><ssdm name="or_ln265_14"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="8">
<![CDATA[
for.body775.12:68 %zext_ln269_13 = zext i8 %or_ln265_14

]]></Node>
<StgValue><ssdm name="zext_ln269_13"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:77 %sub_ln269_15 = sub i40 %mul_ln269_30, i40 %mul_ln269_31

]]></Node>
<StgValue><ssdm name="sub_ln269_15"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:78 %trunc_ln269_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln269_15, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln269_14"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:79 %real_output_addr_15 = getelementptr i32 %real_output, i64 0, i64 %zext_ln269_13

]]></Node>
<StgValue><ssdm name="real_output_addr_15"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:80 %store_ln269 = store i32 %trunc_ln269_14, i8 %real_output_addr_15

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body775.12:83 %add_ln270_15 = add i40 %mul_ln270_31, i40 %mul_ln270_30

]]></Node>
<StgValue><ssdm name="add_ln270_15"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body775.12:84 %trunc_ln270_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln270_15, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln270_14"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body775.12:85 %imag_output_addr_15 = getelementptr i32 %imag_output, i64 0, i64 %zext_ln269_13

]]></Node>
<StgValue><ssdm name="imag_output_addr_15"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.body775.12:86 %store_ln270 = store i32 %trunc_ln270_14, i8 %imag_output_addr_15

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body775.12:88 %add_ln265_15 = add i8 %j_1, i8 16

]]></Node>
<StgValue><ssdm name="add_ln265_15"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body775.12:90 %store_ln265 = store i8 %add_ln265_15, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
for.body775.12:91 %br_ln265 = br void %for.body775.0.split

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
