#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov  2 16:18:11 2025
# Process ID: 1402913
# Current directory: /home/public/llmmqp/photon_beacons
# Command line: vivado -mode batch -source project_photon_beacons.tcl
# Log file: /home/public/llmmqp/photon_beacons/vivado.log
# Journal file: /home/public/llmmqp/photon_beacons/vivado.jou
# Running On: mitre-Precision-5820-Tower, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 18, Host memory: 540506 MB
#-----------------------------------------------------------
source project_photon_beacons.tcl
# set part_name [lindex $argv 0]
# if {$part_name eq ""} {
#     set part_name xc7z020clg400-1
# }
# create_project photon_beacons ./photon_beacons_vivado -part $part_name -force
# set_property board_part {} [current_project]
# add_files -fileset sources_1 ./src/photon_beacons.v
# add_files -fileset sources_1 ./src/top_photon.v
# add_files -fileset constrs_1 ./constrs/board_pinout.xdc
# set_property top top_photon [current_fileset]
# puts "Project 'photon_beacons' created with part $part_name."
Project 'photon_beacons' created with part xc7z020clg400-1.
# set_property target_language Verilog [current_project]
# set_property simulator_language Verilog [current_project]
# update_compile_order -fileset sources_1
INFO: [Common 17-206] Exiting Vivado at Sun Nov  2 16:18:21 2025...
