Running in Lattice mode


Starting:    D:\ispLEVER_Classic2_1\synpbase\win64\mbin\synbatch.exe
Install:     D:\ispLEVER_Classic2_1\synpbase
Date:        Sat May 27 22:49:36 2023
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch d:/myducuments/_junior_1/electricsystemdesign/isp_lab12\toplevel.prj
ProductType: synplify_pro





log file: "D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srr"

Running toplevel|isp_lab12

Running: Compile on toplevel|isp_lab12

Running: Compile Process on toplevel|isp_lab12

Running: Compile Input on toplevel|isp_lab12
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_comp.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srs
compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Running: Multi-srs Generator on toplevel|isp_lab12
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_comp.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\synwork\toplevel_mult.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srs
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srr to D:\myducuments\_junior_1\electricsystemdesign\isp_lab12\toplevel.srf
Complete: Compile Process on toplevel|isp_lab12
Complete: Compile on toplevel|isp_lab12

Running: Map on toplevel|isp_lab12

Running: Map & Optimize on toplevel|isp_lab12
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:00s
Complete: Map on toplevel|isp_lab12
Complete: Logic Synthesis on toplevel|isp_lab12

exit status=0

exit status=0

