
IS1300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  0800b780  0800b780  0000c780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf30  0800bf30  0000d060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bf30  0800bf30  0000cf30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf38  0800bf38  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf38  0800bf38  0000cf38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf3c  0800bf3c  0000cf3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800bf40  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002dfc  20000060  0800bfa0  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002e5c  0800bfa0  0000de5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025ed2  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053ae  00000000  00000000  00032f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f08  00000000  00000000  00038310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017f8  00000000  00000000  0003a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d3bf  00000000  00000000  0003ba10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002536d  00000000  00000000  00068dcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113970  00000000  00000000  0008e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a1aac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085e0  00000000  00000000  001a1af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a8  00000000  00000000  001aa0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b768 	.word	0x0800b768

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	0800b768 	.word	0x0800b768

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000502:	f107 031c 	add.w	r3, r7, #28
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]
 800051a:	611a      	str	r2, [r3, #16]
 800051c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800051e:	4b2f      	ldr	r3, [pc, #188]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000520:	4a2f      	ldr	r2, [pc, #188]	@ (80005e0 <MX_ADC1_Init+0xe4>)
 8000522:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000524:	4b2d      	ldr	r3, [pc, #180]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000526:	2200      	movs	r2, #0
 8000528:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800052a:	4b2c      	ldr	r3, [pc, #176]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000530:	4b2a      	ldr	r3, [pc, #168]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000536:	4b29      	ldr	r3, [pc, #164]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000538:	2200      	movs	r2, #0
 800053a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800053c:	4b27      	ldr	r3, [pc, #156]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800053e:	2204      	movs	r2, #4
 8000540:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000542:	4b26      	ldr	r3, [pc, #152]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000544:	2200      	movs	r2, #0
 8000546:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000548:	4b24      	ldr	r3, [pc, #144]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800054a:	2200      	movs	r2, #0
 800054c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800054e:	4b23      	ldr	r3, [pc, #140]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000550:	2201      	movs	r2, #1
 8000552:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000554:	4b21      	ldr	r3, [pc, #132]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000556:	2200      	movs	r2, #0
 8000558:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800055c:	4b1f      	ldr	r3, [pc, #124]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800055e:	2200      	movs	r2, #0
 8000560:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000562:	4b1e      	ldr	r3, [pc, #120]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000564:	2200      	movs	r2, #0
 8000566:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000568:	4b1c      	ldr	r3, [pc, #112]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800056a:	2200      	movs	r2, #0
 800056c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000570:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000572:	2200      	movs	r2, #0
 8000574:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000576:	4b19      	ldr	r3, [pc, #100]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000578:	2200      	movs	r2, #0
 800057a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800057e:	4817      	ldr	r0, [pc, #92]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000580:	f002 fb0c 	bl	8002b9c <HAL_ADC_Init>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800058a:	f000 ffd5 	bl	8001538 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800058e:	2300      	movs	r3, #0
 8000590:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000592:	f107 031c 	add.w	r3, r7, #28
 8000596:	4619      	mov	r1, r3
 8000598:	4810      	ldr	r0, [pc, #64]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800059a:	f003 fa8d 	bl	8003ab8 <HAL_ADCEx_MultiModeConfigChannel>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80005a4:	f000 ffc8 	bl	8001538 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80005a8:	4b0e      	ldr	r3, [pc, #56]	@ (80005e4 <MX_ADC1_Init+0xe8>)
 80005aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ac:	2306      	movs	r3, #6
 80005ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005b4:	237f      	movs	r3, #127	@ 0x7f
 80005b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005b8:	2304      	movs	r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	4619      	mov	r1, r3
 80005c4:	4805      	ldr	r0, [pc, #20]	@ (80005dc <MX_ADC1_Init+0xe0>)
 80005c6:	f002 fdd9 	bl	800317c <HAL_ADC_ConfigChannel>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80005d0:	f000 ffb2 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005d4:	bf00      	nop
 80005d6:	3728      	adds	r7, #40	@ 0x28
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	2000007c 	.word	0x2000007c
 80005e0:	50040000 	.word	0x50040000
 80005e4:	43210000 	.word	0x43210000

080005e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b0ac      	sub	sp, #176	@ 0xb0
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	2288      	movs	r2, #136	@ 0x88
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f00a ffab 	bl	800b564 <memset>
  if(adcHandle->Instance==ADC1)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a27      	ldr	r2, [pc, #156]	@ (80006b0 <HAL_ADC_MspInit+0xc8>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d146      	bne.n	80006a6 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000618:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800061c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800061e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000622:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000626:	2302      	movs	r3, #2
 8000628:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800062a:	2301      	movs	r3, #1
 800062c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800062e:	2308      	movs	r3, #8
 8000630:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000632:	2307      	movs	r3, #7
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800063e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000642:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000644:	f107 0314 	add.w	r3, r7, #20
 8000648:	4618      	mov	r0, r3
 800064a:	f004 fc37 	bl	8004ebc <HAL_RCCEx_PeriphCLKConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000654:	f000 ff70 	bl	8001538 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000658:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800065a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065c:	4a15      	ldr	r2, [pc, #84]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800065e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000662:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000664:	4b13      	ldr	r3, [pc, #76]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000668:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000670:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000674:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067c:	4b0d      	ldr	r3, [pc, #52]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800067e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000680:	f003 0302 	and.w	r3, r3, #2
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = Poti_Pin;
 8000688:	2302      	movs	r3, #2
 800068a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800068e:	230b      	movs	r3, #11
 8000690:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800069e:	4619      	mov	r1, r3
 80006a0:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <HAL_ADC_MspInit+0xd0>)
 80006a2:	f003 fb9b 	bl	8003ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006a6:	bf00      	nop
 80006a8:	37b0      	adds	r7, #176	@ 0xb0
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	50040000 	.word	0x50040000
 80006b4:	40021000 	.word	0x40021000
 80006b8:	48000400 	.word	0x48000400

080006bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  eventGroup = xEventGroupCreate();
 80006c2:	f007 fce7 	bl	8008094 <xEventGroupCreate>
 80006c6:	4603      	mov	r3, r0
 80006c8:	4a3e      	ldr	r2, [pc, #248]	@ (80007c4 <MX_FREERTOS_Init+0x108>)
 80006ca:	6013      	str	r3, [r2, #0]
  oledEventGroup = xEventGroupCreate();
 80006cc:	f007 fce2 	bl	8008094 <xEventGroupCreate>
 80006d0:	4603      	mov	r3, r0
 80006d2:	4a3d      	ldr	r2, [pc, #244]	@ (80007c8 <MX_FREERTOS_Init+0x10c>)
 80006d4:	6013      	str	r3, [r2, #0]
  doBlink1 = false;
 80006d6:	4b3d      	ldr	r3, [pc, #244]	@ (80007cc <MX_FREERTOS_Init+0x110>)
 80006d8:	2200      	movs	r2, #0
 80006da:	701a      	strb	r2, [r3, #0]
  doBlink2 = false;
 80006dc:	4b3c      	ldr	r3, [pc, #240]	@ (80007d0 <MX_FREERTOS_Init+0x114>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
  blinkState = false;
 80006e2:	4b3c      	ldr	r3, [pc, #240]	@ (80007d4 <MX_FREERTOS_Init+0x118>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
  

  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f003 fd35 	bl	8004160 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);

  //init bars
  for(int i = 0; i < NUM_BARS; i++) {
 80006f6:	2300      	movs	r3, #0
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	e01f      	b.n	800073c <MX_FREERTOS_Init+0x80>
      oledBars[i].startTick = 0;
 80006fc:	4936      	ldr	r1, [pc, #216]	@ (80007d8 <MX_FREERTOS_Init+0x11c>)
 80006fe:	687a      	ldr	r2, [r7, #4]
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	440b      	add	r3, r1
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
      oledBars[i].durationTick = 0;
 800070e:	4932      	ldr	r1, [pc, #200]	@ (80007d8 <MX_FREERTOS_Init+0x11c>)
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	4613      	mov	r3, r2
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	4413      	add	r3, r2
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	440b      	add	r3, r1
 800071c:	3304      	adds	r3, #4
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
      oledBars[i].active = 0;
 8000722:	492d      	ldr	r1, [pc, #180]	@ (80007d8 <MX_FREERTOS_Init+0x11c>)
 8000724:	687a      	ldr	r2, [r7, #4]
 8000726:	4613      	mov	r3, r2
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	4413      	add	r3, r2
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	440b      	add	r3, r1
 8000730:	3308      	adds	r3, #8
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < NUM_BARS; i++) {
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	3301      	adds	r3, #1
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b07      	cmp	r3, #7
 8000740:	dddc      	ble.n	80006fc <MX_FREERTOS_Init+0x40>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  lightMutex = xSemaphoreCreateMutex();
 8000742:	2001      	movs	r0, #1
 8000744:	f008 f88d 	bl	8008862 <xQueueCreateMutex>
 8000748:	4603      	mov	r3, r0
 800074a:	4a24      	ldr	r2, [pc, #144]	@ (80007dc <MX_FREERTOS_Init+0x120>)
 800074c:	6013      	str	r3, [r2, #0]
  oledMutex = xSemaphoreCreateMutex();
 800074e:	2001      	movs	r0, #1
 8000750:	f008 f887 	bl	8008862 <xQueueCreateMutex>
 8000754:	4603      	mov	r3, r0
 8000756:	4a22      	ldr	r2, [pc, #136]	@ (80007e0 <MX_FREERTOS_Init+0x124>)
 8000758:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800075a:	4a22      	ldr	r2, [pc, #136]	@ (80007e4 <MX_FREERTOS_Init+0x128>)
 800075c:	2100      	movs	r1, #0
 800075e:	4822      	ldr	r0, [pc, #136]	@ (80007e8 <MX_FREERTOS_Init+0x12c>)
 8000760:	f007 fbb6 	bl	8007ed0 <osThreadNew>
 8000764:	4603      	mov	r3, r0
 8000766:	4a21      	ldr	r2, [pc, #132]	@ (80007ec <MX_FREERTOS_Init+0x130>)
 8000768:	6013      	str	r3, [r2, #0]

  /* creation of TLHandlerTask */
  TLHandlerTaskHandle = osThreadNew(TLHandler, NULL, &TLHandlerTask_attributes);
 800076a:	4a21      	ldr	r2, [pc, #132]	@ (80007f0 <MX_FREERTOS_Init+0x134>)
 800076c:	2100      	movs	r1, #0
 800076e:	4821      	ldr	r0, [pc, #132]	@ (80007f4 <MX_FREERTOS_Init+0x138>)
 8000770:	f007 fbae 	bl	8007ed0 <osThreadNew>
 8000774:	4603      	mov	r3, r0
 8000776:	4a20      	ldr	r2, [pc, #128]	@ (80007f8 <MX_FREERTOS_Init+0x13c>)
 8000778:	6013      	str	r3, [r2, #0]

  /* creation of PLHandlerTask */
  PLHandlerTaskHandle = osThreadNew(PLHandler, NULL, &PLHandlerTask_attributes);
 800077a:	4a20      	ldr	r2, [pc, #128]	@ (80007fc <MX_FREERTOS_Init+0x140>)
 800077c:	2100      	movs	r1, #0
 800077e:	4820      	ldr	r0, [pc, #128]	@ (8000800 <MX_FREERTOS_Init+0x144>)
 8000780:	f007 fba6 	bl	8007ed0 <osThreadNew>
 8000784:	4603      	mov	r3, r0
 8000786:	4a1f      	ldr	r2, [pc, #124]	@ (8000804 <MX_FREERTOS_Init+0x148>)
 8000788:	6013      	str	r3, [r2, #0]

  /* creation of InHandlerTask */
  InHandlerTaskHandle = osThreadNew(InHandler, NULL, &InHandlerTask_attributes);
 800078a:	4a1f      	ldr	r2, [pc, #124]	@ (8000808 <MX_FREERTOS_Init+0x14c>)
 800078c:	2100      	movs	r1, #0
 800078e:	481f      	ldr	r0, [pc, #124]	@ (800080c <MX_FREERTOS_Init+0x150>)
 8000790:	f007 fb9e 	bl	8007ed0 <osThreadNew>
 8000794:	4603      	mov	r3, r0
 8000796:	4a1e      	ldr	r2, [pc, #120]	@ (8000810 <MX_FREERTOS_Init+0x154>)
 8000798:	6013      	str	r3, [r2, #0]

  /* creation of blinkTaskHandle */
  blinkTaskHandleHandle = osThreadNew(blinkTask, NULL, &blinkTaskHandle_attributes);
 800079a:	4a1e      	ldr	r2, [pc, #120]	@ (8000814 <MX_FREERTOS_Init+0x158>)
 800079c:	2100      	movs	r1, #0
 800079e:	481e      	ldr	r0, [pc, #120]	@ (8000818 <MX_FREERTOS_Init+0x15c>)
 80007a0:	f007 fb96 	bl	8007ed0 <osThreadNew>
 80007a4:	4603      	mov	r3, r0
 80007a6:	4a1d      	ldr	r2, [pc, #116]	@ (800081c <MX_FREERTOS_Init+0x160>)
 80007a8:	6013      	str	r3, [r2, #0]

  /* creation of OLHandlerTask */
  OLHandlerTaskHandle = osThreadNew(OLHandler, NULL, &OLHandlerTask_attributes);
 80007aa:	4a1d      	ldr	r2, [pc, #116]	@ (8000820 <MX_FREERTOS_Init+0x164>)
 80007ac:	2100      	movs	r1, #0
 80007ae:	481d      	ldr	r0, [pc, #116]	@ (8000824 <MX_FREERTOS_Init+0x168>)
 80007b0:	f007 fb8e 	bl	8007ed0 <osThreadNew>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a1c      	ldr	r2, [pc, #112]	@ (8000828 <MX_FREERTOS_Init+0x16c>)
 80007b8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200000e0 	.word	0x200000e0
 80007c8:	200000e4 	.word	0x200000e4
 80007cc:	200000ec 	.word	0x200000ec
 80007d0:	200000ed 	.word	0x200000ed
 80007d4:	200000ee 	.word	0x200000ee
 80007d8:	200000f8 	.word	0x200000f8
 80007dc:	200000f0 	.word	0x200000f0
 80007e0:	200000f4 	.word	0x200000f4
 80007e4:	0800b814 	.word	0x0800b814
 80007e8:	0800082d 	.word	0x0800082d
 80007ec:	2000015c 	.word	0x2000015c
 80007f0:	0800b838 	.word	0x0800b838
 80007f4:	0800083d 	.word	0x0800083d
 80007f8:	20000160 	.word	0x20000160
 80007fc:	0800b85c 	.word	0x0800b85c
 8000800:	08000e3d 	.word	0x08000e3d
 8000804:	20000164 	.word	0x20000164
 8000808:	0800b880 	.word	0x0800b880
 800080c:	08000ee5 	.word	0x08000ee5
 8000810:	20000168 	.word	0x20000168
 8000814:	0800b8a4 	.word	0x0800b8a4
 8000818:	08001091 	.word	0x08001091
 800081c:	2000016c 	.word	0x2000016c
 8000820:	0800b8c8 	.word	0x0800b8c8
 8000824:	08001135 	.word	0x08001135
 8000828:	20000170 	.word	0x20000170

0800082c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000834:	2001      	movs	r0, #1
 8000836:	f007 fbdd 	bl	8007ff4 <osDelay>
 800083a:	e7fb      	b.n	8000834 <StartDefaultTask+0x8>

0800083c <TLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TLHandler */
void TLHandler(void *argument)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08c      	sub	sp, #48	@ 0x30
 8000840:	af02      	add	r7, sp, #8
 8000842:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TLHandler */
  /* Infinite loop */
	static states State, NextState;
  for(;;)
  {
    State = NSG_EWR;
 8000844:	4bae      	ldr	r3, [pc, #696]	@ (8000b00 <TLHandler+0x2c4>)
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
    NextState = NSG_EWR;
 800084a:	4bae      	ldr	r3, [pc, #696]	@ (8000b04 <TLHandler+0x2c8>)
 800084c:	2200      	movs	r2, #0
 800084e:	701a      	strb	r2, [r3, #0]
    uint32_t instruction, elapsedTime;
    bool toGreen = false, firstRound  = true, walkingBarStarted = false; // decide whether to go from yellow to red or yellow to green
 8000850:	2300      	movs	r3, #0
 8000852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000856:	2301      	movs	r3, #1
 8000858:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800085c:	2300      	movs	r3, #0
 800085e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    EventBits_t receivedBits;
    TickType_t xStartTimer, xEndTimer, timeToDelay;
    instruction = PL1_Green | PL2_Red;
 8000862:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8000866:	61fb      	str	r3, [r7, #28]
    current_instruction = update_instruction(current_instruction, instruction, PL);
 8000868:	4ba7      	ldr	r3, [pc, #668]	@ (8000b08 <TLHandler+0x2cc>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2201      	movs	r2, #1
 800086e:	69f9      	ldr	r1, [r7, #28]
 8000870:	4618      	mov	r0, r3
 8000872:	f001 fe63 	bl	800253c <update_instruction>
 8000876:	4603      	mov	r3, r0
 8000878:	4aa3      	ldr	r2, [pc, #652]	@ (8000b08 <TLHandler+0x2cc>)
 800087a:	6013      	str	r3, [r2, #0]
    while (1) {
        State = NextState;
 800087c:	4ba1      	ldr	r3, [pc, #644]	@ (8000b04 <TLHandler+0x2c8>)
 800087e:	781a      	ldrb	r2, [r3, #0]
 8000880:	4b9f      	ldr	r3, [pc, #636]	@ (8000b00 <TLHandler+0x2c4>)
 8000882:	701a      	strb	r2, [r3, #0]
        switch(State) {
 8000884:	4b9e      	ldr	r3, [pc, #632]	@ (8000b00 <TLHandler+0x2c4>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b03      	cmp	r3, #3
 800088a:	d8f7      	bhi.n	800087c <TLHandler+0x40>
 800088c:	a201      	add	r2, pc, #4	@ (adr r2, 8000894 <TLHandler+0x58>)
 800088e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000892:	bf00      	nop
 8000894:	080008a5 	.word	0x080008a5
 8000898:	08000a83 	.word	0x08000a83
 800089c:	08000b61 	.word	0x08000b61
 80008a0:	08000c25 	.word	0x08000c25
        case NSG_EWR:
            instruction = TL_NS_Green | TL_EW_Red;
 80008a4:	4b99      	ldr	r3, [pc, #612]	@ (8000b0c <TLHandler+0x2d0>)
 80008a6:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80008a8:	4b97      	ldr	r3, [pc, #604]	@ (8000b08 <TLHandler+0x2cc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2200      	movs	r2, #0
 80008ae:	69f9      	ldr	r1, [r7, #28]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f001 fe43 	bl	800253c <update_instruction>
 80008b6:	4603      	mov	r3, r0
 80008b8:	4a93      	ldr	r2, [pc, #588]	@ (8000b08 <TLHandler+0x2cc>)
 80008ba:	6013      	str	r3, [r2, #0]
            startBar(G1, greenDelay);
 80008bc:	f643 2198 	movw	r1, #15000	@ 0x3a98
 80008c0:	2004      	movs	r0, #4
 80008c2:	f000 fe3f 	bl	8001544 <startBar>
            if (!walkingBarStarted) {
 80008c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008ca:	f083 0301 	eor.w	r3, r3, #1
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d004      	beq.n	80008de <TLHandler+0xa2>
              startBar(W1, walkingDelay);
 80008d4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80008d8:	2001      	movs	r0, #1
 80008da:	f000 fe33 	bl	8001544 <startBar>
            }
            stopBar(R1);
 80008de:	2005      	movs	r0, #5
 80008e0:	f000 fe6c 	bl	80015bc <stopBar>
            xStartTimer = xTaskGetTickCount();
 80008e4:	f008 fffe 	bl	80098e4 <xTaskGetTickCount>
 80008e8:	61b8      	str	r0, [r7, #24]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL2_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 80008ea:	4b89      	ldr	r3, [pc, #548]	@ (8000b10 <TLHandler+0x2d4>)
 80008ec:	6818      	ldr	r0, [r3, #0]
 80008ee:	f643 2398 	movw	r3, #15000	@ 0x3a98
 80008f2:	9300      	str	r3, [sp, #0]
 80008f4:	2300      	movs	r3, #0
 80008f6:	2201      	movs	r2, #1
 80008f8:	f240 213e 	movw	r1, #574	@ 0x23e
 80008fc:	f007 fbe4 	bl	80080c8 <xEventGroupWaitBits>
 8000900:	6178      	str	r0, [r7, #20]
            xEndTimer = xTaskGetTickCount();
 8000902:	f008 ffef 	bl	80098e4 <xTaskGetTickCount>
 8000906:	6138      	str	r0, [r7, #16]
            elapsedTime = xEndTimer - xStartTimer;
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	60fb      	str	r3, [r7, #12]

            if(receivedBits & (Event_PL2 | Event_PL2_Pressed_Yellow)) {
 8000910:	697a      	ldr	r2, [r7, #20]
 8000912:	f240 2302 	movw	r3, #514	@ 0x202
 8000916:	4013      	ands	r3, r2
 8000918:	2b00      	cmp	r3, #0
 800091a:	d020      	beq.n	800095e <TLHandler+0x122>

              timeToDelay = greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay;
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000922:	3318      	adds	r3, #24
 8000924:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000928:	d204      	bcs.n	8000934 <TLHandler+0xf8>
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000930:	3318      	adds	r3, #24
 8000932:	e001      	b.n	8000938 <TLHandler+0xfc>
 8000934:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000938:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000940:	4293      	cmp	r3, r2
 8000942:	d808      	bhi.n	8000956 <TLHandler+0x11a>
 8000944:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000948:	2b00      	cmp	r3, #0
 800094a:	d004      	beq.n	8000956 <TLHandler+0x11a>
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000952:	3308      	adds	r3, #8
 8000954:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 8000956:	6a38      	ldr	r0, [r7, #32]
 8000958:	f008 fe72 	bl	8009640 <vTaskDelay>
 800095c:	e087      	b.n	8000a6e <TLHandler+0x232>

            } else if((receivedBits & (Event_TL2_Switch | Event_TL4_Switch)) && !(receivedBits & (Event_TL1_Switch | Event_TL3_Switch))) {
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8000964:	2b00      	cmp	r3, #0
 8000966:	d021      	beq.n	80009ac <TLHandler+0x170>
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	f003 0314 	and.w	r3, r3, #20
 800096e:	2b00      	cmp	r3, #0
 8000970:	d11c      	bne.n	80009ac <TLHandler+0x170>
              NextState = NSG_EWR;
 8000972:	4b64      	ldr	r3, [pc, #400]	@ (8000b04 <TLHandler+0x2c8>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]

              if (!walkingBarStarted) walkingBarStarted = true;
 8000978:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800097c:	f083 0301 	eor.w	r3, r3, #1
 8000980:	b2db      	uxtb	r3, r3
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <TLHandler+0x150>
 8000986:	2301      	movs	r3, #1
 8000988:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
              if (!(Event_NS_Safe_Walk & xEventGroupGetBits(eventGroup))) firstRound = false;
 800098c:	4b60      	ldr	r3, [pc, #384]	@ (8000b10 <TLHandler+0x2d4>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2100      	movs	r1, #0
 8000992:	4618      	mov	r0, r3
 8000994:	f007 fc6a 	bl	800826c <xEventGroupClearBits>
 8000998:	4603      	mov	r3, r0
 800099a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800099e:	2b00      	cmp	r3, #0
 80009a0:	f040 8233 	bne.w	8000e0a <TLHandler+0x5ce>
 80009a4:	2300      	movs	r3, #0
 80009a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
              break;
 80009aa:	e22e      	b.n	8000e0a <TLHandler+0x5ce>
            } else if(receivedBits & (Event_TL1_Switch | Event_TL3_Switch)) {
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	f003 0314 	and.w	r3, r3, #20
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d05b      	beq.n	8000a6e <TLHandler+0x232>
              if(!(receivedBits & (Event_TL2_Switch | Event_TL4_Switch))) {
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d133      	bne.n	8000a28 <TLHandler+0x1ec>
                if(!firstRound) {
 80009c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80009c4:	f083 0301 	eor.w	r3, r3, #1
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d02c      	beq.n	8000a28 <TLHandler+0x1ec>
                  toGreen = false;
 80009ce:	2300      	movs	r3, #0
 80009d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                  NextState = NSY_EWR;
 80009d4:	4b4b      	ldr	r3, [pc, #300]	@ (8000b04 <TLHandler+0x2c8>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	701a      	strb	r2, [r3, #0]
                  startBar(R2, redDelayMax);
 80009da:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80009de:	2007      	movs	r0, #7
 80009e0:	f000 fdb0 	bl	8001544 <startBar>
                  xStartTimer = xTaskGetTickCount();
 80009e4:	f008 ff7e 	bl	80098e4 <xTaskGetTickCount>
 80009e8:	61b8      	str	r0, [r7, #24]
                  receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdFALSE, pdFALSE, redDelayMax);
 80009ea:	4b49      	ldr	r3, [pc, #292]	@ (8000b10 <TLHandler+0x2d4>)
 80009ec:	6818      	ldr	r0, [r3, #0]
 80009ee:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2300      	movs	r3, #0
 80009f6:	2200      	movs	r2, #0
 80009f8:	2102      	movs	r1, #2
 80009fa:	f007 fb65 	bl	80080c8 <xEventGroupWaitBits>
 80009fe:	6178      	str	r0, [r7, #20]
                  if (receivedBits & Event_PL2) {
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	f000 8210 	beq.w	8000e2c <TLHandler+0x5f0>
                    xEndTimer = xTaskGetTickCount();
 8000a0c:	f008 ff6a 	bl	80098e4 <xTaskGetTickCount>
 8000a10:	6138      	str	r0, [r7, #16]
                    elapsedTime = xEndTimer - xStartTimer;
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	1ad3      	subs	r3, r2, r3
 8000a18:	60fb      	str	r3, [r7, #12]
                    //startBar(P2, pedestrianDelay);
                    vTaskDelay(redDelayMax - elapsedTime);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f008 fe0d 	bl	8009640 <vTaskDelay>
                  }
                  break;
 8000a26:	e201      	b.n	8000e2c <TLHandler+0x5f0>
                } 
              }
              startBar(R2, redDelayMax);
 8000a28:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000a2c:	2007      	movs	r0, #7
 8000a2e:	f000 fd89 	bl	8001544 <startBar>
              stopBar(G1);
 8000a32:	2004      	movs	r0, #4
 8000a34:	f000 fdc2 	bl	80015bc <stopBar>
              timeToDelay = greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000a3e:	3318      	adds	r3, #24
 8000a40:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000a44:	bf28      	it	cs
 8000a46:	f44f 63fa 	movcs.w	r3, #2000	@ 0x7d0
 8000a4a:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d808      	bhi.n	8000a68 <TLHandler+0x22c>
 8000a56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d004      	beq.n	8000a68 <TLHandler+0x22c>
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000a64:	3308      	adds	r3, #8
 8000a66:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 8000a68:	6a38      	ldr	r0, [r7, #32]
 8000a6a:	f008 fde9 	bl	8009640 <vTaskDelay>
            }
            firstRound = false;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            NextState = NSY_EWR;
 8000a74:	4b23      	ldr	r3, [pc, #140]	@ (8000b04 <TLHandler+0x2c8>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	701a      	strb	r2, [r3, #0]
            toGreen = false;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000a80:	e1da      	b.n	8000e38 <TLHandler+0x5fc>

        case NSY_EWR:
            instruction = TL_NS_Yellow | TL_EW_Red;
 8000a82:	4b24      	ldr	r3, [pc, #144]	@ (8000b14 <TLHandler+0x2d8>)
 8000a84:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000a86:	4b20      	ldr	r3, [pc, #128]	@ (8000b08 <TLHandler+0x2cc>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	69f9      	ldr	r1, [r7, #28]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f001 fd54 	bl	800253c <update_instruction>
 8000a94:	4603      	mov	r3, r0
 8000a96:	4a1c      	ldr	r2, [pc, #112]	@ (8000b08 <TLHandler+0x2cc>)
 8000a98:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 8000a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d03a      	beq.n	8000b18 <TLHandler+0x2dc>
              stopBar(G2);
 8000aa2:	2006      	movs	r0, #6
 8000aa4:	f000 fd8a 	bl	80015bc <stopBar>
              xStartTimer = xTaskGetTickCount();
 8000aa8:	f008 ff1c 	bl	80098e4 <xTaskGetTickCount>
 8000aac:	61b8      	str	r0, [r7, #24]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdTRUE, pdFALSE, yellowDelay);
 8000aae:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <TLHandler+0x2d4>)
 8000ab0:	6818      	ldr	r0, [r3, #0]
 8000ab2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ab6:	9300      	str	r3, [sp, #0]
 8000ab8:	2300      	movs	r3, #0
 8000aba:	2201      	movs	r2, #1
 8000abc:	2102      	movs	r1, #2
 8000abe:	f007 fb03 	bl	80080c8 <xEventGroupWaitBits>
 8000ac2:	6178      	str	r0, [r7, #20]
              xEndTimer = xTaskGetTickCount();
 8000ac4:	f008 ff0e 	bl	80098e4 <xTaskGetTickCount>
 8000ac8:	6138      	str	r0, [r7, #16]
              elapsedTime = xEndTimer - xStartTimer;
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	69bb      	ldr	r3, [r7, #24]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	60fb      	str	r3, [r7, #12]
              if(receivedBits & Event_PL2) {
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	f003 0302 	and.w	r3, r3, #2
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d00c      	beq.n	8000af6 <TLHandler+0x2ba>
                xEventGroupSetBits(eventGroup, Event_PL2_Pressed_Yellow);
 8000adc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <TLHandler+0x2d4>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f007 fbfa 	bl	80082de <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000af0:	4618      	mov	r0, r3
 8000af2:	f008 fda5 	bl	8009640 <vTaskDelay>
              }
              NextState = NSG_EWR;
 8000af6:	4b03      	ldr	r3, [pc, #12]	@ (8000b04 <TLHandler+0x2c8>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
 8000afc:	e026      	b.n	8000b4c <TLHandler+0x310>
 8000afe:	bf00      	nop
 8000b00:	20000174 	.word	0x20000174
 8000b04:	20000175 	.word	0x20000175
 8000b08:	200000e8 	.word	0x200000e8
 8000b0c:	00802084 	.word	0x00802084
 8000b10:	200000e0 	.word	0x200000e0
 8000b14:	00804088 	.word	0x00804088
            } else {
              vTaskDelay(yellowDelay);
 8000b18:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000b1c:	f008 fd90 	bl	8009640 <vTaskDelay>
              NextState = NSR_EWY;
 8000b20:	4bbb      	ldr	r3, [pc, #748]	@ (8000e10 <TLHandler+0x5d4>)
 8000b22:	2202      	movs	r2, #2
 8000b24:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_EW_Safe_Walk);
 8000b26:	4bbb      	ldr	r3, [pc, #748]	@ (8000e14 <TLHandler+0x5d8>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2180      	movs	r1, #128	@ 0x80
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f007 fbd6 	bl	80082de <xEventGroupSetBits>
              doBlink2 = false;
 8000b32:	4bb9      	ldr	r3, [pc, #740]	@ (8000e18 <TLHandler+0x5dc>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 8000b38:	4bb8      	ldr	r3, [pc, #736]	@ (8000e1c <TLHandler+0x5e0>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	2100      	movs	r1, #0
 8000b40:	4618      	mov	r0, r3
 8000b42:	f001 fcfb 	bl	800253c <update_instruction>
 8000b46:	4603      	mov	r3, r0
 8000b48:	4ab4      	ldr	r2, [pc, #720]	@ (8000e1c <TLHandler+0x5e0>)
 8000b4a:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            firstRound = true;
 8000b52:	2301      	movs	r3, #1
 8000b54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            walkingBarStarted = false;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8000b5e:	e16b      	b.n	8000e38 <TLHandler+0x5fc>

        case NSR_EWY:
            instruction = TL_NS_Red | TL_EW_Yellow;
 8000b60:	4baf      	ldr	r3, [pc, #700]	@ (8000e20 <TLHandler+0x5e4>)
 8000b62:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000b64:	4bad      	ldr	r3, [pc, #692]	@ (8000e1c <TLHandler+0x5e0>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	69f9      	ldr	r1, [r7, #28]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f001 fce5 	bl	800253c <update_instruction>
 8000b72:	4603      	mov	r3, r0
 8000b74:	4aa9      	ldr	r2, [pc, #676]	@ (8000e1c <TLHandler+0x5e0>)
 8000b76:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 8000b78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d02d      	beq.n	8000bdc <TLHandler+0x3a0>
              stopBar(G1);
 8000b80:	2004      	movs	r0, #4
 8000b82:	f000 fd1b 	bl	80015bc <stopBar>
              xStartTimer = xTaskGetTickCount();
 8000b86:	f008 fead 	bl	80098e4 <xTaskGetTickCount>
 8000b8a:	61b8      	str	r0, [r7, #24]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdTRUE, pdFALSE, yellowDelay);
 8000b8c:	4ba1      	ldr	r3, [pc, #644]	@ (8000e14 <TLHandler+0x5d8>)
 8000b8e:	6818      	ldr	r0, [r3, #0]
 8000b90:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	2300      	movs	r3, #0
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	f007 fa94 	bl	80080c8 <xEventGroupWaitBits>
 8000ba0:	6178      	str	r0, [r7, #20]
              xEndTimer = xTaskGetTickCount();
 8000ba2:	f008 fe9f 	bl	80098e4 <xTaskGetTickCount>
 8000ba6:	6138      	str	r0, [r7, #16]
              elapsedTime = xEndTimer - xStartTimer;
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	60fb      	str	r3, [r7, #12]
              if(receivedBits & Event_PL1) {
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00c      	beq.n	8000bd4 <TLHandler+0x398>
                xEventGroupSetBits(eventGroup, Event_PL1_Pressed_Yellow);
 8000bba:	4b96      	ldr	r3, [pc, #600]	@ (8000e14 <TLHandler+0x5d8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f007 fb8b 	bl	80082de <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f008 fd36 	bl	8009640 <vTaskDelay>
              }
              NextState = NSR_EWG;
 8000bd4:	4b8e      	ldr	r3, [pc, #568]	@ (8000e10 <TLHandler+0x5d4>)
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	701a      	strb	r2, [r3, #0]
 8000bda:	e019      	b.n	8000c10 <TLHandler+0x3d4>
            } else {
              vTaskDelay(yellowDelay);
 8000bdc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000be0:	f008 fd2e 	bl	8009640 <vTaskDelay>
              NextState = NSY_EWR;
 8000be4:	4b8a      	ldr	r3, [pc, #552]	@ (8000e10 <TLHandler+0x5d4>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_NS_Safe_Walk); // tell the pedestrian light that the N/S traffic is green
 8000bea:	4b8a      	ldr	r3, [pc, #552]	@ (8000e14 <TLHandler+0x5d8>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2140      	movs	r1, #64	@ 0x40
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f007 fb74 	bl	80082de <xEventGroupSetBits>
              doBlink1 = false;
 8000bf6:	4b8b      	ldr	r3, [pc, #556]	@ (8000e24 <TLHandler+0x5e8>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 8000bfc:	4b87      	ldr	r3, [pc, #540]	@ (8000e1c <TLHandler+0x5e0>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2202      	movs	r2, #2
 8000c02:	2100      	movs	r1, #0
 8000c04:	4618      	mov	r0, r3
 8000c06:	f001 fc99 	bl	800253c <update_instruction>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	4a83      	ldr	r2, [pc, #524]	@ (8000e1c <TLHandler+0x5e0>)
 8000c0e:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 8000c10:	2301      	movs	r3, #1
 8000c12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            firstRound = true;
 8000c16:	2301      	movs	r3, #1
 8000c18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            walkingBarStarted = false;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            break;
 8000c22:	e109      	b.n	8000e38 <TLHandler+0x5fc>

        case NSR_EWG:
            instruction = TL_NS_Red | TL_EW_Green;
 8000c24:	4b80      	ldr	r3, [pc, #512]	@ (8000e28 <TLHandler+0x5ec>)
 8000c26:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000c28:	4b7c      	ldr	r3, [pc, #496]	@ (8000e1c <TLHandler+0x5e0>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	69f9      	ldr	r1, [r7, #28]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f001 fc83 	bl	800253c <update_instruction>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a78      	ldr	r2, [pc, #480]	@ (8000e1c <TLHandler+0x5e0>)
 8000c3a:	6013      	str	r3, [r2, #0]
            startBar(G2, greenDelay);
 8000c3c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000c40:	2006      	movs	r0, #6
 8000c42:	f000 fc7f 	bl	8001544 <startBar>
            if (!walkingBarStarted) {
 8000c46:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c4a:	f083 0301 	eor.w	r3, r3, #1
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d004      	beq.n	8000c5e <TLHandler+0x422>
              startBar(W2, walkingDelay);
 8000c54:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000c58:	2003      	movs	r0, #3
 8000c5a:	f000 fc73 	bl	8001544 <startBar>
            }
            stopBar(R2);
 8000c5e:	2007      	movs	r0, #7
 8000c60:	f000 fcac 	bl	80015bc <stopBar>
            xStartTimer = xTaskGetTickCount();
 8000c64:	f008 fe3e 	bl	80098e4 <xTaskGetTickCount>
 8000c68:	61b8      	str	r0, [r7, #24]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL1_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 8000c6a:	4b6a      	ldr	r3, [pc, #424]	@ (8000e14 <TLHandler+0x5d8>)
 8000c6c:	6818      	ldr	r0, [r3, #0]
 8000c6e:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8000c72:	9300      	str	r3, [sp, #0]
 8000c74:	2300      	movs	r3, #0
 8000c76:	2201      	movs	r2, #1
 8000c78:	f240 113d 	movw	r1, #317	@ 0x13d
 8000c7c:	f007 fa24 	bl	80080c8 <xEventGroupWaitBits>
 8000c80:	6178      	str	r0, [r7, #20]
            xEndTimer = xTaskGetTickCount();
 8000c82:	f008 fe2f 	bl	80098e4 <xTaskGetTickCount>
 8000c86:	6138      	str	r0, [r7, #16]
            elapsedTime = xEndTimer - xStartTimer;
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	60fb      	str	r3, [r7, #12]

            if(receivedBits & (Event_PL1 | Event_PL1_Pressed_Yellow)) {
 8000c90:	697a      	ldr	r2, [r7, #20]
 8000c92:	f240 1301 	movw	r3, #257	@ 0x101
 8000c96:	4013      	ands	r3, r2
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d020      	beq.n	8000cde <TLHandler+0x4a2>
              //startBar(P1, pedestrianDelay);
              timeToDelay = greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000ca2:	3318      	adds	r3, #24
 8000ca4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000ca8:	d204      	bcs.n	8000cb4 <TLHandler+0x478>
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000cb0:	3318      	adds	r3, #24
 8000cb2:	e001      	b.n	8000cb8 <TLHandler+0x47c>
 8000cb4:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000cb8:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d808      	bhi.n	8000cd6 <TLHandler+0x49a>
 8000cc4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d004      	beq.n	8000cd6 <TLHandler+0x49a>
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000cd2:	3308      	adds	r3, #8
 8000cd4:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 8000cd6:	6a38      	ldr	r0, [r7, #32]
 8000cd8:	f008 fcb2 	bl	8009640 <vTaskDelay>
 8000cdc:	e08b      	b.n	8000df6 <TLHandler+0x5ba>
            } else if((receivedBits & (Event_TL1_Switch | Event_TL3_Switch)) && !(receivedBits & (Event_TL2_Switch | Event_TL4_Switch))) {
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	f003 0314 	and.w	r3, r3, #20
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d021      	beq.n	8000d2c <TLHandler+0x4f0>
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d11c      	bne.n	8000d2c <TLHandler+0x4f0>
              NextState = NSR_EWG;
 8000cf2:	4b47      	ldr	r3, [pc, #284]	@ (8000e10 <TLHandler+0x5d4>)
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	701a      	strb	r2, [r3, #0]
              if (!walkingBarStarted) walkingBarStarted = true;
 8000cf8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000cfc:	f083 0301 	eor.w	r3, r3, #1
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d002      	beq.n	8000d0c <TLHandler+0x4d0>
 8000d06:	2301      	movs	r3, #1
 8000d08:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
              if (!(Event_EW_Safe_Walk & xEventGroupGetBits(eventGroup))) firstRound = false;
 8000d0c:	4b41      	ldr	r3, [pc, #260]	@ (8000e14 <TLHandler+0x5d8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f007 faaa 	bl	800826c <xEventGroupClearBits>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f040 8086 	bne.w	8000e30 <TLHandler+0x5f4>
 8000d24:	2300      	movs	r3, #0
 8000d26:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
              break;
 8000d2a:	e081      	b.n	8000e30 <TLHandler+0x5f4>
            } else if((receivedBits & (Event_TL2_Switch | Event_TL4_Switch))) {
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d05f      	beq.n	8000df6 <TLHandler+0x5ba>
              if(!(receivedBits & (Event_TL1_Switch | Event_TL3_Switch))) {
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	f003 0314 	and.w	r3, r3, #20
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d137      	bne.n	8000db0 <TLHandler+0x574>
                // TODO: FIX this part
                if(!firstRound) {
 8000d40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d44:	f083 0301 	eor.w	r3, r3, #1
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d030      	beq.n	8000db0 <TLHandler+0x574>
                  toGreen = false;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                  NextState = NSR_EWY;
 8000d54:	4b2e      	ldr	r3, [pc, #184]	@ (8000e10 <TLHandler+0x5d4>)
 8000d56:	2202      	movs	r2, #2
 8000d58:	701a      	strb	r2, [r3, #0]
                  startBar(R1, redDelayMax);
 8000d5a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000d5e:	2005      	movs	r0, #5
 8000d60:	f000 fbf0 	bl	8001544 <startBar>
                  xStartTimer = xTaskGetTickCount();
 8000d64:	f008 fdbe 	bl	80098e4 <xTaskGetTickCount>
 8000d68:	61b8      	str	r0, [r7, #24]
                  receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdFALSE, pdFALSE, redDelayMax);
 8000d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e14 <TLHandler+0x5d8>)
 8000d6c:	6818      	ldr	r0, [r3, #0]
 8000d6e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2300      	movs	r3, #0
 8000d76:	2200      	movs	r2, #0
 8000d78:	2101      	movs	r1, #1
 8000d7a:	f007 f9a5 	bl	80080c8 <xEventGroupWaitBits>
 8000d7e:	6178      	str	r0, [r7, #20]
                  if (receivedBits & Event_PL1) {
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d054      	beq.n	8000e34 <TLHandler+0x5f8>
                    xEndTimer = xTaskGetTickCount();
 8000d8a:	f008 fdab 	bl	80098e4 <xTaskGetTickCount>
 8000d8e:	6138      	str	r0, [r7, #16]
                    elapsedTime = xEndTimer - xStartTimer;
 8000d90:	693a      	ldr	r2, [r7, #16]
 8000d92:	69bb      	ldr	r3, [r7, #24]
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	60fb      	str	r3, [r7, #12]
                    startBar(P1, pedestrianDelay);
 8000d98:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	f000 fbd1 	bl	8001544 <startBar>
                    vTaskDelay(redDelayMax - elapsedTime);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000da8:	4618      	mov	r0, r3
 8000daa:	f008 fc49 	bl	8009640 <vTaskDelay>
                  }
                  break;
 8000dae:	e041      	b.n	8000e34 <TLHandler+0x5f8>
                }
              }
              startBar(R1, redDelayMax);
 8000db0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000db4:	2005      	movs	r0, #5
 8000db6:	f000 fbc5 	bl	8001544 <startBar>
              stopBar(G2);
 8000dba:	2006      	movs	r0, #6
 8000dbc:	f000 fbfe 	bl	80015bc <stopBar>
              timeToDelay = greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax;
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000dc6:	3318      	adds	r3, #24
 8000dc8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000dcc:	bf28      	it	cs
 8000dce:	f44f 63fa 	movcs.w	r3, #2000	@ 0x7d0
 8000dd2:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d808      	bhi.n	8000df0 <TLHandler+0x5b4>
 8000dde:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d004      	beq.n	8000df0 <TLHandler+0x5b4>
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000dec:	3308      	adds	r3, #8
 8000dee:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 8000df0:	6a38      	ldr	r0, [r7, #32]
 8000df2:	f008 fc25 	bl	8009640 <vTaskDelay>
            }
            toGreen = false;
 8000df6:	2300      	movs	r3, #0
 8000df8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            firstRound = false;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            NextState = NSR_EWY;
 8000e02:	4b03      	ldr	r3, [pc, #12]	@ (8000e10 <TLHandler+0x5d4>)
 8000e04:	2202      	movs	r2, #2
 8000e06:	701a      	strb	r2, [r3, #0]
            break;
 8000e08:	e016      	b.n	8000e38 <TLHandler+0x5fc>
              break;
 8000e0a:	bf00      	nop
 8000e0c:	e536      	b.n	800087c <TLHandler+0x40>
 8000e0e:	bf00      	nop
 8000e10:	20000175 	.word	0x20000175
 8000e14:	200000e0 	.word	0x200000e0
 8000e18:	200000ed 	.word	0x200000ed
 8000e1c:	200000e8 	.word	0x200000e8
 8000e20:	00408050 	.word	0x00408050
 8000e24:	200000ec 	.word	0x200000ec
 8000e28:	00208030 	.word	0x00208030
                  break;
 8000e2c:	bf00      	nop
 8000e2e:	e525      	b.n	800087c <TLHandler+0x40>
              break;
 8000e30:	bf00      	nop
 8000e32:	e523      	b.n	800087c <TLHandler+0x40>
                  break;
 8000e34:	bf00      	nop
 8000e36:	e521      	b.n	800087c <TLHandler+0x40>
        State = NextState;
 8000e38:	e520      	b.n	800087c <TLHandler+0x40>
 8000e3a:	bf00      	nop

08000e3c <PLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PLHandler */
void PLHandler(void *argument)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af02      	add	r7, sp, #8
 8000e42:	6078      	str	r0, [r7, #4]
  EventBits_t receivedBits;
  uint32_t instruction;
  for(;;)
  {

	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdFALSE, pdFALSE, portMAX_DELAY);
 8000e44:	4b24      	ldr	r3, [pc, #144]	@ (8000ed8 <PLHandler+0x9c>)
 8000e46:	6818      	ldr	r0, [r3, #0]
 8000e48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e4c:	9300      	str	r3, [sp, #0]
 8000e4e:	2300      	movs	r3, #0
 8000e50:	2200      	movs	r2, #0
 8000e52:	21c0      	movs	r1, #192	@ 0xc0
 8000e54:	f007 f938 	bl	80080c8 <xEventGroupWaitBits>
 8000e58:	60f8      	str	r0, [r7, #12]
      if(receivedBits & Event_NS_Safe_Walk) {
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d019      	beq.n	8000e98 <PLHandler+0x5c>
        instruction = PL1_Green | PL2_Red;
 8000e64:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8000e68:	60bb      	str	r3, [r7, #8]
        current_instruction = update_instruction(current_instruction, instruction, PL);
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000edc <PLHandler+0xa0>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2201      	movs	r2, #1
 8000e70:	68b9      	ldr	r1, [r7, #8]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f001 fb62 	bl	800253c <update_instruction>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	4a18      	ldr	r2, [pc, #96]	@ (8000edc <PLHandler+0xa0>)
 8000e7c:	6013      	str	r3, [r2, #0]
        stopBar(P1);
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fb9c 	bl	80015bc <stopBar>
        vTaskDelay(walkingDelay);
 8000e84:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000e88:	f008 fbda 	bl	8009640 <vTaskDelay>
        xEventGroupClearBits(eventGroup, Event_NS_Safe_Walk);
 8000e8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <PLHandler+0x9c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2140      	movs	r1, #64	@ 0x40
 8000e92:	4618      	mov	r0, r3
 8000e94:	f007 f9ea 	bl	800826c <xEventGroupClearBits>
      }
      if(receivedBits & Event_EW_Safe_Walk) {
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d0d0      	beq.n	8000e44 <PLHandler+0x8>
        instruction = PL1_Red | PL2_Green;
 8000ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <PLHandler+0xa4>)
 8000ea4:	60bb      	str	r3, [r7, #8]
        current_instruction = update_instruction(current_instruction, instruction, PL);
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <PLHandler+0xa0>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f001 fb44 	bl	800253c <update_instruction>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	4a09      	ldr	r2, [pc, #36]	@ (8000edc <PLHandler+0xa0>)
 8000eb8:	6013      	str	r3, [r2, #0]
        stopBar(P2);
 8000eba:	2002      	movs	r0, #2
 8000ebc:	f000 fb7e 	bl	80015bc <stopBar>
        vTaskDelay(walkingDelay);
 8000ec0:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000ec4:	f008 fbbc 	bl	8009640 <vTaskDelay>
        xEventGroupClearBits(eventGroup, Event_EW_Safe_Walk);
 8000ec8:	4b03      	ldr	r3, [pc, #12]	@ (8000ed8 <PLHandler+0x9c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2180      	movs	r1, #128	@ 0x80
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f007 f9cc 	bl	800826c <xEventGroupClearBits>
	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdFALSE, pdFALSE, portMAX_DELAY);
 8000ed4:	e7b6      	b.n	8000e44 <PLHandler+0x8>
 8000ed6:	bf00      	nop
 8000ed8:	200000e0 	.word	0x200000e0
 8000edc:	200000e8 	.word	0x200000e8
 8000ee0:	00100800 	.word	0x00100800

08000ee4 <InHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InHandler */
void InHandler(void *argument)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InHandler */
  /* Infinite loop */
  for(;;)
  {
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000eec:	2180      	movs	r1, #128	@ 0x80
 8000eee:	485f      	ldr	r0, [pc, #380]	@ (800106c <InHandler+0x188>)
 8000ef0:	f003 f91e 	bl	8004130 <HAL_GPIO_ReadPin>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d11b      	bne.n	8000f32 <InHandler+0x4e>
      xEventGroupSetBits(eventGroup, Event_PL2);
 8000efa:	4b5d      	ldr	r3, [pc, #372]	@ (8001070 <InHandler+0x18c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2102      	movs	r1, #2
 8000f00:	4618      	mov	r0, r3
 8000f02:	f007 f9ec 	bl	80082de <xEventGroupSetBits>
    //add a mutex 
      if(current_instruction & PL2_Red) {
 8000f06:	4b5b      	ldr	r3, [pc, #364]	@ (8001074 <InHandler+0x190>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d015      	beq.n	8000f3e <InHandler+0x5a>
        if(!doBlink2) startBar(P2, pedestrianDelay);
 8000f12:	4b59      	ldr	r3, [pc, #356]	@ (8001078 <InHandler+0x194>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	f083 0301 	eor.w	r3, r3, #1
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d004      	beq.n	8000f2a <InHandler+0x46>
 8000f20:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000f24:	2002      	movs	r0, #2
 8000f26:	f000 fb0d 	bl	8001544 <startBar>
        doBlink2 = true;
 8000f2a:	4b53      	ldr	r3, [pc, #332]	@ (8001078 <InHandler+0x194>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	701a      	strb	r2, [r3, #0]
 8000f30:	e005      	b.n	8000f3e <InHandler+0x5a>
      }
	  } else {
      xEventGroupClearBits(eventGroup, Event_PL2);
 8000f32:	4b4f      	ldr	r3, [pc, #316]	@ (8001070 <InHandler+0x18c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2102      	movs	r1, #2
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f007 f997 	bl	800826c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(PL1_Switch_GPIO_Port, PL1_Switch_Pin) == GPIO_PIN_RESET) {
 8000f3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f46:	f003 f8f3 	bl	8004130 <HAL_GPIO_ReadPin>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d11b      	bne.n	8000f88 <InHandler+0xa4>
      xEventGroupSetBits(eventGroup, Event_PL1);
 8000f50:	4b47      	ldr	r3, [pc, #284]	@ (8001070 <InHandler+0x18c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2101      	movs	r1, #1
 8000f56:	4618      	mov	r0, r3
 8000f58:	f007 f9c1 	bl	80082de <xEventGroupSetBits>
      if(current_instruction & PL1_Red) {
 8000f5c:	4b45      	ldr	r3, [pc, #276]	@ (8001074 <InHandler+0x190>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d015      	beq.n	8000f94 <InHandler+0xb0>
        if (!doBlink1) startBar(P1, pedestrianDelay);
 8000f68:	4b44      	ldr	r3, [pc, #272]	@ (800107c <InHandler+0x198>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	f083 0301 	eor.w	r3, r3, #1
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d004      	beq.n	8000f80 <InHandler+0x9c>
 8000f76:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 fae2 	bl	8001544 <startBar>
        doBlink1 = true;
 8000f80:	4b3e      	ldr	r3, [pc, #248]	@ (800107c <InHandler+0x198>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	701a      	strb	r2, [r3, #0]
 8000f86:	e005      	b.n	8000f94 <InHandler+0xb0>
      }
    } else {
      xEventGroupClearBits(eventGroup, Event_PL1);
 8000f88:	4b39      	ldr	r3, [pc, #228]	@ (8001070 <InHandler+0x18c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f007 f96c 	bl	800826c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port,TL1_Car_Pin) == GPIO_PIN_RESET) {
 8000f94:	2110      	movs	r1, #16
 8000f96:	483a      	ldr	r0, [pc, #232]	@ (8001080 <InHandler+0x19c>)
 8000f98:	f003 f8ca 	bl	8004130 <HAL_GPIO_ReadPin>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d106      	bne.n	8000fb0 <InHandler+0xcc>
      xEventGroupSetBits(eventGroup, Event_TL1_Switch);
 8000fa2:	4b33      	ldr	r3, [pc, #204]	@ (8001070 <InHandler+0x18c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2104      	movs	r1, #4
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f007 f998 	bl	80082de <xEventGroupSetBits>
 8000fae:	e005      	b.n	8000fbc <InHandler+0xd8>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL1_Switch);
 8000fb0:	4b2f      	ldr	r3, [pc, #188]	@ (8001070 <InHandler+0x18c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f007 f958 	bl	800826c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port,TL2_Car_Pin) == GPIO_PIN_RESET) {
 8000fbc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fc0:	482a      	ldr	r0, [pc, #168]	@ (800106c <InHandler+0x188>)
 8000fc2:	f003 f8b5 	bl	8004130 <HAL_GPIO_ReadPin>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d106      	bne.n	8000fda <InHandler+0xf6>
      xEventGroupSetBits(eventGroup, Event_TL2_Switch);
 8000fcc:	4b28      	ldr	r3, [pc, #160]	@ (8001070 <InHandler+0x18c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2108      	movs	r1, #8
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f007 f983 	bl	80082de <xEventGroupSetBits>
 8000fd8:	e005      	b.n	8000fe6 <InHandler+0x102>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL2_Switch);
 8000fda:	4b25      	ldr	r3, [pc, #148]	@ (8001070 <InHandler+0x18c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2108      	movs	r1, #8
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f007 f943 	bl	800826c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port,TL3_Car_Pin) == GPIO_PIN_RESET) {
 8000fe6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fea:	4820      	ldr	r0, [pc, #128]	@ (800106c <InHandler+0x188>)
 8000fec:	f003 f8a0 	bl	8004130 <HAL_GPIO_ReadPin>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d106      	bne.n	8001004 <InHandler+0x120>
      xEventGroupSetBits(eventGroup, Event_TL3_Switch);
 8000ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8001070 <InHandler+0x18c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f007 f96e 	bl	80082de <xEventGroupSetBits>
 8001002:	e005      	b.n	8001010 <InHandler+0x12c>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL3_Switch);
 8001004:	4b1a      	ldr	r3, [pc, #104]	@ (8001070 <InHandler+0x18c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2110      	movs	r1, #16
 800100a:	4618      	mov	r0, r3
 800100c:	f007 f92e 	bl	800826c <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port,TL4_Car_Pin)  == GPIO_PIN_RESET) {
 8001010:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001018:	f003 f88a 	bl	8004130 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d106      	bne.n	8001030 <InHandler+0x14c>
      xEventGroupSetBits(eventGroup, Event_TL4_Switch);
 8001022:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <InHandler+0x18c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2120      	movs	r1, #32
 8001028:	4618      	mov	r0, r3
 800102a:	f007 f958 	bl	80082de <xEventGroupSetBits>
 800102e:	e005      	b.n	800103c <InHandler+0x158>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL4_Switch);
 8001030:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <InHandler+0x18c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2120      	movs	r1, #32
 8001036:	4618      	mov	r0, r3
 8001038:	f007 f918 	bl	800826c <xEventGroupClearBits>
    }
    HAL_ADC_Start(&hadc1);
 800103c:	4811      	ldr	r0, [pc, #68]	@ (8001084 <InHandler+0x1a0>)
 800103e:	f001 fefd 	bl	8002e3c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001042:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001046:	480f      	ldr	r0, [pc, #60]	@ (8001084 <InHandler+0x1a0>)
 8001048:	f001 ffb2 	bl	8002fb0 <HAL_ADC_PollForConversion>
    poti_value = HAL_ADC_GetValue(&hadc1);
 800104c:	480d      	ldr	r0, [pc, #52]	@ (8001084 <InHandler+0x1a0>)
 800104e:	f002 f887 	bl	8003160 <HAL_ADC_GetValue>
 8001052:	4603      	mov	r3, r0
 8001054:	b29a      	uxth	r2, r3
 8001056:	4b0c      	ldr	r3, [pc, #48]	@ (8001088 <InHandler+0x1a4>)
 8001058:	801a      	strh	r2, [r3, #0]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, poti_value);
 800105a:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <InHandler+0x1a4>)
 800105c:	881a      	ldrh	r2, [r3, #0]
 800105e:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <InHandler+0x1a8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	639a      	str	r2, [r3, #56]	@ 0x38
    vTaskDelay(10);
 8001064:	200a      	movs	r0, #10
 8001066:	f008 faeb 	bl	8009640 <vTaskDelay>
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 800106a:	e73f      	b.n	8000eec <InHandler+0x8>
 800106c:	48000400 	.word	0x48000400
 8001070:	200000e0 	.word	0x200000e0
 8001074:	200000e8 	.word	0x200000e8
 8001078:	200000ed 	.word	0x200000ed
 800107c:	200000ec 	.word	0x200000ec
 8001080:	48000800 	.word	0x48000800
 8001084:	2000007c 	.word	0x2000007c
 8001088:	20000158 	.word	0x20000158
 800108c:	200006e0 	.word	0x200006e0

08001090 <blinkTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinkTask */
void blinkTask(void *argument)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinkTask */
  /* Infinite loop */
  for(;;)
  {
    if (doBlink1 || doBlink2) {
 8001098:	4b22      	ldr	r3, [pc, #136]	@ (8001124 <blinkTask+0x94>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d103      	bne.n	80010a8 <blinkTask+0x18>
 80010a0:	4b21      	ldr	r3, [pc, #132]	@ (8001128 <blinkTask+0x98>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d029      	beq.n	80010fc <blinkTask+0x6c>
      uint32_t instruction = 0x0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
      if (doBlink1) instruction |= blinkState ? PL1_Blue : 0;
 80010ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <blinkTask+0x94>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00a      	beq.n	80010ca <blinkTask+0x3a>
 80010b4:	4b1d      	ldr	r3, [pc, #116]	@ (800112c <blinkTask+0x9c>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d002      	beq.n	80010c2 <blinkTask+0x32>
 80010bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80010c0:	e000      	b.n	80010c4 <blinkTask+0x34>
 80010c2:	2300      	movs	r3, #0
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]
      if (doBlink2) instruction |= blinkState ? PL2_Blue : 0;
 80010ca:	4b17      	ldr	r3, [pc, #92]	@ (8001128 <blinkTask+0x98>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d00a      	beq.n	80010e8 <blinkTask+0x58>
 80010d2:	4b16      	ldr	r3, [pc, #88]	@ (800112c <blinkTask+0x9c>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <blinkTask+0x50>
 80010da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010de:	e000      	b.n	80010e2 <blinkTask+0x52>
 80010e0:	2300      	movs	r3, #0
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	60fb      	str	r3, [r7, #12]
      current_instruction = update_instruction(current_instruction, instruction, PLB);
 80010e8:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <blinkTask+0xa0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2202      	movs	r2, #2
 80010ee:	68f9      	ldr	r1, [r7, #12]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f001 fa23 	bl	800253c <update_instruction>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001130 <blinkTask+0xa0>)
 80010fa:	6013      	str	r3, [r2, #0]
    }
    blinkState = !blinkState;
 80010fc:	4b0b      	ldr	r3, [pc, #44]	@ (800112c <blinkTask+0x9c>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	bf14      	ite	ne
 8001104:	2301      	movne	r3, #1
 8001106:	2300      	moveq	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	f083 0301 	eor.w	r3, r3, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4b05      	ldr	r3, [pc, #20]	@ (800112c <blinkTask+0x9c>)
 8001118:	701a      	strb	r2, [r3, #0]
    vTaskDelay(toggleFreq);
 800111a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800111e:	f008 fa8f 	bl	8009640 <vTaskDelay>
    if (doBlink1 || doBlink2) {
 8001122:	e7b9      	b.n	8001098 <blinkTask+0x8>
 8001124:	200000ec 	.word	0x200000ec
 8001128:	200000ed 	.word	0x200000ed
 800112c:	200000ee 	.word	0x200000ee
 8001130:	200000e8 	.word	0x200000e8

08001134 <OLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_OLHandler */
void OLHandler(void *argument)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08c      	sub	sp, #48	@ 0x30
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OLHandler */
  /* Infinite loop */
  uint8_t screenArray[NUM_BARS];
  drawTitles();
 800113c:	f000 fa76 	bl	800162c <drawTitles>
  drawBarOutlines();
 8001140:	f000 fae4 	bl	800170c <drawBarOutlines>
  
  for(;;)
  {
    TickType_t current = xTaskGetTickCount();
 8001144:	f008 fbce 	bl	80098e4 <xTaskGetTickCount>
 8001148:	6238      	str	r0, [r7, #32]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 800114a:	4b56      	ldr	r3, [pc, #344]	@ (80012a4 <OLHandler+0x170>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001152:	4618      	mov	r0, r3
 8001154:	f007 fe20 	bl	8008d98 <xQueueSemaphoreTake>
    for(int i = 0; i < NUM_BARS; i++) {
 8001158:	2300      	movs	r3, #0
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800115c:	e08d      	b.n	800127a <OLHandler+0x146>
      if(oledBars[i].active == 0) {
 800115e:	4952      	ldr	r1, [pc, #328]	@ (80012a8 <OLHandler+0x174>)
 8001160:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001162:	4613      	mov	r3, r2
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	4413      	add	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	440b      	add	r3, r1
 800116c:	3308      	adds	r3, #8
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d106      	bne.n	8001182 <OLHandler+0x4e>
        screenArray[i] = BAR_Y1; // bar empty
 8001174:	f107 020c 	add.w	r2, r7, #12
 8001178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800117a:	4413      	add	r3, r2
 800117c:	2234      	movs	r2, #52	@ 0x34
 800117e:	701a      	strb	r2, [r3, #0]
        continue;
 8001180:	e078      	b.n	8001274 <OLHandler+0x140>
      }

      TickType_t start  = oledBars[i].startTick;
 8001182:	4949      	ldr	r1, [pc, #292]	@ (80012a8 <OLHandler+0x174>)
 8001184:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	440b      	add	r3, r1
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	61fb      	str	r3, [r7, #28]
      TickType_t total  = oledBars[i].durationTick;
 8001194:	4944      	ldr	r1, [pc, #272]	@ (80012a8 <OLHandler+0x174>)
 8001196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	440b      	add	r3, r1
 80011a2:	3304      	adds	r3, #4
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	61bb      	str	r3, [r7, #24]
      TickType_t elapsed = current - start;
 80011a8:	6a3a      	ldr	r2, [r7, #32]
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	617b      	str	r3, [r7, #20]

      if(elapsed >= total) {
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d310      	bcc.n	80011da <OLHandler+0xa6>
        oledBars[i].active = 0;
 80011b8:	493b      	ldr	r1, [pc, #236]	@ (80012a8 <OLHandler+0x174>)
 80011ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	440b      	add	r3, r1
 80011c6:	3308      	adds	r3, #8
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
        screenArray[i] = BAR_Y1;
 80011cc:	f107 020c 	add.w	r2, r7, #12
 80011d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011d2:	4413      	add	r3, r2
 80011d4:	2234      	movs	r2, #52	@ 0x34
 80011d6:	701a      	strb	r2, [r3, #0]
        continue;
 80011d8:	e04c      	b.n	8001274 <OLHandler+0x140>
      }

      float barRatio = 1.0f - ((float)elapsed / (float)total);
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	ee07 3a90 	vmov	s15, r3
 80011ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011fa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      if(barRatio < 0.0f) barRatio = 0.0f;
 80011fe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120a:	d502      	bpl.n	8001212 <OLHandler+0xde>
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
      if(barRatio > 1.0f) barRatio = 1.0f;
 8001212:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001216:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800121a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800121e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001222:	dd02      	ble.n	800122a <OLHandler+0xf6>
 8001224:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28

      uint8_t top = BAR_Y1 - (uint8_t)((barRatio * MAX_BAR_HEIGHT));
 800122a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800122e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80012ac <OLHandler+0x178>
 8001232:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123a:	edc7 7a00 	vstr	s15, [r7]
 800123e:	783b      	ldrb	r3, [r7, #0]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
 8001246:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      if(top < BAR_Y2) top = BAR_Y2;
 800124a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800124e:	2b01      	cmp	r3, #1
 8001250:	d802      	bhi.n	8001258 <OLHandler+0x124>
 8001252:	2302      	movs	r3, #2
 8001254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if(top > BAR_Y1) top = BAR_Y1;
 8001258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800125c:	2b34      	cmp	r3, #52	@ 0x34
 800125e:	d902      	bls.n	8001266 <OLHandler+0x132>
 8001260:	2334      	movs	r3, #52	@ 0x34
 8001262:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      screenArray[i] = top;
 8001266:	f107 020c 	add.w	r2, r7, #12
 800126a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800126c:	4413      	add	r3, r2
 800126e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001272:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_BARS; i++) {
 8001274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001276:	3301      	adds	r3, #1
 8001278:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800127a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800127c:	2b07      	cmp	r3, #7
 800127e:	f77f af6e 	ble.w	800115e <OLHandler+0x2a>
    }
    xSemaphoreGive(oledMutex);
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <OLHandler+0x170>)
 8001284:	6818      	ldr	r0, [r3, #0]
 8001286:	2300      	movs	r3, #0
 8001288:	2200      	movs	r2, #0
 800128a:	2100      	movs	r1, #0
 800128c:	f007 fb02 	bl	8008894 <xQueueGenericSend>
    drawBars(screenArray);
 8001290:	f107 030c 	add.w	r3, r7, #12
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fa60 	bl	800175a <drawBars>
    osDelay(20);
 800129a:	2014      	movs	r0, #20
 800129c:	f006 feaa 	bl	8007ff4 <osDelay>
  {
 80012a0:	e750      	b.n	8001144 <OLHandler+0x10>
 80012a2:	bf00      	nop
 80012a4:	200000f4 	.word	0x200000f4
 80012a8:	200000f8 	.word	0x200000f8
 80012ac:	42480000 	.word	0x42480000

080012b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	4b55      	ldr	r3, [pc, #340]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ca:	4a54      	ldr	r2, [pc, #336]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012cc:	f043 0304 	orr.w	r3, r3, #4
 80012d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d2:	4b52      	ldr	r3, [pc, #328]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012de:	4b4f      	ldr	r3, [pc, #316]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	4a4e      	ldr	r2, [pc, #312]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ea:	4b4c      	ldr	r3, [pc, #304]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f6:	4b49      	ldr	r3, [pc, #292]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	4a48      	ldr	r2, [pc, #288]	@ (800141c <MX_GPIO_Init+0x16c>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001302:	4b46      	ldr	r3, [pc, #280]	@ (800141c <MX_GPIO_Init+0x16c>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	4b43      	ldr	r3, [pc, #268]	@ (800141c <MX_GPIO_Init+0x16c>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001312:	4a42      	ldr	r2, [pc, #264]	@ (800141c <MX_GPIO_Init+0x16c>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131a:	4b40      	ldr	r3, [pc, #256]	@ (800141c <MX_GPIO_Init+0x16c>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin, GPIO_PIN_RESET);
 8001326:	2200      	movs	r2, #0
 8001328:	f249 0144 	movw	r1, #36932	@ 0x9044
 800132c:	483c      	ldr	r0, [pc, #240]	@ (8001420 <MX_GPIO_Init+0x170>)
 800132e:	f002 ff17 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Disp_Data_Pin|Disp_CS_Pin, GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 8001338:	483a      	ldr	r0, [pc, #232]	@ (8001424 <MX_GPIO_Init+0x174>)
 800133a:	f002 ff11 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001344:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001348:	f002 ff0a 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800134c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001352:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4619      	mov	r1, r3
 8001362:	4830      	ldr	r0, [pc, #192]	@ (8001424 <MX_GPIO_Init+0x174>)
 8001364:	f002 fd3a 	bl	8003ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8001368:	2310      	movs	r3, #16
 800136a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136c:	2300      	movs	r3, #0
 800136e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001370:	2301      	movs	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	4619      	mov	r1, r3
 800137a:	482a      	ldr	r0, [pc, #168]	@ (8001424 <MX_GPIO_Init+0x174>)
 800137c:	f002 fd2e 	bl	8003ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin SR_STCP_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 8001380:	f249 0344 	movw	r3, #36932	@ 0x9044
 8001384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	4821      	ldr	r0, [pc, #132]	@ (8001420 <MX_GPIO_Init+0x170>)
 800139a:	f002 fd1f 	bl	8003ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_Switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_Switch_Pin;
 800139e:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	481b      	ldr	r0, [pc, #108]	@ (8001420 <MX_GPIO_Init+0x170>)
 80013b4:	f002 fd12 	bl	8003ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : Disp_Data_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Pin|Disp_CS_Pin;
 80013b8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	4814      	ldr	r0, [pc, #80]	@ (8001424 <MX_GPIO_Init+0x174>)
 80013d2:	f002 fd03 	bl	8003ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Reset_Pin */
  GPIO_InitStruct.Pin = SR_Reset_Pin;
 80013d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013dc:	2301      	movs	r3, #1
 80013de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e4:	2300      	movs	r3, #0
 80013e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Reset_GPIO_Port, &GPIO_InitStruct);
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	4619      	mov	r1, r3
 80013ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013f2:	f002 fcf3 	bl	8003ddc <HAL_GPIO_Init>

  /*Configure GPIO pins : TL4_Car_Pin PL1_Switch_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin|PL1_Switch_Pin;
 80013f6:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80013fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001400:	2301      	movs	r3, #1
 8001402:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4619      	mov	r1, r3
 800140a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800140e:	f002 fce5 	bl	8003ddc <HAL_GPIO_Init>

}
 8001412:	bf00      	nop
 8001414:	3728      	adds	r7, #40	@ 0x28
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	48000400 	.word	0x48000400
 8001424:	48000800 	.word	0x48000800

08001428 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800142c:	f001 f96e 	bl	800270c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001430:	f000 f81e 	bl	8001470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001434:	f7ff ff3c 	bl	80012b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001438:	f001 f8b2 	bl	80025a0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800143c:	f000 f9c0 	bl	80017c0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001440:	f000 f9fc 	bl	800183c <MX_SPI3_Init>
  MX_ADC1_Init();
 8001444:	f7ff f85a 	bl	80004fc <MX_ADC1_Init>
  MX_TIM2_Init();
 8001448:	f000 ff10 	bl	800226c <MX_TIM2_Init>
  MX_TIM3_Init();
 800144c:	f000 ff5c 	bl	8002308 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001450:	f000 fb4e 	bl	8001af0 <ssd1306_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001454:	2104      	movs	r1, #4
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <main+0x44>)
 8001458:	f004 fe94 	bl	8006184 <HAL_TIM_PWM_Start>
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800145c:	f006 fcee 	bl	8007e3c <osKernelInitialize>
  MX_FREERTOS_Init();
 8001460:	f7ff f92c 	bl	80006bc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001464:	f006 fd0e 	bl	8007e84 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <main+0x40>
 800146c:	200006e0 	.word	0x200006e0

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b096      	sub	sp, #88	@ 0x58
 8001474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	2244      	movs	r2, #68	@ 0x44
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f00a f870 	bl	800b564 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001484:	463b      	mov	r3, r7
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]
 8001490:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001492:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001496:	f002 fe89 	bl	80041ac <HAL_PWREx_ControlVoltageScaling>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014a0:	f000 f84a 	bl	8001538 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014a4:	2302      	movs	r3, #2
 80014a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ae:	2310      	movs	r3, #16
 80014b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b2:	2302      	movs	r3, #2
 80014b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014b6:	2302      	movs	r3, #2
 80014b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ba:	2301      	movs	r3, #1
 80014bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014be:	230a      	movs	r3, #10
 80014c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014c2:	2307      	movs	r3, #7
 80014c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014c6:	2302      	movs	r3, #2
 80014c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014ca:	2302      	movs	r3, #2
 80014cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4618      	mov	r0, r3
 80014d4:	f002 fec0 	bl	8004258 <HAL_RCC_OscConfig>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80014de:	f000 f82b 	bl	8001538 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e2:	230f      	movs	r3, #15
 80014e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e6:	2303      	movs	r3, #3
 80014e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ea:	2300      	movs	r3, #0
 80014ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014f6:	463b      	mov	r3, r7
 80014f8:	2104      	movs	r1, #4
 80014fa:	4618      	mov	r0, r3
 80014fc:	f003 fa88 	bl	8004a10 <HAL_RCC_ClockConfig>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001506:	f000 f817 	bl	8001538 <Error_Handler>
  }
}
 800150a:	bf00      	nop
 800150c:	3758      	adds	r7, #88	@ 0x58
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a04      	ldr	r2, [pc, #16]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d101      	bne.n	800152a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001526:	f001 f911 	bl	800274c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40012c00 	.word	0x40012c00

08001538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800153c:	b672      	cpsid	i
}
 800153e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <Error_Handler+0x8>

08001544 <startBar>:
#include "oled_functions.h"
#include "ssd1306.h"
#include "ssd1306_fonts.h"

void startBar(uint8_t barIndex, TickType_t duration)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	71fb      	strb	r3, [r7, #7]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 8001550:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <startBar+0x70>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001558:	4618      	mov	r0, r3
 800155a:	f007 fc1d 	bl	8008d98 <xQueueSemaphoreTake>
    oledBars[barIndex].startTick = xTaskGetTickCount();
 800155e:	79fc      	ldrb	r4, [r7, #7]
 8001560:	f008 f9c0 	bl	80098e4 <xTaskGetTickCount>
 8001564:	4602      	mov	r2, r0
 8001566:	4914      	ldr	r1, [pc, #80]	@ (80015b8 <startBar+0x74>)
 8001568:	4623      	mov	r3, r4
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4423      	add	r3, r4
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	440b      	add	r3, r1
 8001572:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].durationTick = duration;
 8001574:	79fa      	ldrb	r2, [r7, #7]
 8001576:	4910      	ldr	r1, [pc, #64]	@ (80015b8 <startBar+0x74>)
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3304      	adds	r3, #4
 8001584:	683a      	ldr	r2, [r7, #0]
 8001586:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].active = 1;
 8001588:	79fa      	ldrb	r2, [r7, #7]
 800158a:	490b      	ldr	r1, [pc, #44]	@ (80015b8 <startBar+0x74>)
 800158c:	4613      	mov	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4413      	add	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	440b      	add	r3, r1
 8001596:	3308      	adds	r3, #8
 8001598:	2201      	movs	r2, #1
 800159a:	701a      	strb	r2, [r3, #0]
    xSemaphoreGive(oledMutex);
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <startBar+0x70>)
 800159e:	6818      	ldr	r0, [r3, #0]
 80015a0:	2300      	movs	r3, #0
 80015a2:	2200      	movs	r2, #0
 80015a4:	2100      	movs	r1, #0
 80015a6:	f007 f975 	bl	8008894 <xQueueGenericSend>
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200000f4 	.word	0x200000f4
 80015b8:	200000f8 	.word	0x200000f8

080015bc <stopBar>:

void stopBar(uint8_t barIndex)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 80015c6:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <stopBar+0x68>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015ce:	4618      	mov	r0, r3
 80015d0:	f007 fbe2 	bl	8008d98 <xQueueSemaphoreTake>
    oledBars[barIndex].active = 0;
 80015d4:	79fa      	ldrb	r2, [r7, #7]
 80015d6:	4914      	ldr	r1, [pc, #80]	@ (8001628 <stopBar+0x6c>)
 80015d8:	4613      	mov	r3, r2
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	4413      	add	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	440b      	add	r3, r1
 80015e2:	3308      	adds	r3, #8
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
    oledBars[barIndex].durationTick = 0;
 80015e8:	79fa      	ldrb	r2, [r7, #7]
 80015ea:	490f      	ldr	r1, [pc, #60]	@ (8001628 <stopBar+0x6c>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	3304      	adds	r3, #4
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].startTick = 0;
 80015fc:	79fa      	ldrb	r2, [r7, #7]
 80015fe:	490a      	ldr	r1, [pc, #40]	@ (8001628 <stopBar+0x6c>)
 8001600:	4613      	mov	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4413      	add	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	440b      	add	r3, r1
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
    xSemaphoreGive(oledMutex);
 800160e:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <stopBar+0x68>)
 8001610:	6818      	ldr	r0, [r3, #0]
 8001612:	2300      	movs	r3, #0
 8001614:	2200      	movs	r2, #0
 8001616:	2100      	movs	r1, #0
 8001618:	f007 f93c 	bl	8008894 <xQueueGenericSend>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	200000f4 	.word	0x200000f4
 8001628:	200000f8 	.word	0x200000f8

0800162c <drawTitles>:

void drawTitles() {
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af02      	add	r7, sp, #8
    ssd1306_SetCursor(2, TEXT_Y);
 8001632:	2137      	movs	r1, #55	@ 0x37
 8001634:	2002      	movs	r0, #2
 8001636:	f000 fc11 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("P1", Font_6x8, White);
 800163a:	4b2b      	ldr	r3, [pc, #172]	@ (80016e8 <drawTitles+0xbc>)
 800163c:	2201      	movs	r2, #1
 800163e:	9200      	str	r2, [sp, #0]
 8001640:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001642:	482a      	ldr	r0, [pc, #168]	@ (80016ec <drawTitles+0xc0>)
 8001644:	f000 fbe4 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(18, TEXT_Y);
 8001648:	2137      	movs	r1, #55	@ 0x37
 800164a:	2012      	movs	r0, #18
 800164c:	f000 fc06 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("W1", Font_6x8, White);
 8001650:	4b25      	ldr	r3, [pc, #148]	@ (80016e8 <drawTitles+0xbc>)
 8001652:	2201      	movs	r2, #1
 8001654:	9200      	str	r2, [sp, #0]
 8001656:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001658:	4825      	ldr	r0, [pc, #148]	@ (80016f0 <drawTitles+0xc4>)
 800165a:	f000 fbd9 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(34, TEXT_Y);
 800165e:	2137      	movs	r1, #55	@ 0x37
 8001660:	2022      	movs	r0, #34	@ 0x22
 8001662:	f000 fbfb 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("P2", Font_6x8, White);
 8001666:	4b20      	ldr	r3, [pc, #128]	@ (80016e8 <drawTitles+0xbc>)
 8001668:	2201      	movs	r2, #1
 800166a:	9200      	str	r2, [sp, #0]
 800166c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800166e:	4821      	ldr	r0, [pc, #132]	@ (80016f4 <drawTitles+0xc8>)
 8001670:	f000 fbce 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(50, TEXT_Y);
 8001674:	2137      	movs	r1, #55	@ 0x37
 8001676:	2032      	movs	r0, #50	@ 0x32
 8001678:	f000 fbf0 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("W2", Font_6x8, White);
 800167c:	4b1a      	ldr	r3, [pc, #104]	@ (80016e8 <drawTitles+0xbc>)
 800167e:	2201      	movs	r2, #1
 8001680:	9200      	str	r2, [sp, #0]
 8001682:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001684:	481c      	ldr	r0, [pc, #112]	@ (80016f8 <drawTitles+0xcc>)
 8001686:	f000 fbc3 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(66, TEXT_Y);
 800168a:	2137      	movs	r1, #55	@ 0x37
 800168c:	2042      	movs	r0, #66	@ 0x42
 800168e:	f000 fbe5 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("G1", Font_6x8, White);
 8001692:	4b15      	ldr	r3, [pc, #84]	@ (80016e8 <drawTitles+0xbc>)
 8001694:	2201      	movs	r2, #1
 8001696:	9200      	str	r2, [sp, #0]
 8001698:	cb0e      	ldmia	r3, {r1, r2, r3}
 800169a:	4818      	ldr	r0, [pc, #96]	@ (80016fc <drawTitles+0xd0>)
 800169c:	f000 fbb8 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(82, TEXT_Y);
 80016a0:	2137      	movs	r1, #55	@ 0x37
 80016a2:	2052      	movs	r0, #82	@ 0x52
 80016a4:	f000 fbda 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("R1", Font_6x8, White);
 80016a8:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <drawTitles+0xbc>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	9200      	str	r2, [sp, #0]
 80016ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016b0:	4813      	ldr	r0, [pc, #76]	@ (8001700 <drawTitles+0xd4>)
 80016b2:	f000 fbad 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(98, TEXT_Y);
 80016b6:	2137      	movs	r1, #55	@ 0x37
 80016b8:	2062      	movs	r0, #98	@ 0x62
 80016ba:	f000 fbcf 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("G2", Font_6x8, White);
 80016be:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <drawTitles+0xbc>)
 80016c0:	2201      	movs	r2, #1
 80016c2:	9200      	str	r2, [sp, #0]
 80016c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c6:	480f      	ldr	r0, [pc, #60]	@ (8001704 <drawTitles+0xd8>)
 80016c8:	f000 fba2 	bl	8001e10 <ssd1306_WriteString>
    ssd1306_SetCursor(114, TEXT_Y);
 80016cc:	2137      	movs	r1, #55	@ 0x37
 80016ce:	2072      	movs	r0, #114	@ 0x72
 80016d0:	f000 fbc4 	bl	8001e5c <ssd1306_SetCursor>
    ssd1306_WriteString("R2", Font_6x8, White);
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <drawTitles+0xbc>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	9200      	str	r2, [sp, #0]
 80016da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016dc:	480a      	ldr	r0, [pc, #40]	@ (8001708 <drawTitles+0xdc>)
 80016de:	f000 fb97 	bl	8001e10 <ssd1306_WriteString>
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	0800bedc 	.word	0x0800bedc
 80016ec:	0800b7dc 	.word	0x0800b7dc
 80016f0:	0800b7e0 	.word	0x0800b7e0
 80016f4:	0800b7e4 	.word	0x0800b7e4
 80016f8:	0800b7e8 	.word	0x0800b7e8
 80016fc:	0800b7ec 	.word	0x0800b7ec
 8001700:	0800b7f0 	.word	0x0800b7f0
 8001704:	0800b7f4 	.word	0x0800b7f4
 8001708:	0800b7f8 	.word	0x0800b7f8

0800170c <drawBarOutlines>:

void drawBarOutlines() {
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b087      	sub	sp, #28
 8001710:	af02      	add	r7, sp, #8
    uint8_t next_x1 = BAR_X1;
 8001712:	2303      	movs	r3, #3
 8001714:	73fb      	strb	r3, [r7, #15]
    uint8_t next_x2 = BAR_X2;
 8001716:	230d      	movs	r3, #13
 8001718:	73bb      	strb	r3, [r7, #14]
    uint8_t next_y1 = BAR_Y1;
 800171a:	2334      	movs	r3, #52	@ 0x34
 800171c:	71fb      	strb	r3, [r7, #7]
    uint8_t next_y2 = BAR_Y2;
 800171e:	2302      	movs	r3, #2
 8001720:	71bb      	strb	r3, [r7, #6]
    for(int i = 0; i < NUM_BARS; i++) {
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	e010      	b.n	800174a <drawBarOutlines+0x3e>
        ssd1306_DrawRectangle(next_x1, next_y2, next_x2, next_y1, White);
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	7bba      	ldrb	r2, [r7, #14]
 800172c:	79b9      	ldrb	r1, [r7, #6]
 800172e:	7bf8      	ldrb	r0, [r7, #15]
 8001730:	2401      	movs	r4, #1
 8001732:	9400      	str	r4, [sp, #0]
 8001734:	f000 fc16 	bl	8001f64 <ssd1306_DrawRectangle>
        next_x1 += BAR_X2 - BAR_X1 + BAR_PADDING;
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	3310      	adds	r3, #16
 800173c:	73fb      	strb	r3, [r7, #15]
        next_x2 += BAR_X2 - BAR_X1 + BAR_PADDING;
 800173e:	7bbb      	ldrb	r3, [r7, #14]
 8001740:	3310      	adds	r3, #16
 8001742:	73bb      	strb	r3, [r7, #14]
    for(int i = 0; i < NUM_BARS; i++) {
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	3301      	adds	r3, #1
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	2b07      	cmp	r3, #7
 800174e:	ddeb      	ble.n	8001728 <drawBarOutlines+0x1c>
    }
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	bd90      	pop	{r4, r7, pc}

0800175a <drawBars>:

void drawBars(uint8_t *screenArray) {
 800175a:	b590      	push	{r4, r7, lr}
 800175c:	b089      	sub	sp, #36	@ 0x24
 800175e:	af02      	add	r7, sp, #8
 8001760:	6078      	str	r0, [r7, #4]
    ssd1306_Fill(Black);
 8001762:	2000      	movs	r0, #0
 8001764:	f000 fa2e 	bl	8001bc4 <ssd1306_Fill>
    drawTitles();
 8001768:	f7ff ff60 	bl	800162c <drawTitles>
    drawBarOutlines();
 800176c:	f7ff ffce 	bl	800170c <drawBarOutlines>
    uint8_t next_x1 = BAR_X1;
 8001770:	2303      	movs	r3, #3
 8001772:	75fb      	strb	r3, [r7, #23]
    uint8_t next_x2 = BAR_X2;
 8001774:	230d      	movs	r3, #13
 8001776:	75bb      	strb	r3, [r7, #22]
    for(int i = 0; i < NUM_BARS; i++) {
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	e017      	b.n	80017ae <drawBars+0x54>
        uint8_t top = screenArray[i];
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	4413      	add	r3, r2
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	73fb      	strb	r3, [r7, #15]
        uint8_t bottom = BAR_Y1;
 8001788:	2334      	movs	r3, #52	@ 0x34
 800178a:	73bb      	strb	r3, [r7, #14]
        ssd1306_FillRectangle(next_x1, top, next_x2, bottom, White);
 800178c:	7bbb      	ldrb	r3, [r7, #14]
 800178e:	7dba      	ldrb	r2, [r7, #22]
 8001790:	7bf9      	ldrb	r1, [r7, #15]
 8001792:	7df8      	ldrb	r0, [r7, #23]
 8001794:	2401      	movs	r4, #1
 8001796:	9400      	str	r4, [sp, #0]
 8001798:	f000 fc1b 	bl	8001fd2 <ssd1306_FillRectangle>
        next_x1 += BAR_X2 - BAR_X1 + BAR_PADDING;
 800179c:	7dfb      	ldrb	r3, [r7, #23]
 800179e:	3310      	adds	r3, #16
 80017a0:	75fb      	strb	r3, [r7, #23]
        next_x2 += BAR_X2 - BAR_X1 + BAR_PADDING;
 80017a2:	7dbb      	ldrb	r3, [r7, #22]
 80017a4:	3310      	adds	r3, #16
 80017a6:	75bb      	strb	r3, [r7, #22]
    for(int i = 0; i < NUM_BARS; i++) {
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	3301      	adds	r3, #1
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	2b07      	cmp	r3, #7
 80017b2:	dde4      	ble.n	800177e <drawBars+0x24>
    }
    ssd1306_UpdateScreen();
 80017b4:	f000 fa1e 	bl	8001bf4 <ssd1306_UpdateScreen>
 80017b8:	bf00      	nop
 80017ba:	371c      	adds	r7, #28
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd90      	pop	{r4, r7, pc}

080017c0 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001838 <MX_SPI2_Init+0x78>)
 80017c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017d2:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017d8:	4b16      	ldr	r3, [pc, #88]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017de:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e0:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017e6:	4b13      	ldr	r3, [pc, #76]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017ec:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017f2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <MX_SPI2_Init+0x74>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001800:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <MX_SPI2_Init+0x74>)
 8001802:	2200      	movs	r2, #0
 8001804:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001806:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <MX_SPI2_Init+0x74>)
 8001808:	2200      	movs	r2, #0
 800180a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800180c:	4b09      	ldr	r3, [pc, #36]	@ (8001834 <MX_SPI2_Init+0x74>)
 800180e:	2207      	movs	r2, #7
 8001810:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001812:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <MX_SPI2_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <MX_SPI2_Init+0x74>)
 800181a:	2208      	movs	r2, #8
 800181c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800181e:	4805      	ldr	r0, [pc, #20]	@ (8001834 <MX_SPI2_Init+0x74>)
 8001820:	f004 f808 	bl	8005834 <HAL_SPI_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800182a:	f7ff fe85 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000178 	.word	0x20000178
 8001838:	40003800 	.word	0x40003800

0800183c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001840:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001842:	4a1c      	ldr	r2, [pc, #112]	@ (80018b4 <MX_SPI3_Init+0x78>)
 8001844:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001846:	4b1a      	ldr	r3, [pc, #104]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001848:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800184c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800184e:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001850:	2200      	movs	r2, #0
 8001852:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001854:	4b16      	ldr	r3, [pc, #88]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001856:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800185a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <MX_SPI3_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001862:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <MX_SPI3_Init+0x74>)
 800186a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800186e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001870:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001872:	2228      	movs	r2, #40	@ 0x28
 8001874:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001878:	2280      	movs	r2, #128	@ 0x80
 800187a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_SPI3_Init+0x74>)
 800187e:	2200      	movs	r2, #0
 8001880:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001884:	2200      	movs	r2, #0
 8001886:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_SPI3_Init+0x74>)
 800188a:	2207      	movs	r2, #7
 800188c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800188e:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_SPI3_Init+0x74>)
 8001896:	2208      	movs	r2, #8
 8001898:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_SPI3_Init+0x74>)
 800189c:	f003 ffca 	bl	8005834 <HAL_SPI_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80018a6:	f7ff fe47 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200001dc 	.word	0x200001dc
 80018b4:	40003c00 	.word	0x40003c00

080018b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08e      	sub	sp, #56	@ 0x38
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001a04 <HAL_SPI_MspInit+0x14c>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d145      	bne.n	8001966 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018da:	4b4b      	ldr	r3, [pc, #300]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018de:	4a4a      	ldr	r2, [pc, #296]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80018e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e6:	4b48      	ldr	r3, [pc, #288]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ee:	623b      	str	r3, [r7, #32]
 80018f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	4b45      	ldr	r3, [pc, #276]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f6:	4a44      	ldr	r2, [pc, #272]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80018f8:	f043 0304 	orr.w	r3, r3, #4
 80018fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fe:	4b42      	ldr	r3, [pc, #264]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190e:	4a3e      	ldr	r2, [pc, #248]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 8001910:	f043 0302 	orr.w	r3, r3, #2
 8001914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001916:	4b3c      	ldr	r3, [pc, #240]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 8001918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	61bb      	str	r3, [r7, #24]
 8001920:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SPI_MOSI_Pin;
 8001922:	2308      	movs	r3, #8
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001932:	2305      	movs	r3, #5
 8001934:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193a:	4619      	mov	r1, r3
 800193c:	4833      	ldr	r0, [pc, #204]	@ (8001a0c <HAL_SPI_MspInit+0x154>)
 800193e:	f002 fa4d 	bl	8003ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_SCLK_Pin;
 8001942:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001950:	2303      	movs	r3, #3
 8001952:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001954:	2305      	movs	r3, #5
 8001956:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_SCLK_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800195c:	4619      	mov	r1, r3
 800195e:	482c      	ldr	r0, [pc, #176]	@ (8001a10 <HAL_SPI_MspInit+0x158>)
 8001960:	f002 fa3c 	bl	8003ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001964:	e049      	b.n	80019fa <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a2a      	ldr	r2, [pc, #168]	@ (8001a14 <HAL_SPI_MspInit+0x15c>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d144      	bne.n	80019fa <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001970:	4b25      	ldr	r3, [pc, #148]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 8001972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001974:	4a24      	ldr	r2, [pc, #144]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 8001976:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800197a:	6593      	str	r3, [r2, #88]	@ 0x58
 800197c:	4b22      	ldr	r3, [pc, #136]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 800197e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001980:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001988:	4b1f      	ldr	r3, [pc, #124]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 800198a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001994:	4b1c      	ldr	r3, [pc, #112]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 8001996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	4b19      	ldr	r3, [pc, #100]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80019a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a4:	4a18      	ldr	r2, [pc, #96]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80019a6:	f043 0302 	orr.w	r3, r3, #2
 80019aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ac:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <HAL_SPI_MspInit+0x150>)
 80019ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 80019b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c2:	2300      	movs	r3, #0
 80019c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c6:	2303      	movs	r3, #3
 80019c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019ca:	2306      	movs	r3, #6
 80019cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 80019ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019d2:	4619      	mov	r1, r3
 80019d4:	480d      	ldr	r0, [pc, #52]	@ (8001a0c <HAL_SPI_MspInit+0x154>)
 80019d6:	f002 fa01 	bl	8003ddc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 80019da:	2320      	movs	r3, #32
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019ea:	2306      	movs	r3, #6
 80019ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 80019ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019f2:	4619      	mov	r1, r3
 80019f4:	4806      	ldr	r0, [pc, #24]	@ (8001a10 <HAL_SPI_MspInit+0x158>)
 80019f6:	f002 f9f1 	bl	8003ddc <HAL_GPIO_Init>
}
 80019fa:	bf00      	nop
 80019fc:	3738      	adds	r7, #56	@ 0x38
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40003800 	.word	0x40003800
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000800 	.word	0x48000800
 8001a10:	48000400 	.word	0x48000400
 8001a14:	40003c00 	.word	0x40003c00

08001a18 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a22:	480a      	ldr	r0, [pc, #40]	@ (8001a4c <ssd1306_Reset+0x34>)
 8001a24:	f002 fb9c 	bl	8004160 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2140      	movs	r1, #64	@ 0x40
 8001a2c:	4808      	ldr	r0, [pc, #32]	@ (8001a50 <ssd1306_Reset+0x38>)
 8001a2e:	f002 fb97 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001a32:	200a      	movs	r0, #10
 8001a34:	f000 feaa 	bl	800278c <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2140      	movs	r1, #64	@ 0x40
 8001a3c:	4804      	ldr	r0, [pc, #16]	@ (8001a50 <ssd1306_Reset+0x38>)
 8001a3e:	f002 fb8f 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001a42:	200a      	movs	r0, #10
 8001a44:	f000 fea2 	bl	800278c <HAL_Delay>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	48000800 	.word	0x48000800
 8001a50:	48000400 	.word	0x48000400

08001a54 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a64:	480c      	ldr	r0, [pc, #48]	@ (8001a98 <ssd1306_WriteCommand+0x44>)
 8001a66:	f002 fb7b 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a70:	4809      	ldr	r0, [pc, #36]	@ (8001a98 <ssd1306_WriteCommand+0x44>)
 8001a72:	f002 fb75 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001a76:	1df9      	adds	r1, r7, #7
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	4807      	ldr	r0, [pc, #28]	@ (8001a9c <ssd1306_WriteCommand+0x48>)
 8001a80:	f003 ff7b 	bl	800597a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001a84:	2201      	movs	r2, #1
 8001a86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a8a:	4803      	ldr	r0, [pc, #12]	@ (8001a98 <ssd1306_WriteCommand+0x44>)
 8001a8c:	f002 fb68 	bl	8004160 <HAL_GPIO_WritePin>
}
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	48000800 	.word	0x48000800
 8001a9c:	20000178 	.word	0x20000178

08001aa0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ab0:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <ssd1306_WriteData+0x48>)
 8001ab2:	f002 fb55 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001abc:	480a      	ldr	r0, [pc, #40]	@ (8001ae8 <ssd1306_WriteData+0x48>)
 8001abe:	f002 fb4f 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4807      	ldr	r0, [pc, #28]	@ (8001aec <ssd1306_WriteData+0x4c>)
 8001ace:	f003 ff54 	bl	800597a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ad8:	4803      	ldr	r0, [pc, #12]	@ (8001ae8 <ssd1306_WriteData+0x48>)
 8001ada:	f002 fb41 	bl	8004160 <HAL_GPIO_WritePin>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	48000800 	.word	0x48000800
 8001aec:	20000178 	.word	0x20000178

08001af0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001af4:	f7ff ff90 	bl	8001a18 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001af8:	2064      	movs	r0, #100	@ 0x64
 8001afa:	f000 fe47 	bl	800278c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001afe:	2000      	movs	r0, #0
 8001b00:	f000 fac8 	bl	8002094 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001b04:	2020      	movs	r0, #32
 8001b06:	f7ff ffa5 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f7ff ffa2 	bl	8001a54 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001b10:	20b0      	movs	r0, #176	@ 0xb0
 8001b12:	f7ff ff9f 	bl	8001a54 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001b16:	20c8      	movs	r0, #200	@ 0xc8
 8001b18:	f7ff ff9c 	bl	8001a54 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff ff99 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001b22:	2010      	movs	r0, #16
 8001b24:	f7ff ff96 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001b28:	2040      	movs	r0, #64	@ 0x40
 8001b2a:	f7ff ff93 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001b2e:	20ff      	movs	r0, #255	@ 0xff
 8001b30:	f000 fa9d 	bl	800206e <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001b34:	20a1      	movs	r0, #161	@ 0xa1
 8001b36:	f7ff ff8d 	bl	8001a54 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001b3a:	20a6      	movs	r0, #166	@ 0xa6
 8001b3c:	f7ff ff8a 	bl	8001a54 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001b40:	20a8      	movs	r0, #168	@ 0xa8
 8001b42:	f7ff ff87 	bl	8001a54 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001b46:	203f      	movs	r0, #63	@ 0x3f
 8001b48:	f7ff ff84 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b4c:	20a4      	movs	r0, #164	@ 0xa4
 8001b4e:	f7ff ff81 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001b52:	20d3      	movs	r0, #211	@ 0xd3
 8001b54:	f7ff ff7e 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f7ff ff7b 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b5e:	20d5      	movs	r0, #213	@ 0xd5
 8001b60:	f7ff ff78 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001b64:	20f0      	movs	r0, #240	@ 0xf0
 8001b66:	f7ff ff75 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001b6a:	20d9      	movs	r0, #217	@ 0xd9
 8001b6c:	f7ff ff72 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001b70:	2022      	movs	r0, #34	@ 0x22
 8001b72:	f7ff ff6f 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001b76:	20da      	movs	r0, #218	@ 0xda
 8001b78:	f7ff ff6c 	bl	8001a54 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001b7c:	2012      	movs	r0, #18
 8001b7e:	f7ff ff69 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001b82:	20db      	movs	r0, #219	@ 0xdb
 8001b84:	f7ff ff66 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001b88:	2020      	movs	r0, #32
 8001b8a:	f7ff ff63 	bl	8001a54 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001b8e:	208d      	movs	r0, #141	@ 0x8d
 8001b90:	f7ff ff60 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b94:	2014      	movs	r0, #20
 8001b96:	f7ff ff5d 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f000 fa7a 	bl	8002094 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	f000 f80f 	bl	8001bc4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001ba6:	f000 f825 	bl	8001bf4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <ssd1306_Init+0xd0>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001bb0:	4b03      	ldr	r3, [pc, #12]	@ (8001bc0 <ssd1306_Init+0xd0>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001bb6:	4b02      	ldr	r3, [pc, #8]	@ (8001bc0 <ssd1306_Init+0xd0>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	711a      	strb	r2, [r3, #4]
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000640 	.word	0x20000640

08001bc4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <ssd1306_Fill+0x14>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	e000      	b.n	8001bda <ssd1306_Fill+0x16>
 8001bd8:	23ff      	movs	r3, #255	@ 0xff
 8001bda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bde:	4619      	mov	r1, r3
 8001be0:	4803      	ldr	r0, [pc, #12]	@ (8001bf0 <ssd1306_Fill+0x2c>)
 8001be2:	f009 fcbf 	bl	800b564 <memset>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000240 	.word	0x20000240

08001bf4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	e016      	b.n	8001c2e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	3b50      	subs	r3, #80	@ 0x50
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff24 	bl	8001a54 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f7ff ff21 	bl	8001a54 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001c12:	2010      	movs	r0, #16
 8001c14:	f7ff ff1e 	bl	8001a54 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	01db      	lsls	r3, r3, #7
 8001c1c:	4a08      	ldr	r2, [pc, #32]	@ (8001c40 <ssd1306_UpdateScreen+0x4c>)
 8001c1e:	4413      	add	r3, r2
 8001c20:	2180      	movs	r1, #128	@ 0x80
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff ff3c 	bl	8001aa0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	71fb      	strb	r3, [r7, #7]
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	2b07      	cmp	r3, #7
 8001c32:	d9e5      	bls.n	8001c00 <ssd1306_UpdateScreen+0xc>
    }
}
 8001c34:	bf00      	nop
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000240 	.word	0x20000240

08001c44 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	71bb      	strb	r3, [r7, #6]
 8001c52:	4613      	mov	r3, r2
 8001c54:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	db3d      	blt.n	8001cda <ssd1306_DrawPixel+0x96>
 8001c5e:	79bb      	ldrb	r3, [r7, #6]
 8001c60:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c62:	d83a      	bhi.n	8001cda <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001c64:	797b      	ldrb	r3, [r7, #5]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d11a      	bne.n	8001ca0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c6a:	79fa      	ldrb	r2, [r7, #7]
 8001c6c:	79bb      	ldrb	r3, [r7, #6]
 8001c6e:	08db      	lsrs	r3, r3, #3
 8001c70:	b2d8      	uxtb	r0, r3
 8001c72:	4603      	mov	r3, r0
 8001c74:	01db      	lsls	r3, r3, #7
 8001c76:	4413      	add	r3, r2
 8001c78:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001c7a:	5cd3      	ldrb	r3, [r2, r3]
 8001c7c:	b25a      	sxtb	r2, r3
 8001c7e:	79bb      	ldrb	r3, [r7, #6]
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	2101      	movs	r1, #1
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	b25b      	sxtb	r3, r3
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	b259      	sxtb	r1, r3
 8001c90:	79fa      	ldrb	r2, [r7, #7]
 8001c92:	4603      	mov	r3, r0
 8001c94:	01db      	lsls	r3, r3, #7
 8001c96:	4413      	add	r3, r2
 8001c98:	b2c9      	uxtb	r1, r1
 8001c9a:	4a13      	ldr	r2, [pc, #76]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001c9c:	54d1      	strb	r1, [r2, r3]
 8001c9e:	e01d      	b.n	8001cdc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ca0:	79fa      	ldrb	r2, [r7, #7]
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	08db      	lsrs	r3, r3, #3
 8001ca6:	b2d8      	uxtb	r0, r3
 8001ca8:	4603      	mov	r3, r0
 8001caa:	01db      	lsls	r3, r3, #7
 8001cac:	4413      	add	r3, r2
 8001cae:	4a0e      	ldr	r2, [pc, #56]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001cb0:	5cd3      	ldrb	r3, [r2, r3]
 8001cb2:	b25a      	sxtb	r2, r3
 8001cb4:	79bb      	ldrb	r3, [r7, #6]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	2101      	movs	r1, #1
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	b259      	sxtb	r1, r3
 8001cca:	79fa      	ldrb	r2, [r7, #7]
 8001ccc:	4603      	mov	r3, r0
 8001cce:	01db      	lsls	r3, r3, #7
 8001cd0:	4413      	add	r3, r2
 8001cd2:	b2c9      	uxtb	r1, r1
 8001cd4:	4a04      	ldr	r2, [pc, #16]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001cd6:	54d1      	strb	r1, [r2, r3]
 8001cd8:	e000      	b.n	8001cdc <ssd1306_DrawPixel+0x98>
        return;
 8001cda:	bf00      	nop
    }
}
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000240 	.word	0x20000240

08001cec <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b089      	sub	sp, #36	@ 0x24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	4638      	mov	r0, r7
 8001cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	2b1f      	cmp	r3, #31
 8001d02:	d902      	bls.n	8001d0a <ssd1306_WriteChar+0x1e>
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
 8001d06:	2b7e      	cmp	r3, #126	@ 0x7e
 8001d08:	d901      	bls.n	8001d0e <ssd1306_WriteChar+0x22>
        return 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	e079      	b.n	8001e02 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d005      	beq.n	8001d20 <ssd1306_WriteChar+0x34>
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	3b20      	subs	r3, #32
 8001d1a:	4413      	add	r3, r2
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	e000      	b.n	8001d22 <ssd1306_WriteChar+0x36>
 8001d20:	783b      	ldrb	r3, [r7, #0]
 8001d22:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001d24:	4b39      	ldr	r3, [pc, #228]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	2b80      	cmp	r3, #128	@ 0x80
 8001d30:	dc06      	bgt.n	8001d40 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001d32:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d34:	885b      	ldrh	r3, [r3, #2]
 8001d36:	461a      	mov	r2, r3
 8001d38:	787b      	ldrb	r3, [r7, #1]
 8001d3a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001d3c:	2b40      	cmp	r3, #64	@ 0x40
 8001d3e:	dd01      	ble.n	8001d44 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	e05e      	b.n	8001e02 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	e04d      	b.n	8001de6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	3b20      	subs	r3, #32
 8001d50:	7879      	ldrb	r1, [r7, #1]
 8001d52:	fb01 f303 	mul.w	r3, r1, r3
 8001d56:	4619      	mov	r1, r3
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	440b      	add	r3, r1
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001d64:	2300      	movs	r3, #0
 8001d66:	61bb      	str	r3, [r7, #24]
 8001d68:	e036      	b.n	8001dd8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d013      	beq.n	8001da2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001d7a:	4b24      	ldr	r3, [pc, #144]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d7c:	881b      	ldrh	r3, [r3, #0]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	4413      	add	r3, r2
 8001d86:	b2d8      	uxtb	r0, r3
 8001d88:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d8a:	885b      	ldrh	r3, [r3, #2]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	4413      	add	r3, r2
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f7ff ff52 	bl	8001c44 <ssd1306_DrawPixel>
 8001da0:	e017      	b.n	8001dd2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001da2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001da4:	881b      	ldrh	r3, [r3, #0]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	4413      	add	r3, r2
 8001dae:	b2d8      	uxtb	r0, r3
 8001db0:	4b16      	ldr	r3, [pc, #88]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001db2:	885b      	ldrh	r3, [r3, #2]
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	4413      	add	r3, r2
 8001dbc:	b2d9      	uxtb	r1, r3
 8001dbe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	bf0c      	ite	eq
 8001dc6:	2301      	moveq	r3, #1
 8001dc8:	2300      	movne	r3, #0
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f7ff ff39 	bl	8001c44 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	61bb      	str	r3, [r7, #24]
 8001dd8:	7dfb      	ldrb	r3, [r7, #23]
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d3c4      	bcc.n	8001d6a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	3301      	adds	r3, #1
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	787b      	ldrb	r3, [r7, #1]
 8001de8:	461a      	mov	r2, r3
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d3ac      	bcc.n	8001d4a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001df0:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001df2:	881a      	ldrh	r2, [r3, #0]
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	4413      	add	r3, r2
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	4b03      	ldr	r3, [pc, #12]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001dfe:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3724      	adds	r7, #36	@ 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd90      	pop	{r4, r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000640 	.word	0x20000640

08001e10 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af02      	add	r7, sp, #8
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	4638      	mov	r0, r7
 8001e1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001e1e:	e013      	b.n	8001e48 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	7818      	ldrb	r0, [r3, #0]
 8001e24:	7e3b      	ldrb	r3, [r7, #24]
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	463b      	mov	r3, r7
 8001e2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e2c:	f7ff ff5e 	bl	8001cec <ssd1306_WriteChar>
 8001e30:	4603      	mov	r3, r0
 8001e32:	461a      	mov	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d002      	beq.n	8001e42 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	e008      	b.n	8001e54 <ssd1306_WriteString+0x44>
        }
        str++;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3301      	adds	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1e7      	bne.n	8001e20 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	781b      	ldrb	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	460a      	mov	r2, r1
 8001e66:	71fb      	strb	r3, [r7, #7]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	4b05      	ldr	r3, [pc, #20]	@ (8001e88 <ssd1306_SetCursor+0x2c>)
 8001e72:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001e74:	79bb      	ldrb	r3, [r7, #6]
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	4b03      	ldr	r3, [pc, #12]	@ (8001e88 <ssd1306_SetCursor+0x2c>)
 8001e7a:	805a      	strh	r2, [r3, #2]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	20000640 	.word	0x20000640

08001e8c <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001e8c:	b590      	push	{r4, r7, lr}
 8001e8e:	b089      	sub	sp, #36	@ 0x24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4604      	mov	r4, r0
 8001e94:	4608      	mov	r0, r1
 8001e96:	4611      	mov	r1, r2
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4623      	mov	r3, r4
 8001e9c:	71fb      	strb	r3, [r7, #7]
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71bb      	strb	r3, [r7, #6]
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	717b      	strb	r3, [r7, #5]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001eaa:	797a      	ldrb	r2, [r7, #5]
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	bfb8      	it	lt
 8001eb4:	425b      	neglt	r3, r3
 8001eb6:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001eb8:	793a      	ldrb	r2, [r7, #4]
 8001eba:	79bb      	ldrb	r3, [r7, #6]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bfb8      	it	lt
 8001ec2:	425b      	neglt	r3, r3
 8001ec4:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001ec6:	79fa      	ldrb	r2, [r7, #7]
 8001ec8:	797b      	ldrb	r3, [r7, #5]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d201      	bcs.n	8001ed2 <ssd1306_Line+0x46>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e001      	b.n	8001ed6 <ssd1306_Line+0x4a>
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ed6:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001ed8:	79ba      	ldrb	r2, [r7, #6]
 8001eda:	793b      	ldrb	r3, [r7, #4]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d201      	bcs.n	8001ee4 <ssd1306_Line+0x58>
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e001      	b.n	8001ee8 <ssd1306_Line+0x5c>
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ee8:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001ef2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001ef6:	7939      	ldrb	r1, [r7, #4]
 8001ef8:	797b      	ldrb	r3, [r7, #5]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fea2 	bl	8001c44 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001f00:	e024      	b.n	8001f4c <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001f02:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001f06:	79b9      	ldrb	r1, [r7, #6]
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fe9a 	bl	8001c44 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	425b      	negs	r3, r3
 8001f1a:	68ba      	ldr	r2, [r7, #8]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	dd08      	ble.n	8001f32 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	4413      	add	r3, r2
 8001f30:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	da08      	bge.n	8001f4c <ssd1306_Line+0xc0>
            error += deltaX;
 8001f3a:	69fa      	ldr	r2, [r7, #28]
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	4413      	add	r3, r2
 8001f40:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	79bb      	ldrb	r3, [r7, #6]
 8001f48:	4413      	add	r3, r2
 8001f4a:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001f4c:	79fa      	ldrb	r2, [r7, #7]
 8001f4e:	797b      	ldrb	r3, [r7, #5]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d1d6      	bne.n	8001f02 <ssd1306_Line+0x76>
 8001f54:	79ba      	ldrb	r2, [r7, #6]
 8001f56:	793b      	ldrb	r3, [r7, #4]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d1d2      	bne.n	8001f02 <ssd1306_Line+0x76>
        }
    }
    return;
 8001f5c:	bf00      	nop
}
 8001f5e:	3724      	adds	r7, #36	@ 0x24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd90      	pop	{r4, r7, pc}

08001f64 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001f64:	b590      	push	{r4, r7, lr}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af02      	add	r7, sp, #8
 8001f6a:	4604      	mov	r4, r0
 8001f6c:	4608      	mov	r0, r1
 8001f6e:	4611      	mov	r1, r2
 8001f70:	461a      	mov	r2, r3
 8001f72:	4623      	mov	r3, r4
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	4603      	mov	r3, r0
 8001f78:	71bb      	strb	r3, [r7, #6]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	717b      	strb	r3, [r7, #5]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001f82:	79bc      	ldrb	r4, [r7, #6]
 8001f84:	797a      	ldrb	r2, [r7, #5]
 8001f86:	79b9      	ldrb	r1, [r7, #6]
 8001f88:	79f8      	ldrb	r0, [r7, #7]
 8001f8a:	7e3b      	ldrb	r3, [r7, #24]
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	4623      	mov	r3, r4
 8001f90:	f7ff ff7c 	bl	8001e8c <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001f94:	793c      	ldrb	r4, [r7, #4]
 8001f96:	797a      	ldrb	r2, [r7, #5]
 8001f98:	79b9      	ldrb	r1, [r7, #6]
 8001f9a:	7978      	ldrb	r0, [r7, #5]
 8001f9c:	7e3b      	ldrb	r3, [r7, #24]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	4623      	mov	r3, r4
 8001fa2:	f7ff ff73 	bl	8001e8c <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001fa6:	793c      	ldrb	r4, [r7, #4]
 8001fa8:	79fa      	ldrb	r2, [r7, #7]
 8001faa:	7939      	ldrb	r1, [r7, #4]
 8001fac:	7978      	ldrb	r0, [r7, #5]
 8001fae:	7e3b      	ldrb	r3, [r7, #24]
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	4623      	mov	r3, r4
 8001fb4:	f7ff ff6a 	bl	8001e8c <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001fb8:	79bc      	ldrb	r4, [r7, #6]
 8001fba:	79fa      	ldrb	r2, [r7, #7]
 8001fbc:	7939      	ldrb	r1, [r7, #4]
 8001fbe:	79f8      	ldrb	r0, [r7, #7]
 8001fc0:	7e3b      	ldrb	r3, [r7, #24]
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	4623      	mov	r3, r4
 8001fc6:	f7ff ff61 	bl	8001e8c <ssd1306_Line>

    return;
 8001fca:	bf00      	nop
}
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd90      	pop	{r4, r7, pc}

08001fd2 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001fd2:	b590      	push	{r4, r7, lr}
 8001fd4:	b085      	sub	sp, #20
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	4604      	mov	r4, r0
 8001fda:	4608      	mov	r0, r1
 8001fdc:	4611      	mov	r1, r2
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4623      	mov	r3, r4
 8001fe2:	71fb      	strb	r3, [r7, #7]
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	71bb      	strb	r3, [r7, #6]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	717b      	strb	r3, [r7, #5]
 8001fec:	4613      	mov	r3, r2
 8001fee:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001ff0:	79fa      	ldrb	r2, [r7, #7]
 8001ff2:	797b      	ldrb	r3, [r7, #5]
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	bf28      	it	cs
 8001ff8:	4613      	movcs	r3, r2
 8001ffa:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001ffc:	797a      	ldrb	r2, [r7, #5]
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	4293      	cmp	r3, r2
 8002002:	bf38      	it	cc
 8002004:	4613      	movcc	r3, r2
 8002006:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002008:	79ba      	ldrb	r2, [r7, #6]
 800200a:	793b      	ldrb	r3, [r7, #4]
 800200c:	4293      	cmp	r3, r2
 800200e:	bf28      	it	cs
 8002010:	4613      	movcs	r3, r2
 8002012:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002014:	793a      	ldrb	r2, [r7, #4]
 8002016:	79bb      	ldrb	r3, [r7, #6]
 8002018:	4293      	cmp	r3, r2
 800201a:	bf38      	it	cc
 800201c:	4613      	movcc	r3, r2
 800201e:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002020:	7afb      	ldrb	r3, [r7, #11]
 8002022:	73fb      	strb	r3, [r7, #15]
 8002024:	e017      	b.n	8002056 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002026:	7b7b      	ldrb	r3, [r7, #13]
 8002028:	73bb      	strb	r3, [r7, #14]
 800202a:	e009      	b.n	8002040 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 800202c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002030:	7bf9      	ldrb	r1, [r7, #15]
 8002032:	7bbb      	ldrb	r3, [r7, #14]
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff fe05 	bl	8001c44 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800203a:	7bbb      	ldrb	r3, [r7, #14]
 800203c:	3301      	adds	r3, #1
 800203e:	73bb      	strb	r3, [r7, #14]
 8002040:	7bba      	ldrb	r2, [r7, #14]
 8002042:	7b3b      	ldrb	r3, [r7, #12]
 8002044:	429a      	cmp	r2, r3
 8002046:	d803      	bhi.n	8002050 <ssd1306_FillRectangle+0x7e>
 8002048:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800204c:	2b00      	cmp	r3, #0
 800204e:	daed      	bge.n	800202c <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	3301      	adds	r3, #1
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	7bfa      	ldrb	r2, [r7, #15]
 8002058:	7abb      	ldrb	r3, [r7, #10]
 800205a:	429a      	cmp	r2, r3
 800205c:	d803      	bhi.n	8002066 <ssd1306_FillRectangle+0x94>
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	2b3f      	cmp	r3, #63	@ 0x3f
 8002062:	d9e0      	bls.n	8002026 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8002064:	bf00      	nop
 8002066:	bf00      	nop
}
 8002068:	3714      	adds	r7, #20
 800206a:	46bd      	mov	sp, r7
 800206c:	bd90      	pop	{r4, r7, pc}

0800206e <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800206e:	b580      	push	{r7, lr}
 8002070:	b084      	sub	sp, #16
 8002072:	af00      	add	r7, sp, #0
 8002074:	4603      	mov	r3, r0
 8002076:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002078:	2381      	movs	r3, #129	@ 0x81
 800207a:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fce8 	bl	8001a54 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002084:	79fb      	ldrb	r3, [r7, #7]
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fce4 	bl	8001a54 <ssd1306_WriteCommand>
}
 800208c:	bf00      	nop
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d005      	beq.n	80020b0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80020a4:	23af      	movs	r3, #175	@ 0xaf
 80020a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80020a8:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <ssd1306_SetDisplayOn+0x38>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	715a      	strb	r2, [r3, #5]
 80020ae:	e004      	b.n	80020ba <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80020b0:	23ae      	movs	r3, #174	@ 0xae
 80020b2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80020b4:	4b05      	ldr	r3, [pc, #20]	@ (80020cc <ssd1306_SetDisplayOn+0x38>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fcc9 	bl	8001a54 <ssd1306_WriteCommand>
}
 80020c2:	bf00      	nop
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	20000640 	.word	0x20000640

080020d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	4b11      	ldr	r3, [pc, #68]	@ (800211c <HAL_MspInit+0x4c>)
 80020d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020da:	4a10      	ldr	r2, [pc, #64]	@ (800211c <HAL_MspInit+0x4c>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <HAL_MspInit+0x4c>)
 80020e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	607b      	str	r3, [r7, #4]
 80020ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ee:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <HAL_MspInit+0x4c>)
 80020f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f2:	4a0a      	ldr	r2, [pc, #40]	@ (800211c <HAL_MspInit+0x4c>)
 80020f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80020fa:	4b08      	ldr	r3, [pc, #32]	@ (800211c <HAL_MspInit+0x4c>)
 80020fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002102:	603b      	str	r3, [r7, #0]
 8002104:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002106:	2200      	movs	r2, #0
 8002108:	210f      	movs	r1, #15
 800210a:	f06f 0001 	mvn.w	r0, #1
 800210e:	f001 fe3b 	bl	8003d88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40021000 	.word	0x40021000

08002120 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08c      	sub	sp, #48	@ 0x30
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800212e:	4b2e      	ldr	r3, [pc, #184]	@ (80021e8 <HAL_InitTick+0xc8>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002132:	4a2d      	ldr	r2, [pc, #180]	@ (80021e8 <HAL_InitTick+0xc8>)
 8002134:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002138:	6613      	str	r3, [r2, #96]	@ 0x60
 800213a:	4b2b      	ldr	r3, [pc, #172]	@ (80021e8 <HAL_InitTick+0xc8>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002146:	f107 020c 	add.w	r2, r7, #12
 800214a:	f107 0310 	add.w	r3, r7, #16
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f002 fe21 	bl	8004d98 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002156:	f002 fe09 	bl	8004d6c <HAL_RCC_GetPCLK2Freq>
 800215a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800215c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800215e:	4a23      	ldr	r2, [pc, #140]	@ (80021ec <HAL_InitTick+0xcc>)
 8002160:	fba2 2303 	umull	r2, r3, r2, r3
 8002164:	0c9b      	lsrs	r3, r3, #18
 8002166:	3b01      	subs	r3, #1
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800216a:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_InitTick+0xd0>)
 800216c:	4a21      	ldr	r2, [pc, #132]	@ (80021f4 <HAL_InitTick+0xd4>)
 800216e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002170:	4b1f      	ldr	r3, [pc, #124]	@ (80021f0 <HAL_InitTick+0xd0>)
 8002172:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002176:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002178:	4a1d      	ldr	r2, [pc, #116]	@ (80021f0 <HAL_InitTick+0xd0>)
 800217a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800217e:	4b1c      	ldr	r3, [pc, #112]	@ (80021f0 <HAL_InitTick+0xd0>)
 8002180:	2200      	movs	r2, #0
 8002182:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002184:	4b1a      	ldr	r3, [pc, #104]	@ (80021f0 <HAL_InitTick+0xd0>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218a:	4b19      	ldr	r3, [pc, #100]	@ (80021f0 <HAL_InitTick+0xd0>)
 800218c:	2200      	movs	r2, #0
 800218e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002190:	4817      	ldr	r0, [pc, #92]	@ (80021f0 <HAL_InitTick+0xd0>)
 8002192:	f003 fecd 	bl	8005f30 <HAL_TIM_Base_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800219c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d11b      	bne.n	80021dc <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80021a4:	4812      	ldr	r0, [pc, #72]	@ (80021f0 <HAL_InitTick+0xd0>)
 80021a6:	f003 ff1b 	bl	8005fe0 <HAL_TIM_Base_Start_IT>
 80021aa:	4603      	mov	r3, r0
 80021ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80021b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d111      	bne.n	80021dc <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021b8:	2019      	movs	r0, #25
 80021ba:	f001 fe01 	bl	8003dc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b0f      	cmp	r3, #15
 80021c2:	d808      	bhi.n	80021d6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80021c4:	2200      	movs	r2, #0
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	2019      	movs	r0, #25
 80021ca:	f001 fddd 	bl	8003d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_InitTick+0xd8>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6013      	str	r3, [r2, #0]
 80021d4:	e002      	b.n	80021dc <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3730      	adds	r7, #48	@ 0x30
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40021000 	.word	0x40021000
 80021ec:	431bde83 	.word	0x431bde83
 80021f0:	20000648 	.word	0x20000648
 80021f4:	40012c00 	.word	0x40012c00
 80021f8:	20000004 	.word	0x20000004

080021fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <NMI_Handler+0x4>

08002204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <HardFault_Handler+0x4>

0800220c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002210:	bf00      	nop
 8002212:	e7fd      	b.n	8002210 <MemManage_Handler+0x4>

08002214 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002218:	bf00      	nop
 800221a:	e7fd      	b.n	8002218 <BusFault_Handler+0x4>

0800221c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <UsageFault_Handler+0x4>

08002224 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
	...

08002234 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002238:	4802      	ldr	r0, [pc, #8]	@ (8002244 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800223a:	f004 f8a9 	bl	8006390 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000648 	.word	0x20000648

08002248 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800224c:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <SystemInit+0x20>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002252:	4a05      	ldr	r2, [pc, #20]	@ (8002268 <SystemInit+0x20>)
 8002254:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002258:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002272:	f107 0310 	add.w	r3, r7, #16
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002280:	1d3b      	adds	r3, r7, #4
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800228a:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <MX_TIM2_Init+0x98>)
 800228c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002290:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002292:	4b1c      	ldr	r3, [pc, #112]	@ (8002304 <MX_TIM2_Init+0x98>)
 8002294:	2200      	movs	r2, #0
 8002296:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <MX_TIM2_Init+0x98>)
 800229a:	2200      	movs	r2, #0
 800229c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800229e:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <MX_TIM2_Init+0x98>)
 80022a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a6:	4b17      	ldr	r3, [pc, #92]	@ (8002304 <MX_TIM2_Init+0x98>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <MX_TIM2_Init+0x98>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022b2:	4814      	ldr	r0, [pc, #80]	@ (8002304 <MX_TIM2_Init+0x98>)
 80022b4:	f003 fe3c 	bl	8005f30 <HAL_TIM_Base_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80022be:	f7ff f93b 	bl	8001538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022c8:	f107 0310 	add.w	r3, r7, #16
 80022cc:	4619      	mov	r1, r3
 80022ce:	480d      	ldr	r0, [pc, #52]	@ (8002304 <MX_TIM2_Init+0x98>)
 80022d0:	f004 fa7a 	bl	80067c8 <HAL_TIM_ConfigClockSource>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80022da:	f7ff f92d 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022e6:	1d3b      	adds	r3, r7, #4
 80022e8:	4619      	mov	r1, r3
 80022ea:	4806      	ldr	r0, [pc, #24]	@ (8002304 <MX_TIM2_Init+0x98>)
 80022ec:	f004 ff9a 	bl	8007224 <HAL_TIMEx_MasterConfigSynchronization>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80022f6:	f7ff f91f 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000694 	.word	0x20000694

08002308 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08e      	sub	sp, #56	@ 0x38
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800230e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231c:	f107 031c 	add.w	r3, r7, #28
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002328:	463b      	mov	r3, r7
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	605a      	str	r2, [r3, #4]
 8002330:	609a      	str	r2, [r3, #8]
 8002332:	60da      	str	r2, [r3, #12]
 8002334:	611a      	str	r2, [r3, #16]
 8002336:	615a      	str	r2, [r3, #20]
 8002338:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800233a:	4b2d      	ldr	r3, [pc, #180]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 800233c:	4a2d      	ldr	r2, [pc, #180]	@ (80023f4 <MX_TIM3_Init+0xec>)
 800233e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002340:	4b2b      	ldr	r3, [pc, #172]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 8002342:	2200      	movs	r2, #0
 8002344:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002346:	4b2a      	ldr	r3, [pc, #168]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4095;
 800234c:	4b28      	ldr	r3, [pc, #160]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 800234e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002352:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002354:	4b26      	ldr	r3, [pc, #152]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 8002356:	2200      	movs	r2, #0
 8002358:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800235a:	4b25      	ldr	r3, [pc, #148]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 800235c:	2200      	movs	r2, #0
 800235e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002360:	4823      	ldr	r0, [pc, #140]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 8002362:	f003 fde5 	bl	8005f30 <HAL_TIM_Base_Init>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800236c:	f7ff f8e4 	bl	8001538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002370:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002374:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002376:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800237a:	4619      	mov	r1, r3
 800237c:	481c      	ldr	r0, [pc, #112]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 800237e:	f004 fa23 	bl	80067c8 <HAL_TIM_ConfigClockSource>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002388:	f7ff f8d6 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800238c:	4818      	ldr	r0, [pc, #96]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 800238e:	f003 fe97 	bl	80060c0 <HAL_TIM_PWM_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002398:	f7ff f8ce 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239c:	2300      	movs	r3, #0
 800239e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023a4:	f107 031c 	add.w	r3, r7, #28
 80023a8:	4619      	mov	r1, r3
 80023aa:	4811      	ldr	r0, [pc, #68]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 80023ac:	f004 ff3a 	bl	8007224 <HAL_TIMEx_MasterConfigSynchronization>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80023b6:	f7ff f8bf 	bl	8001538 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ba:	2360      	movs	r3, #96	@ 0x60
 80023bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 100;
 80023be:	2364      	movs	r3, #100	@ 0x64
 80023c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023ca:	463b      	mov	r3, r7
 80023cc:	2204      	movs	r2, #4
 80023ce:	4619      	mov	r1, r3
 80023d0:	4807      	ldr	r0, [pc, #28]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 80023d2:	f004 f8e5 	bl	80065a0 <HAL_TIM_PWM_ConfigChannel>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80023dc:	f7ff f8ac 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80023e0:	4803      	ldr	r0, [pc, #12]	@ (80023f0 <MX_TIM3_Init+0xe8>)
 80023e2:	f000 f83b 	bl	800245c <HAL_TIM_MspPostInit>

}
 80023e6:	bf00      	nop
 80023e8:	3738      	adds	r7, #56	@ 0x38
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200006e0 	.word	0x200006e0
 80023f4:	40000400 	.word	0x40000400

080023f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002408:	d10c      	bne.n	8002424 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800240a:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_TIM_Base_MspInit+0x5c>)
 800240c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240e:	4a11      	ldr	r2, [pc, #68]	@ (8002454 <HAL_TIM_Base_MspInit+0x5c>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6593      	str	r3, [r2, #88]	@ 0x58
 8002416:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <HAL_TIM_Base_MspInit+0x5c>)
 8002418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002422:	e010      	b.n	8002446 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a0b      	ldr	r2, [pc, #44]	@ (8002458 <HAL_TIM_Base_MspInit+0x60>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d10b      	bne.n	8002446 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800242e:	4b09      	ldr	r3, [pc, #36]	@ (8002454 <HAL_TIM_Base_MspInit+0x5c>)
 8002430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002432:	4a08      	ldr	r2, [pc, #32]	@ (8002454 <HAL_TIM_Base_MspInit+0x5c>)
 8002434:	f043 0302 	orr.w	r3, r3, #2
 8002438:	6593      	str	r3, [r2, #88]	@ 0x58
 800243a:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <HAL_TIM_Base_MspInit+0x5c>)
 800243c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	60bb      	str	r3, [r7, #8]
 8002444:	68bb      	ldr	r3, [r7, #8]
}
 8002446:	bf00      	nop
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	40021000 	.word	0x40021000
 8002458:	40000400 	.word	0x40000400

0800245c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	f107 030c 	add.w	r3, r7, #12
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	60da      	str	r2, [r3, #12]
 8002472:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a11      	ldr	r2, [pc, #68]	@ (80024c0 <HAL_TIM_MspPostInit+0x64>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d11b      	bne.n	80024b6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <HAL_TIM_MspPostInit+0x68>)
 8002480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002482:	4a10      	ldr	r2, [pc, #64]	@ (80024c4 <HAL_TIM_MspPostInit+0x68>)
 8002484:	f043 0304 	orr.w	r3, r3, #4
 8002488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800248a:	4b0e      	ldr	r3, [pc, #56]	@ (80024c4 <HAL_TIM_MspPostInit+0x68>)
 800248c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248e:	f003 0304 	and.w	r3, r3, #4
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = SR_Enable_Pin;
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249a:	2302      	movs	r3, #2
 800249c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024a6:	2302      	movs	r3, #2
 80024a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SR_Enable_GPIO_Port, &GPIO_InitStruct);
 80024aa:	f107 030c 	add.w	r3, r7, #12
 80024ae:	4619      	mov	r1, r3
 80024b0:	4805      	ldr	r0, [pc, #20]	@ (80024c8 <HAL_TIM_MspPostInit+0x6c>)
 80024b2:	f001 fc93 	bl	8003ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024b6:	bf00      	nop
 80024b8:	3720      	adds	r7, #32
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40000400 	.word	0x40000400
 80024c4:	40021000 	.word	0x40021000
 80024c8:	48000800 	.word	0x48000800

080024cc <Send_Instruction>:
#include "traffic_functions.h"
#include "traffic.h"
#include <spi.h>
#include <stdlib.h>

void Send_Instruction(uint32_t instruction) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
    /* Make sure Reset and Enable are set to HIGH and LOW respectively */
    uint8_t *data = malloc(sizeof(uint8_t)*(3));
 80024d4:	2003      	movs	r0, #3
 80024d6:	f008 ff87 	bl	800b3e8 <malloc>
 80024da:	4603      	mov	r3, r0
 80024dc:	60fb      	str	r3, [r7, #12]
    
    data[0] = instruction;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	701a      	strb	r2, [r3, #0]
    data[1] = instruction >> 8;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	0a1a      	lsrs	r2, r3, #8
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	3301      	adds	r3, #1
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	701a      	strb	r2, [r3, #0]
    data[2] = instruction >> 16;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	0c1a      	lsrs	r2, r3, #16
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	3302      	adds	r3, #2
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	701a      	strb	r2, [r3, #0]

    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002502:	2203      	movs	r2, #3
 8002504:	68f9      	ldr	r1, [r7, #12]
 8002506:	480b      	ldr	r0, [pc, #44]	@ (8002534 <Send_Instruction+0x68>)
 8002508:	f003 fa37 	bl	800597a <HAL_SPI_Transmit>
    
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 800250c:	2201      	movs	r2, #1
 800250e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002512:	4809      	ldr	r0, [pc, #36]	@ (8002538 <Send_Instruction+0x6c>)
 8002514:	f001 fe24 	bl	8004160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8002518:	2200      	movs	r2, #0
 800251a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800251e:	4806      	ldr	r0, [pc, #24]	@ (8002538 <Send_Instruction+0x6c>)
 8002520:	f001 fe1e 	bl	8004160 <HAL_GPIO_WritePin>
    free(data);
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f008 ff67 	bl	800b3f8 <free>
}
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	200001dc 	.word	0x200001dc
 8002538:	48000400 	.word	0x48000400

0800253c <update_instruction>:

uint32_t update_instruction(uint32_t current_instruction, uint32_t instruction, ledType led) {
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	4613      	mov	r3, r2
 8002548:	71fb      	strb	r3, [r7, #7]
    uint32_t zeroing;
    switch (led) {
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d00c      	beq.n	800256a <update_instruction+0x2e>
 8002550:	2b02      	cmp	r3, #2
 8002552:	dc0d      	bgt.n	8002570 <update_instruction+0x34>
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <update_instruction+0x22>
 8002558:	2b01      	cmp	r3, #1
 800255a:	d003      	beq.n	8002564 <update_instruction+0x28>
        break;
    case PLB:
        zeroing = ~(PL1_Blue | PL2_Blue);
        break;
    default:
        break;
 800255c:	e008      	b.n	8002570 <update_instruction+0x34>
        zeroing = ~(TL_EW_Red | TL_EW_Yellow | TL_EW_Green | TL_NS_Red | TL_NS_Yellow | TL_NS_Green);
 800255e:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <update_instruction+0x58>)
 8002560:	617b      	str	r3, [r7, #20]
        break;
 8002562:	e006      	b.n	8002572 <update_instruction+0x36>
        zeroing = ~(PL1_Green | PL1_Red | PL2_Green | PL2_Red);
 8002564:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <update_instruction+0x5c>)
 8002566:	617b      	str	r3, [r7, #20]
        break;
 8002568:	e003      	b.n	8002572 <update_instruction+0x36>
        zeroing = ~(PL1_Blue | PL2_Blue);
 800256a:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <update_instruction+0x60>)
 800256c:	617b      	str	r3, [r7, #20]
        break;
 800256e:	e000      	b.n	8002572 <update_instruction+0x36>
        break;
 8002570:	bf00      	nop
    }
    current_instruction &= zeroing; // save the other light states
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	4013      	ands	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]
    current_instruction |= instruction;
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	4313      	orrs	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
    Send_Instruction(current_instruction);
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f7ff ffa2 	bl	80024cc <Send_Instruction>
    return current_instruction;
 8002588:	68fb      	ldr	r3, [r7, #12]
}
 800258a:	4618      	mov	r0, r3
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	ff1f1f03 	.word	0xff1f1f03
 8002598:	ffe7e7ff 	.word	0xffe7e7ff
 800259c:	fffbfbff 	.word	0xfffbfbff

080025a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025a4:	4b14      	ldr	r3, [pc, #80]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025a6:	4a15      	ldr	r2, [pc, #84]	@ (80025fc <MX_USART2_UART_Init+0x5c>)
 80025a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025aa:	4b13      	ldr	r3, [pc, #76]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025b2:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025b8:	4b0f      	ldr	r3, [pc, #60]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025be:	4b0e      	ldr	r3, [pc, #56]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025c4:	4b0c      	ldr	r3, [pc, #48]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025c6:	220c      	movs	r2, #12
 80025c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ca:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025d0:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025d8:	2200      	movs	r2, #0
 80025da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025dc:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025de:	2200      	movs	r2, #0
 80025e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025e2:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <MX_USART2_UART_Init+0x58>)
 80025e4:	f004 fec4 	bl	8007370 <HAL_UART_Init>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80025ee:	f7fe ffa3 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	2000072c 	.word	0x2000072c
 80025fc:	40004400 	.word	0x40004400

08002600 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b0ac      	sub	sp, #176	@ 0xb0
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	2288      	movs	r2, #136	@ 0x88
 800261e:	2100      	movs	r1, #0
 8002620:	4618      	mov	r0, r3
 8002622:	f008 ff9f 	bl	800b564 <memset>
  if(uartHandle->Instance==USART2)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a21      	ldr	r2, [pc, #132]	@ (80026b0 <HAL_UART_MspInit+0xb0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d13b      	bne.n	80026a8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002630:	2302      	movs	r3, #2
 8002632:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002634:	2300      	movs	r3, #0
 8002636:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	4618      	mov	r0, r3
 800263e:	f002 fc3d 	bl	8004ebc <HAL_RCCEx_PeriphCLKConfig>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002648:	f7fe ff76 	bl	8001538 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800264c:	4b19      	ldr	r3, [pc, #100]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 800264e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002650:	4a18      	ldr	r2, [pc, #96]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 8002652:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002656:	6593      	str	r3, [r2, #88]	@ 0x58
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 800265a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002664:	4b13      	ldr	r3, [pc, #76]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 8002666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002668:	4a12      	ldr	r2, [pc, #72]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002670:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 8002672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800267c:	230c      	movs	r3, #12
 800267e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002682:	2302      	movs	r3, #2
 8002684:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800268e:	2303      	movs	r3, #3
 8002690:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002694:	2307      	movs	r3, #7
 8002696:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800269e:	4619      	mov	r1, r3
 80026a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026a4:	f001 fb9a 	bl	8003ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80026a8:	bf00      	nop
 80026aa:	37b0      	adds	r7, #176	@ 0xb0
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40004400 	.word	0x40004400
 80026b4:	40021000 	.word	0x40021000

080026b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026bc:	f7ff fdc4 	bl	8002248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026c0:	480c      	ldr	r0, [pc, #48]	@ (80026f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80026c2:	490d      	ldr	r1, [pc, #52]	@ (80026f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026c4:	4a0d      	ldr	r2, [pc, #52]	@ (80026fc <LoopForever+0xe>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c8:	e002      	b.n	80026d0 <LoopCopyDataInit>

080026ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ce:	3304      	adds	r3, #4

080026d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026d4:	d3f9      	bcc.n	80026ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002700 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002704 <LoopForever+0x16>)
  movs r3, #0
 80026da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026dc:	e001      	b.n	80026e2 <LoopFillZerobss>

080026de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e0:	3204      	adds	r2, #4

080026e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026e4:	d3fb      	bcc.n	80026de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026e6:	f008 ff55 	bl	800b594 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026ea:	f7fe fe9d 	bl	8001428 <main>

080026ee <LoopForever>:

LoopForever:
    b LoopForever
 80026ee:	e7fe      	b.n	80026ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80026f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80026fc:	0800bf40 	.word	0x0800bf40
  ldr r2, =_sbss
 8002700:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002704:	20002e5c 	.word	0x20002e5c

08002708 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002708:	e7fe      	b.n	8002708 <ADC1_2_IRQHandler>
	...

0800270c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002712:	2300      	movs	r3, #0
 8002714:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <HAL_Init+0x3c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a0b      	ldr	r2, [pc, #44]	@ (8002748 <HAL_Init+0x3c>)
 800271c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002720:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002722:	2003      	movs	r0, #3
 8002724:	f001 fb25 	bl	8003d72 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002728:	200f      	movs	r0, #15
 800272a:	f7ff fcf9 	bl	8002120 <HAL_InitTick>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	71fb      	strb	r3, [r7, #7]
 8002738:	e001      	b.n	800273e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800273a:	f7ff fcc9 	bl	80020d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800273e:	79fb      	ldrb	r3, [r7, #7]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40022000 	.word	0x40022000

0800274c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <HAL_IncTick+0x20>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	461a      	mov	r2, r3
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_IncTick+0x24>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4413      	add	r3, r2
 800275c:	4a04      	ldr	r2, [pc, #16]	@ (8002770 <HAL_IncTick+0x24>)
 800275e:	6013      	str	r3, [r2, #0]
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000008 	.word	0x20000008
 8002770:	200007b4 	.word	0x200007b4

08002774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  return uwTick;
 8002778:	4b03      	ldr	r3, [pc, #12]	@ (8002788 <HAL_GetTick+0x14>)
 800277a:	681b      	ldr	r3, [r3, #0]
}
 800277c:	4618      	mov	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200007b4 	.word	0x200007b4

0800278c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002794:	f7ff ffee 	bl	8002774 <HAL_GetTick>
 8002798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027a4:	d005      	beq.n	80027b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80027a6:	4b0a      	ldr	r3, [pc, #40]	@ (80027d0 <HAL_Delay+0x44>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027b2:	bf00      	nop
 80027b4:	f7ff ffde 	bl	8002774 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d8f7      	bhi.n	80027b4 <HAL_Delay+0x28>
  {
  }
}
 80027c4:	bf00      	nop
 80027c6:	bf00      	nop
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000008 	.word	0x20000008

080027d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	609a      	str	r2, [r3, #8]
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	609a      	str	r2, [r3, #8]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800283c:	b480      	push	{r7}
 800283e:	b087      	sub	sp, #28
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
 8002848:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3360      	adds	r3, #96	@ 0x60
 800284e:	461a      	mov	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <LL_ADC_SetOffset+0x44>)
 800285e:	4013      	ands	r3, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	4313      	orrs	r3, r2
 800286c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002874:	bf00      	nop
 8002876:	371c      	adds	r7, #28
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	03fff000 	.word	0x03fff000

08002884 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3360      	adds	r3, #96	@ 0x60
 8002892:	461a      	mov	r2, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	3360      	adds	r3, #96	@ 0x60
 80028c0:	461a      	mov	r2, r3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	431a      	orrs	r2, r3
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028fa:	2301      	movs	r3, #1
 80028fc:	e000      	b.n	8002900 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	3330      	adds	r3, #48	@ 0x30
 800291c:	461a      	mov	r2, r3
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	0a1b      	lsrs	r3, r3, #8
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	f003 030c 	and.w	r3, r3, #12
 8002928:	4413      	add	r3, r2
 800292a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 031f 	and.w	r3, r3, #31
 8002936:	211f      	movs	r1, #31
 8002938:	fa01 f303 	lsl.w	r3, r1, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	401a      	ands	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	0e9b      	lsrs	r3, r3, #26
 8002944:	f003 011f 	and.w	r1, r3, #31
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f003 031f 	and.w	r3, r3, #31
 800294e:	fa01 f303 	lsl.w	r3, r1, r3
 8002952:	431a      	orrs	r2, r3
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002958:	bf00      	nop
 800295a:	371c      	adds	r7, #28
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002964:	b480      	push	{r7}
 8002966:	b087      	sub	sp, #28
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	3314      	adds	r3, #20
 8002974:	461a      	mov	r2, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	0e5b      	lsrs	r3, r3, #25
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	f003 0304 	and.w	r3, r3, #4
 8002980:	4413      	add	r3, r2
 8002982:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	0d1b      	lsrs	r3, r3, #20
 800298c:	f003 031f 	and.w	r3, r3, #31
 8002990:	2107      	movs	r1, #7
 8002992:	fa01 f303 	lsl.w	r3, r1, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	401a      	ands	r2, r3
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	0d1b      	lsrs	r3, r3, #20
 800299e:	f003 031f 	and.w	r3, r3, #31
 80029a2:	6879      	ldr	r1, [r7, #4]
 80029a4:	fa01 f303 	lsl.w	r3, r1, r3
 80029a8:	431a      	orrs	r2, r3
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029ae:	bf00      	nop
 80029b0:	371c      	adds	r7, #28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d4:	43db      	mvns	r3, r3
 80029d6:	401a      	ands	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f003 0318 	and.w	r3, r3, #24
 80029de:	4908      	ldr	r1, [pc, #32]	@ (8002a00 <LL_ADC_SetChannelSingleDiff+0x44>)
 80029e0:	40d9      	lsrs	r1, r3
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	400b      	ands	r3, r1
 80029e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ea:	431a      	orrs	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80029f2:	bf00      	nop
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	0007ffff 	.word	0x0007ffff

08002a04 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 031f 	and.w	r3, r3, #31
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6093      	str	r3, [r2, #8]
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a74:	d101      	bne.n	8002a7a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002a98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a9c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ac4:	d101      	bne.n	8002aca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e000      	b.n	8002acc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ae8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aec:	f043 0201 	orr.w	r2, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <LL_ADC_IsEnabled+0x18>
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <LL_ADC_IsEnabled+0x1a>
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b36:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b3a:	f043 0204 	orr.w	r2, r3, #4
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d101      	bne.n	8002b66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 0308 	and.w	r3, r3, #8
 8002b84:	2b08      	cmp	r3, #8
 8002b86:	d101      	bne.n	8002b8c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e000      	b.n	8002b8e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
	...

08002b9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b9c:	b590      	push	{r4, r7, lr}
 8002b9e:	b089      	sub	sp, #36	@ 0x24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e130      	b.n	8002e18 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7fd fd0f 	bl	80005e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ff3f 	bl	8002a60 <LL_ADC_IsDeepPowerDownEnabled>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d004      	beq.n	8002bf2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff ff25 	bl	8002a3c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff ff5a 	bl	8002ab0 <LL_ADC_IsInternalRegulatorEnabled>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d115      	bne.n	8002c2e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff ff3e 	bl	8002a88 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c0c:	4b84      	ldr	r3, [pc, #528]	@ (8002e20 <HAL_ADC_Init+0x284>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	099b      	lsrs	r3, r3, #6
 8002c12:	4a84      	ldr	r2, [pc, #528]	@ (8002e24 <HAL_ADC_Init+0x288>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	099b      	lsrs	r3, r3, #6
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c20:	e002      	b.n	8002c28 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f9      	bne.n	8002c22 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff ff3c 	bl	8002ab0 <LL_ADC_IsInternalRegulatorEnabled>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10d      	bne.n	8002c5a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c42:	f043 0210 	orr.w	r2, r3, #16
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4e:	f043 0201 	orr.w	r2, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff ff75 	bl	8002b4e <LL_ADC_REG_IsConversionOngoing>
 8002c64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6a:	f003 0310 	and.w	r3, r3, #16
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f040 80c9 	bne.w	8002e06 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f040 80c5 	bne.w	8002e06 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c80:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c84:	f043 0202 	orr.w	r2, r3, #2
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff35 	bl	8002b00 <LL_ADC_IsEnabled>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d115      	bne.n	8002cc8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c9c:	4862      	ldr	r0, [pc, #392]	@ (8002e28 <HAL_ADC_Init+0x28c>)
 8002c9e:	f7ff ff2f 	bl	8002b00 <LL_ADC_IsEnabled>
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	4861      	ldr	r0, [pc, #388]	@ (8002e2c <HAL_ADC_Init+0x290>)
 8002ca6:	f7ff ff2b 	bl	8002b00 <LL_ADC_IsEnabled>
 8002caa:	4603      	mov	r3, r0
 8002cac:	431c      	orrs	r4, r3
 8002cae:	4860      	ldr	r0, [pc, #384]	@ (8002e30 <HAL_ADC_Init+0x294>)
 8002cb0:	f7ff ff26 	bl	8002b00 <LL_ADC_IsEnabled>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	4323      	orrs	r3, r4
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d105      	bne.n	8002cc8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	485c      	ldr	r0, [pc, #368]	@ (8002e34 <HAL_ADC_Init+0x298>)
 8002cc4:	f7ff fd86 	bl	80027d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	7e5b      	ldrb	r3, [r3, #25]
 8002ccc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cd2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002cd8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002cde:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ce6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d106      	bne.n	8002d04 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	045b      	lsls	r3, r3, #17
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d009      	beq.n	8002d20 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d18:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	4b44      	ldr	r3, [pc, #272]	@ (8002e38 <HAL_ADC_Init+0x29c>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	6812      	ldr	r2, [r2, #0]
 8002d2e:	69b9      	ldr	r1, [r7, #24]
 8002d30:	430b      	orrs	r3, r1
 8002d32:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff ff1b 	bl	8002b74 <LL_ADC_INJ_IsConversionOngoing>
 8002d3e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d13d      	bne.n	8002dc2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d13a      	bne.n	8002dc2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d50:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d58:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d68:	f023 0302 	bic.w	r3, r3, #2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	69b9      	ldr	r1, [r7, #24]
 8002d72:	430b      	orrs	r3, r1
 8002d74:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d118      	bne.n	8002db2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d8a:	f023 0304 	bic.w	r3, r3, #4
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d96:	4311      	orrs	r1, r2
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d9c:	4311      	orrs	r1, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002da2:	430a      	orrs	r2, r1
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0201 	orr.w	r2, r2, #1
 8002dae:	611a      	str	r2, [r3, #16]
 8002db0:	e007      	b.n	8002dc2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0201 	bic.w	r2, r2, #1
 8002dc0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d10c      	bne.n	8002de4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd0:	f023 010f 	bic.w	r1, r3, #15
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	1e5a      	subs	r2, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002de2:	e007      	b.n	8002df4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 020f 	bic.w	r2, r2, #15
 8002df2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df8:	f023 0303 	bic.w	r3, r3, #3
 8002dfc:	f043 0201 	orr.w	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	655a      	str	r2, [r3, #84]	@ 0x54
 8002e04:	e007      	b.n	8002e16 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e0a:	f043 0210 	orr.w	r2, r3, #16
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e16:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3724      	adds	r7, #36	@ 0x24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd90      	pop	{r4, r7, pc}
 8002e20:	20000000 	.word	0x20000000
 8002e24:	053e2d63 	.word	0x053e2d63
 8002e28:	50040000 	.word	0x50040000
 8002e2c:	50040100 	.word	0x50040100
 8002e30:	50040200 	.word	0x50040200
 8002e34:	50040300 	.word	0x50040300
 8002e38:	fff0c007 	.word	0xfff0c007

08002e3c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e44:	4857      	ldr	r0, [pc, #348]	@ (8002fa4 <HAL_ADC_Start+0x168>)
 8002e46:	f7ff fddd 	bl	8002a04 <LL_ADC_GetMultimode>
 8002e4a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff fe7c 	bl	8002b4e <LL_ADC_REG_IsConversionOngoing>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f040 809c 	bne.w	8002f96 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_ADC_Start+0x30>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e097      	b.n	8002f9c <HAL_ADC_Start+0x160>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 fd73 	bl	8003960 <ADC_Enable>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002e7e:	7dfb      	ldrb	r3, [r7, #23]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f040 8083 	bne.w	8002f8c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e8e:	f023 0301 	bic.w	r3, r3, #1
 8002e92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a42      	ldr	r2, [pc, #264]	@ (8002fa8 <HAL_ADC_Start+0x16c>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d002      	beq.n	8002eaa <HAL_ADC_Start+0x6e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	e000      	b.n	8002eac <HAL_ADC_Start+0x70>
 8002eaa:	4b40      	ldr	r3, [pc, #256]	@ (8002fac <HAL_ADC_Start+0x170>)
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d002      	beq.n	8002eba <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d105      	bne.n	8002ec6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ebe:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ece:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ed2:	d106      	bne.n	8002ee2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed8:	f023 0206 	bic.w	r2, r3, #6
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ee0:	e002      	b.n	8002ee8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	221c      	movs	r2, #28
 8002eee:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa8 <HAL_ADC_Start+0x16c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d002      	beq.n	8002f08 <HAL_ADC_Start+0xcc>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	e000      	b.n	8002f0a <HAL_ADC_Start+0xce>
 8002f08:	4b28      	ldr	r3, [pc, #160]	@ (8002fac <HAL_ADC_Start+0x170>)
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d008      	beq.n	8002f24 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d005      	beq.n	8002f24 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	2b05      	cmp	r3, #5
 8002f1c:	d002      	beq.n	8002f24 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	2b09      	cmp	r3, #9
 8002f22:	d114      	bne.n	8002f4e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d007      	beq.n	8002f42 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f36:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f3a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fded 	bl	8002b26 <LL_ADC_REG_StartConversion>
 8002f4c:	e025      	b.n	8002f9a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a12      	ldr	r2, [pc, #72]	@ (8002fa8 <HAL_ADC_Start+0x16c>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d002      	beq.n	8002f6a <HAL_ADC_Start+0x12e>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	e000      	b.n	8002f6c <HAL_ADC_Start+0x130>
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <HAL_ADC_Start+0x170>)
 8002f6c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00f      	beq.n	8002f9a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f82:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	655a      	str	r2, [r3, #84]	@ 0x54
 8002f8a:	e006      	b.n	8002f9a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002f94:	e001      	b.n	8002f9a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f96:	2302      	movs	r3, #2
 8002f98:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	50040300 	.word	0x50040300
 8002fa8:	50040100 	.word	0x50040100
 8002fac:	50040000 	.word	0x50040000

08002fb0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b088      	sub	sp, #32
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fba:	4866      	ldr	r0, [pc, #408]	@ (8003154 <HAL_ADC_PollForConversion+0x1a4>)
 8002fbc:	f7ff fd22 	bl	8002a04 <LL_ADC_GetMultimode>
 8002fc0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d102      	bne.n	8002fd0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002fca:	2308      	movs	r3, #8
 8002fcc:	61fb      	str	r3, [r7, #28]
 8002fce:	e02a      	b.n	8003026 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d005      	beq.n	8002fe2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2b05      	cmp	r3, #5
 8002fda:	d002      	beq.n	8002fe2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	2b09      	cmp	r3, #9
 8002fe0:	d111      	bne.n	8003006 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d007      	beq.n	8003000 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff4:	f043 0220 	orr.w	r2, r3, #32
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e0a4      	b.n	800314a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003000:	2304      	movs	r3, #4
 8003002:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003004:	e00f      	b.n	8003026 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003006:	4853      	ldr	r0, [pc, #332]	@ (8003154 <HAL_ADC_PollForConversion+0x1a4>)
 8003008:	f7ff fd0a 	bl	8002a20 <LL_ADC_GetMultiDMATransfer>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d007      	beq.n	8003022 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003016:	f043 0220 	orr.w	r2, r3, #32
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e093      	b.n	800314a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003022:	2304      	movs	r3, #4
 8003024:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003026:	f7ff fba5 	bl	8002774 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800302c:	e021      	b.n	8003072 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003034:	d01d      	beq.n	8003072 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003036:	f7ff fb9d 	bl	8002774 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d302      	bcc.n	800304c <HAL_ADC_PollForConversion+0x9c>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d112      	bne.n	8003072 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	4013      	ands	r3, r2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800305e:	f043 0204 	orr.w	r2, r3, #4
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e06b      	b.n	800314a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0d6      	beq.n	800302e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003084:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff fc28 	bl	80028e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d01c      	beq.n	80030d6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	7e5b      	ldrb	r3, [r3, #25]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d118      	bne.n	80030d6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b08      	cmp	r3, #8
 80030b0:	d111      	bne.n	80030d6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d105      	bne.n	80030d6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ce:	f043 0201 	orr.w	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a1f      	ldr	r2, [pc, #124]	@ (8003158 <HAL_ADC_PollForConversion+0x1a8>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d002      	beq.n	80030e6 <HAL_ADC_PollForConversion+0x136>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	e000      	b.n	80030e8 <HAL_ADC_PollForConversion+0x138>
 80030e6:	4b1d      	ldr	r3, [pc, #116]	@ (800315c <HAL_ADC_PollForConversion+0x1ac>)
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6812      	ldr	r2, [r2, #0]
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d008      	beq.n	8003102 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d005      	beq.n	8003102 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2b05      	cmp	r3, #5
 80030fa:	d002      	beq.n	8003102 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	2b09      	cmp	r3, #9
 8003100:	d104      	bne.n	800310c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	61bb      	str	r3, [r7, #24]
 800310a:	e00c      	b.n	8003126 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a11      	ldr	r2, [pc, #68]	@ (8003158 <HAL_ADC_PollForConversion+0x1a8>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d002      	beq.n	800311c <HAL_ADC_PollForConversion+0x16c>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	e000      	b.n	800311e <HAL_ADC_PollForConversion+0x16e>
 800311c:	4b0f      	ldr	r3, [pc, #60]	@ (800315c <HAL_ADC_PollForConversion+0x1ac>)
 800311e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	2b08      	cmp	r3, #8
 800312a:	d104      	bne.n	8003136 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2208      	movs	r2, #8
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	e008      	b.n	8003148 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d103      	bne.n	8003148 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	220c      	movs	r2, #12
 8003146:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3720      	adds	r7, #32
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	50040300 	.word	0x50040300
 8003158:	50040100 	.word	0x50040100
 800315c:	50040000 	.word	0x50040000

08003160 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800316e:	4618      	mov	r0, r3
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
	...

0800317c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b0b6      	sub	sp, #216	@ 0xd8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800318c:	2300      	movs	r3, #0
 800318e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_ADC_ConfigChannel+0x22>
 800319a:	2302      	movs	r3, #2
 800319c:	e3c9      	b.n	8003932 <HAL_ADC_ConfigChannel+0x7b6>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff fccf 	bl	8002b4e <LL_ADC_REG_IsConversionOngoing>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f040 83aa 	bne.w	800390c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b05      	cmp	r3, #5
 80031c6:	d824      	bhi.n	8003212 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	3b02      	subs	r3, #2
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d81b      	bhi.n	800320a <HAL_ADC_ConfigChannel+0x8e>
 80031d2:	a201      	add	r2, pc, #4	@ (adr r2, 80031d8 <HAL_ADC_ConfigChannel+0x5c>)
 80031d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d8:	080031e9 	.word	0x080031e9
 80031dc:	080031f1 	.word	0x080031f1
 80031e0:	080031f9 	.word	0x080031f9
 80031e4:	08003201 	.word	0x08003201
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80031e8:	230c      	movs	r3, #12
 80031ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80031ee:	e010      	b.n	8003212 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80031f0:	2312      	movs	r3, #18
 80031f2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80031f6:	e00c      	b.n	8003212 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80031f8:	2318      	movs	r3, #24
 80031fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80031fe:	e008      	b.n	8003212 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003200:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003208:	e003      	b.n	8003212 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800320a:	2306      	movs	r3, #6
 800320c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003210:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	461a      	mov	r2, r3
 800321c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003220:	f7ff fb74 	bl	800290c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff fc90 	bl	8002b4e <LL_ADC_REG_IsConversionOngoing>
 800322e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fc9c 	bl	8002b74 <LL_ADC_INJ_IsConversionOngoing>
 800323c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003240:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003244:	2b00      	cmp	r3, #0
 8003246:	f040 81a4 	bne.w	8003592 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800324a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800324e:	2b00      	cmp	r3, #0
 8003250:	f040 819f 	bne.w	8003592 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6818      	ldr	r0, [r3, #0]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	6819      	ldr	r1, [r3, #0]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	461a      	mov	r2, r3
 8003262:	f7ff fb7f 	bl	8002964 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	08db      	lsrs	r3, r3, #3
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	2b04      	cmp	r3, #4
 8003286:	d00a      	beq.n	800329e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6818      	ldr	r0, [r3, #0]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	6919      	ldr	r1, [r3, #16]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003298:	f7ff fad0 	bl	800283c <LL_ADC_SetOffset>
 800329c:	e179      	b.n	8003592 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2100      	movs	r1, #0
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff faed 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10a      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x14e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2100      	movs	r1, #0
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff fae2 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80032c0:	4603      	mov	r3, r0
 80032c2:	0e9b      	lsrs	r3, r3, #26
 80032c4:	f003 021f 	and.w	r2, r3, #31
 80032c8:	e01e      	b.n	8003308 <HAL_ADC_ConfigChannel+0x18c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2100      	movs	r1, #0
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff fad7 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80032d6:	4603      	mov	r3, r0
 80032d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032e0:	fa93 f3a3 	rbit	r3, r3
 80032e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80032e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80032ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80032f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80032f8:	2320      	movs	r3, #32
 80032fa:	e004      	b.n	8003306 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80032fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003300:	fab3 f383 	clz	r3, r3
 8003304:	b2db      	uxtb	r3, r3
 8003306:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003310:	2b00      	cmp	r3, #0
 8003312:	d105      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x1a4>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	0e9b      	lsrs	r3, r3, #26
 800331a:	f003 031f 	and.w	r3, r3, #31
 800331e:	e018      	b.n	8003352 <HAL_ADC_ConfigChannel+0x1d6>
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800332c:	fa93 f3a3 	rbit	r3, r3
 8003330:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003334:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003338:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800333c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003344:	2320      	movs	r3, #32
 8003346:	e004      	b.n	8003352 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003348:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800334c:	fab3 f383 	clz	r3, r3
 8003350:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003352:	429a      	cmp	r2, r3
 8003354:	d106      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2200      	movs	r2, #0
 800335c:	2100      	movs	r1, #0
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff faa6 	bl	80028b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2101      	movs	r1, #1
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff fa8a 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003370:	4603      	mov	r3, r0
 8003372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10a      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x214>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2101      	movs	r1, #1
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fa7f 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003386:	4603      	mov	r3, r0
 8003388:	0e9b      	lsrs	r3, r3, #26
 800338a:	f003 021f 	and.w	r2, r3, #31
 800338e:	e01e      	b.n	80033ce <HAL_ADC_ConfigChannel+0x252>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2101      	movs	r1, #1
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fa74 	bl	8002884 <LL_ADC_GetOffsetChannel>
 800339c:	4603      	mov	r3, r0
 800339e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80033a6:	fa93 f3a3 	rbit	r3, r3
 80033aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80033ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80033b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80033be:	2320      	movs	r3, #32
 80033c0:	e004      	b.n	80033cc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80033c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80033c6:	fab3 f383 	clz	r3, r3
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d105      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x26a>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	e018      	b.n	8003418 <HAL_ADC_ConfigChannel+0x29c>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033f2:	fa93 f3a3 	rbit	r3, r3
 80033f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80033fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003402:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800340a:	2320      	movs	r3, #32
 800340c:	e004      	b.n	8003418 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800340e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003418:	429a      	cmp	r2, r3
 800341a:	d106      	bne.n	800342a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2200      	movs	r2, #0
 8003422:	2101      	movs	r1, #1
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fa43 	bl	80028b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2102      	movs	r1, #2
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff fa27 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003436:	4603      	mov	r3, r0
 8003438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10a      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x2da>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2102      	movs	r1, #2
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff fa1c 	bl	8002884 <LL_ADC_GetOffsetChannel>
 800344c:	4603      	mov	r3, r0
 800344e:	0e9b      	lsrs	r3, r3, #26
 8003450:	f003 021f 	and.w	r2, r3, #31
 8003454:	e01e      	b.n	8003494 <HAL_ADC_ConfigChannel+0x318>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2102      	movs	r1, #2
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fa11 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003462:	4603      	mov	r3, r0
 8003464:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003468:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800346c:	fa93 f3a3 	rbit	r3, r3
 8003470:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003474:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003478:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800347c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003480:	2b00      	cmp	r3, #0
 8003482:	d101      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003484:	2320      	movs	r3, #32
 8003486:	e004      	b.n	8003492 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003488:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800348c:	fab3 f383 	clz	r3, r3
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800349c:	2b00      	cmp	r3, #0
 800349e:	d105      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x330>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	0e9b      	lsrs	r3, r3, #26
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	e014      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x35a>
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034b4:	fa93 f3a3 	rbit	r3, r3
 80034b8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80034ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80034c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80034c8:	2320      	movs	r3, #32
 80034ca:	e004      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80034cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d106      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2200      	movs	r2, #0
 80034e0:	2102      	movs	r1, #2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7ff f9e4 	bl	80028b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2103      	movs	r1, #3
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff f9c8 	bl	8002884 <LL_ADC_GetOffsetChannel>
 80034f4:	4603      	mov	r3, r0
 80034f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10a      	bne.n	8003514 <HAL_ADC_ConfigChannel+0x398>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2103      	movs	r1, #3
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff f9bd 	bl	8002884 <LL_ADC_GetOffsetChannel>
 800350a:	4603      	mov	r3, r0
 800350c:	0e9b      	lsrs	r3, r3, #26
 800350e:	f003 021f 	and.w	r2, r3, #31
 8003512:	e017      	b.n	8003544 <HAL_ADC_ConfigChannel+0x3c8>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2103      	movs	r1, #3
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff f9b2 	bl	8002884 <LL_ADC_GetOffsetChannel>
 8003520:	4603      	mov	r3, r0
 8003522:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003526:	fa93 f3a3 	rbit	r3, r3
 800352a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800352c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800352e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003530:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003536:	2320      	movs	r3, #32
 8003538:	e003      	b.n	8003542 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800353a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800353c:	fab3 f383 	clz	r3, r3
 8003540:	b2db      	uxtb	r3, r3
 8003542:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354c:	2b00      	cmp	r3, #0
 800354e:	d105      	bne.n	800355c <HAL_ADC_ConfigChannel+0x3e0>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	0e9b      	lsrs	r3, r3, #26
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	e011      	b.n	8003580 <HAL_ADC_ConfigChannel+0x404>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800356a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800356c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800356e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003574:	2320      	movs	r3, #32
 8003576:	e003      	b.n	8003580 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003578:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800357a:	fab3 f383 	clz	r3, r3
 800357e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003580:	429a      	cmp	r2, r3
 8003582:	d106      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2200      	movs	r2, #0
 800358a:	2103      	movs	r1, #3
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff f98f 	bl	80028b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff fab2 	bl	8002b00 <LL_ADC_IsEnabled>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f040 8140 	bne.w	8003824 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6818      	ldr	r0, [r3, #0]
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	6819      	ldr	r1, [r3, #0]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	461a      	mov	r2, r3
 80035b2:	f7ff fa03 	bl	80029bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	4a8f      	ldr	r2, [pc, #572]	@ (80037f8 <HAL_ADC_ConfigChannel+0x67c>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	f040 8131 	bne.w	8003824 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10b      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x46e>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	0e9b      	lsrs	r3, r3, #26
 80035d8:	3301      	adds	r3, #1
 80035da:	f003 031f 	and.w	r3, r3, #31
 80035de:	2b09      	cmp	r3, #9
 80035e0:	bf94      	ite	ls
 80035e2:	2301      	movls	r3, #1
 80035e4:	2300      	movhi	r3, #0
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	e019      	b.n	800361e <HAL_ADC_ConfigChannel+0x4a2>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035f2:	fa93 f3a3 	rbit	r3, r3
 80035f6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80035f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80035fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003602:	2320      	movs	r3, #32
 8003604:	e003      	b.n	800360e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003608:	fab3 f383 	clz	r3, r3
 800360c:	b2db      	uxtb	r3, r3
 800360e:	3301      	adds	r3, #1
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	2b09      	cmp	r3, #9
 8003616:	bf94      	ite	ls
 8003618:	2301      	movls	r3, #1
 800361a:	2300      	movhi	r3, #0
 800361c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800361e:	2b00      	cmp	r3, #0
 8003620:	d079      	beq.n	8003716 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800362a:	2b00      	cmp	r3, #0
 800362c:	d107      	bne.n	800363e <HAL_ADC_ConfigChannel+0x4c2>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	0e9b      	lsrs	r3, r3, #26
 8003634:	3301      	adds	r3, #1
 8003636:	069b      	lsls	r3, r3, #26
 8003638:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800363c:	e015      	b.n	800366a <HAL_ADC_ConfigChannel+0x4ee>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003646:	fa93 f3a3 	rbit	r3, r3
 800364a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800364c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800364e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003656:	2320      	movs	r3, #32
 8003658:	e003      	b.n	8003662 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800365a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800365c:	fab3 f383 	clz	r3, r3
 8003660:	b2db      	uxtb	r3, r3
 8003662:	3301      	adds	r3, #1
 8003664:	069b      	lsls	r3, r3, #26
 8003666:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003672:	2b00      	cmp	r3, #0
 8003674:	d109      	bne.n	800368a <HAL_ADC_ConfigChannel+0x50e>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	0e9b      	lsrs	r3, r3, #26
 800367c:	3301      	adds	r3, #1
 800367e:	f003 031f 	and.w	r3, r3, #31
 8003682:	2101      	movs	r1, #1
 8003684:	fa01 f303 	lsl.w	r3, r1, r3
 8003688:	e017      	b.n	80036ba <HAL_ADC_ConfigChannel+0x53e>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003692:	fa93 f3a3 	rbit	r3, r3
 8003696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800369a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800369c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80036a2:	2320      	movs	r3, #32
 80036a4:	e003      	b.n	80036ae <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80036a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036a8:	fab3 f383 	clz	r3, r3
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	3301      	adds	r3, #1
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2101      	movs	r1, #1
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	ea42 0103 	orr.w	r1, r2, r3
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10a      	bne.n	80036e0 <HAL_ADC_ConfigChannel+0x564>
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	0e9b      	lsrs	r3, r3, #26
 80036d0:	3301      	adds	r3, #1
 80036d2:	f003 021f 	and.w	r2, r3, #31
 80036d6:	4613      	mov	r3, r2
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4413      	add	r3, r2
 80036dc:	051b      	lsls	r3, r3, #20
 80036de:	e018      	b.n	8003712 <HAL_ADC_ConfigChannel+0x596>
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e8:	fa93 f3a3 	rbit	r3, r3
 80036ec:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80036ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80036f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80036f8:	2320      	movs	r3, #32
 80036fa:	e003      	b.n	8003704 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80036fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036fe:	fab3 f383 	clz	r3, r3
 8003702:	b2db      	uxtb	r3, r3
 8003704:	3301      	adds	r3, #1
 8003706:	f003 021f 	and.w	r2, r3, #31
 800370a:	4613      	mov	r3, r2
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	4413      	add	r3, r2
 8003710:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003712:	430b      	orrs	r3, r1
 8003714:	e081      	b.n	800381a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800371e:	2b00      	cmp	r3, #0
 8003720:	d107      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x5b6>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	0e9b      	lsrs	r3, r3, #26
 8003728:	3301      	adds	r3, #1
 800372a:	069b      	lsls	r3, r3, #26
 800372c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003730:	e015      	b.n	800375e <HAL_ADC_ConfigChannel+0x5e2>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373a:	fa93 f3a3 	rbit	r3, r3
 800373e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800374a:	2320      	movs	r3, #32
 800374c:	e003      	b.n	8003756 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800374e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003750:	fab3 f383 	clz	r3, r3
 8003754:	b2db      	uxtb	r3, r3
 8003756:	3301      	adds	r3, #1
 8003758:	069b      	lsls	r3, r3, #26
 800375a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_ADC_ConfigChannel+0x602>
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	0e9b      	lsrs	r3, r3, #26
 8003770:	3301      	adds	r3, #1
 8003772:	f003 031f 	and.w	r3, r3, #31
 8003776:	2101      	movs	r1, #1
 8003778:	fa01 f303 	lsl.w	r3, r1, r3
 800377c:	e017      	b.n	80037ae <HAL_ADC_ConfigChannel+0x632>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa93 f3a3 	rbit	r3, r3
 800378a:	61bb      	str	r3, [r7, #24]
  return result;
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003796:	2320      	movs	r3, #32
 8003798:	e003      	b.n	80037a2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	fab3 f383 	clz	r3, r3
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	3301      	adds	r3, #1
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	2101      	movs	r1, #1
 80037aa:	fa01 f303 	lsl.w	r3, r1, r3
 80037ae:	ea42 0103 	orr.w	r1, r2, r3
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10d      	bne.n	80037da <HAL_ADC_ConfigChannel+0x65e>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	0e9b      	lsrs	r3, r3, #26
 80037c4:	3301      	adds	r3, #1
 80037c6:	f003 021f 	and.w	r2, r3, #31
 80037ca:	4613      	mov	r3, r2
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	3b1e      	subs	r3, #30
 80037d2:	051b      	lsls	r3, r3, #20
 80037d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037d8:	e01e      	b.n	8003818 <HAL_ADC_ConfigChannel+0x69c>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	60fb      	str	r3, [r7, #12]
  return result;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d104      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80037f2:	2320      	movs	r3, #32
 80037f4:	e006      	b.n	8003804 <HAL_ADC_ConfigChannel+0x688>
 80037f6:	bf00      	nop
 80037f8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	3301      	adds	r3, #1
 8003806:	f003 021f 	and.w	r2, r3, #31
 800380a:	4613      	mov	r3, r2
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	4413      	add	r3, r2
 8003810:	3b1e      	subs	r3, #30
 8003812:	051b      	lsls	r3, r3, #20
 8003814:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003818:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800381e:	4619      	mov	r1, r3
 8003820:	f7ff f8a0 	bl	8002964 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	4b44      	ldr	r3, [pc, #272]	@ (800393c <HAL_ADC_ConfigChannel+0x7c0>)
 800382a:	4013      	ands	r3, r2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d07a      	beq.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003830:	4843      	ldr	r0, [pc, #268]	@ (8003940 <HAL_ADC_ConfigChannel+0x7c4>)
 8003832:	f7fe fff5 	bl	8002820 <LL_ADC_GetCommonPathInternalCh>
 8003836:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a41      	ldr	r2, [pc, #260]	@ (8003944 <HAL_ADC_ConfigChannel+0x7c8>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d12c      	bne.n	800389e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003844:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d126      	bne.n	800389e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a3c      	ldr	r2, [pc, #240]	@ (8003948 <HAL_ADC_ConfigChannel+0x7cc>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d004      	beq.n	8003864 <HAL_ADC_ConfigChannel+0x6e8>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a3b      	ldr	r2, [pc, #236]	@ (800394c <HAL_ADC_ConfigChannel+0x7d0>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d15d      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003864:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003868:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800386c:	4619      	mov	r1, r3
 800386e:	4834      	ldr	r0, [pc, #208]	@ (8003940 <HAL_ADC_ConfigChannel+0x7c4>)
 8003870:	f7fe ffc3 	bl	80027fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003874:	4b36      	ldr	r3, [pc, #216]	@ (8003950 <HAL_ADC_ConfigChannel+0x7d4>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	099b      	lsrs	r3, r3, #6
 800387a:	4a36      	ldr	r2, [pc, #216]	@ (8003954 <HAL_ADC_ConfigChannel+0x7d8>)
 800387c:	fba2 2303 	umull	r2, r3, r2, r3
 8003880:	099b      	lsrs	r3, r3, #6
 8003882:	1c5a      	adds	r2, r3, #1
 8003884:	4613      	mov	r3, r2
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4413      	add	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800388e:	e002      	b.n	8003896 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	3b01      	subs	r3, #1
 8003894:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1f9      	bne.n	8003890 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800389c:	e040      	b.n	8003920 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003958 <HAL_ADC_ConfigChannel+0x7dc>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d118      	bne.n	80038da <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d112      	bne.n	80038da <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a23      	ldr	r2, [pc, #140]	@ (8003948 <HAL_ADC_ConfigChannel+0x7cc>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d004      	beq.n	80038c8 <HAL_ADC_ConfigChannel+0x74c>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a22      	ldr	r2, [pc, #136]	@ (800394c <HAL_ADC_ConfigChannel+0x7d0>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d12d      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038d0:	4619      	mov	r1, r3
 80038d2:	481b      	ldr	r0, [pc, #108]	@ (8003940 <HAL_ADC_ConfigChannel+0x7c4>)
 80038d4:	f7fe ff91 	bl	80027fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038d8:	e024      	b.n	8003924 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a1f      	ldr	r2, [pc, #124]	@ (800395c <HAL_ADC_ConfigChannel+0x7e0>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d120      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d11a      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a14      	ldr	r2, [pc, #80]	@ (8003948 <HAL_ADC_ConfigChannel+0x7cc>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d115      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80038fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003902:	4619      	mov	r1, r3
 8003904:	480e      	ldr	r0, [pc, #56]	@ (8003940 <HAL_ADC_ConfigChannel+0x7c4>)
 8003906:	f7fe ff78 	bl	80027fa <LL_ADC_SetCommonPathInternalCh>
 800390a:	e00c      	b.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003910:	f043 0220 	orr.w	r2, r3, #32
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800391e:	e002      	b.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003920:	bf00      	nop
 8003922:	e000      	b.n	8003926 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003924:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800392e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003932:	4618      	mov	r0, r3
 8003934:	37d8      	adds	r7, #216	@ 0xd8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	80080000 	.word	0x80080000
 8003940:	50040300 	.word	0x50040300
 8003944:	c7520000 	.word	0xc7520000
 8003948:	50040000 	.word	0x50040000
 800394c:	50040200 	.word	0x50040200
 8003950:	20000000 	.word	0x20000000
 8003954:	053e2d63 	.word	0x053e2d63
 8003958:	cb840000 	.word	0xcb840000
 800395c:	80000001 	.word	0x80000001

08003960 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003968:	2300      	movs	r3, #0
 800396a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff f8c5 	bl	8002b00 <LL_ADC_IsEnabled>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d169      	bne.n	8003a50 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689a      	ldr	r2, [r3, #8]
 8003982:	4b36      	ldr	r3, [pc, #216]	@ (8003a5c <ADC_Enable+0xfc>)
 8003984:	4013      	ands	r3, r2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398e:	f043 0210 	orr.w	r2, r3, #16
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399a:	f043 0201 	orr.w	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e055      	b.n	8003a52 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff f894 	bl	8002ad8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80039b0:	482b      	ldr	r0, [pc, #172]	@ (8003a60 <ADC_Enable+0x100>)
 80039b2:	f7fe ff35 	bl	8002820 <LL_ADC_GetCommonPathInternalCh>
 80039b6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80039b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d013      	beq.n	80039e8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039c0:	4b28      	ldr	r3, [pc, #160]	@ (8003a64 <ADC_Enable+0x104>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	099b      	lsrs	r3, r3, #6
 80039c6:	4a28      	ldr	r2, [pc, #160]	@ (8003a68 <ADC_Enable+0x108>)
 80039c8:	fba2 2303 	umull	r2, r3, r2, r3
 80039cc:	099b      	lsrs	r3, r3, #6
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	4613      	mov	r3, r2
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80039da:	e002      	b.n	80039e2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	3b01      	subs	r3, #1
 80039e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1f9      	bne.n	80039dc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80039e8:	f7fe fec4 	bl	8002774 <HAL_GetTick>
 80039ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039ee:	e028      	b.n	8003a42 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff f883 	bl	8002b00 <LL_ADC_IsEnabled>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d104      	bne.n	8003a0a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff f867 	bl	8002ad8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a0a:	f7fe feb3 	bl	8002774 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d914      	bls.n	8003a42 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d00d      	beq.n	8003a42 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a2a:	f043 0210 	orr.w	r2, r3, #16
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a36:	f043 0201 	orr.w	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e007      	b.n	8003a52 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d1cf      	bne.n	80039f0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	8000003f 	.word	0x8000003f
 8003a60:	50040300 	.word	0x50040300
 8003a64:	20000000 	.word	0x20000000
 8003a68:	053e2d63 	.word	0x053e2d63

08003a6c <LL_ADC_IsEnabled>:
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <LL_ADC_IsEnabled+0x18>
 8003a80:	2301      	movs	r3, #1
 8003a82:	e000      	b.n	8003a86 <LL_ADC_IsEnabled+0x1a>
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <LL_ADC_REG_IsConversionOngoing>:
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d101      	bne.n	8003aaa <LL_ADC_REG_IsConversionOngoing+0x18>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e000      	b.n	8003aac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003ab8:	b590      	push	{r4, r7, lr}
 8003aba:	b09f      	sub	sp, #124	@ 0x7c
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d101      	bne.n	8003ad6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e093      	b.n	8003bfe <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003ade:	2300      	movs	r3, #0
 8003ae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a47      	ldr	r2, [pc, #284]	@ (8003c08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d102      	bne.n	8003af6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003af0:	4b46      	ldr	r3, [pc, #280]	@ (8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003af2:	60bb      	str	r3, [r7, #8]
 8003af4:	e001      	b.n	8003afa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003af6:	2300      	movs	r3, #0
 8003af8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10b      	bne.n	8003b18 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b04:	f043 0220 	orr.w	r2, r3, #32
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e072      	b.n	8003bfe <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff ffb9 	bl	8003a92 <LL_ADC_REG_IsConversionOngoing>
 8003b20:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7ff ffb3 	bl	8003a92 <LL_ADC_REG_IsConversionOngoing>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d154      	bne.n	8003bdc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003b32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d151      	bne.n	8003bdc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003b38:	4b35      	ldr	r3, [pc, #212]	@ (8003c10 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003b3a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d02c      	beq.n	8003b9e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	6859      	ldr	r1, [r3, #4]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b56:	035b      	lsls	r3, r3, #13
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b5e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b60:	4829      	ldr	r0, [pc, #164]	@ (8003c08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003b62:	f7ff ff83 	bl	8003a6c <LL_ADC_IsEnabled>
 8003b66:	4604      	mov	r4, r0
 8003b68:	4828      	ldr	r0, [pc, #160]	@ (8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003b6a:	f7ff ff7f 	bl	8003a6c <LL_ADC_IsEnabled>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	431c      	orrs	r4, r3
 8003b72:	4828      	ldr	r0, [pc, #160]	@ (8003c14 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003b74:	f7ff ff7a 	bl	8003a6c <LL_ADC_IsEnabled>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	4323      	orrs	r3, r4
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d137      	bne.n	8003bf0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b88:	f023 030f 	bic.w	r3, r3, #15
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	6811      	ldr	r1, [r2, #0]
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	6892      	ldr	r2, [r2, #8]
 8003b94:	430a      	orrs	r2, r1
 8003b96:	431a      	orrs	r2, r3
 8003b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b9a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b9c:	e028      	b.n	8003bf0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003b9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ba8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003baa:	4817      	ldr	r0, [pc, #92]	@ (8003c08 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003bac:	f7ff ff5e 	bl	8003a6c <LL_ADC_IsEnabled>
 8003bb0:	4604      	mov	r4, r0
 8003bb2:	4816      	ldr	r0, [pc, #88]	@ (8003c0c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003bb4:	f7ff ff5a 	bl	8003a6c <LL_ADC_IsEnabled>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	431c      	orrs	r4, r3
 8003bbc:	4815      	ldr	r0, [pc, #84]	@ (8003c14 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003bbe:	f7ff ff55 	bl	8003a6c <LL_ADC_IsEnabled>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	4323      	orrs	r3, r4
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d112      	bne.n	8003bf0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003bca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003bd2:	f023 030f 	bic.w	r3, r3, #15
 8003bd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003bd8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bda:	e009      	b.n	8003bf0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be0:	f043 0220 	orr.w	r2, r3, #32
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003bee:	e000      	b.n	8003bf2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bf0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003bfa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	377c      	adds	r7, #124	@ 0x7c
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd90      	pop	{r4, r7, pc}
 8003c06:	bf00      	nop
 8003c08:	50040000 	.word	0x50040000
 8003c0c:	50040100 	.word	0x50040100
 8003c10:	50040300 	.word	0x50040300
 8003c14:	50040200 	.word	0x50040200

08003c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f003 0307 	and.w	r3, r3, #7
 8003c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c28:	4b0c      	ldr	r3, [pc, #48]	@ (8003c5c <__NVIC_SetPriorityGrouping+0x44>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c34:	4013      	ands	r3, r2
 8003c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c4a:	4a04      	ldr	r2, [pc, #16]	@ (8003c5c <__NVIC_SetPriorityGrouping+0x44>)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	60d3      	str	r3, [r2, #12]
}
 8003c50:	bf00      	nop
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	e000ed00 	.word	0xe000ed00

08003c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c64:	4b04      	ldr	r3, [pc, #16]	@ (8003c78 <__NVIC_GetPriorityGrouping+0x18>)
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	0a1b      	lsrs	r3, r3, #8
 8003c6a:	f003 0307 	and.w	r3, r3, #7
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr
 8003c78:	e000ed00 	.word	0xe000ed00

08003c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	4603      	mov	r3, r0
 8003c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	db0b      	blt.n	8003ca6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	f003 021f 	and.w	r2, r3, #31
 8003c94:	4907      	ldr	r1, [pc, #28]	@ (8003cb4 <__NVIC_EnableIRQ+0x38>)
 8003c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c9a:	095b      	lsrs	r3, r3, #5
 8003c9c:	2001      	movs	r0, #1
 8003c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	e000e100 	.word	0xe000e100

08003cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	6039      	str	r1, [r7, #0]
 8003cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	db0a      	blt.n	8003ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	490c      	ldr	r1, [pc, #48]	@ (8003d04 <__NVIC_SetPriority+0x4c>)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	0112      	lsls	r2, r2, #4
 8003cd8:	b2d2      	uxtb	r2, r2
 8003cda:	440b      	add	r3, r1
 8003cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ce0:	e00a      	b.n	8003cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	4908      	ldr	r1, [pc, #32]	@ (8003d08 <__NVIC_SetPriority+0x50>)
 8003ce8:	79fb      	ldrb	r3, [r7, #7]
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	3b04      	subs	r3, #4
 8003cf0:	0112      	lsls	r2, r2, #4
 8003cf2:	b2d2      	uxtb	r2, r2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	761a      	strb	r2, [r3, #24]
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	e000e100 	.word	0xe000e100
 8003d08:	e000ed00 	.word	0xe000ed00

08003d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b089      	sub	sp, #36	@ 0x24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f1c3 0307 	rsb	r3, r3, #7
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	bf28      	it	cs
 8003d2a:	2304      	movcs	r3, #4
 8003d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	3304      	adds	r3, #4
 8003d32:	2b06      	cmp	r3, #6
 8003d34:	d902      	bls.n	8003d3c <NVIC_EncodePriority+0x30>
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	3b03      	subs	r3, #3
 8003d3a:	e000      	b.n	8003d3e <NVIC_EncodePriority+0x32>
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	43da      	mvns	r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	401a      	ands	r2, r3
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	43d9      	mvns	r1, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d64:	4313      	orrs	r3, r2
         );
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3724      	adds	r7, #36	@ 0x24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b082      	sub	sp, #8
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7ff ff4c 	bl	8003c18 <__NVIC_SetPriorityGrouping>
}
 8003d80:	bf00      	nop
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
 8003d94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d9a:	f7ff ff61 	bl	8003c60 <__NVIC_GetPriorityGrouping>
 8003d9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	68b9      	ldr	r1, [r7, #8]
 8003da4:	6978      	ldr	r0, [r7, #20]
 8003da6:	f7ff ffb1 	bl	8003d0c <NVIC_EncodePriority>
 8003daa:	4602      	mov	r2, r0
 8003dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db0:	4611      	mov	r1, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff ff80 	bl	8003cb8 <__NVIC_SetPriority>
}
 8003db8:	bf00      	nop
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ff54 	bl	8003c7c <__NVIC_EnableIRQ>
}
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b087      	sub	sp, #28
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003de6:	2300      	movs	r3, #0
 8003de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dea:	e17f      	b.n	80040ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	2101      	movs	r1, #1
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	fa01 f303 	lsl.w	r3, r1, r3
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 8171 	beq.w	80040e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 0303 	and.w	r3, r3, #3
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d005      	beq.n	8003e1c <HAL_GPIO_Init+0x40>
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0303 	and.w	r3, r3, #3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d130      	bne.n	8003e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	2203      	movs	r2, #3
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	4013      	ands	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68da      	ldr	r2, [r3, #12]
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e52:	2201      	movs	r2, #1
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	091b      	lsrs	r3, r3, #4
 8003e68:	f003 0201 	and.w	r2, r3, #1
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	2b03      	cmp	r3, #3
 8003e88:	d118      	bne.n	8003ebc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e90:	2201      	movs	r2, #1
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	08db      	lsrs	r3, r3, #3
 8003ea6:	f003 0201 	and.w	r2, r3, #1
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 0303 	and.w	r3, r3, #3
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d017      	beq.n	8003ef8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	2203      	movs	r2, #3
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4013      	ands	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d123      	bne.n	8003f4c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	08da      	lsrs	r2, r3, #3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3208      	adds	r2, #8
 8003f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	220f      	movs	r2, #15
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43db      	mvns	r3, r3
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4013      	ands	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	08da      	lsrs	r2, r3, #3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	3208      	adds	r2, #8
 8003f46:	6939      	ldr	r1, [r7, #16]
 8003f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	2203      	movs	r2, #3
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4013      	ands	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f003 0203 	and.w	r2, r3, #3
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 80ac 	beq.w	80040e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f8e:	4b5f      	ldr	r3, [pc, #380]	@ (800410c <HAL_GPIO_Init+0x330>)
 8003f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f92:	4a5e      	ldr	r2, [pc, #376]	@ (800410c <HAL_GPIO_Init+0x330>)
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f9a:	4b5c      	ldr	r3, [pc, #368]	@ (800410c <HAL_GPIO_Init+0x330>)
 8003f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003fa6:	4a5a      	ldr	r2, [pc, #360]	@ (8004110 <HAL_GPIO_Init+0x334>)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	089b      	lsrs	r3, r3, #2
 8003fac:	3302      	adds	r3, #2
 8003fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	f003 0303 	and.w	r3, r3, #3
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	220f      	movs	r2, #15
 8003fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc2:	43db      	mvns	r3, r3
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003fd0:	d025      	beq.n	800401e <HAL_GPIO_Init+0x242>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a4f      	ldr	r2, [pc, #316]	@ (8004114 <HAL_GPIO_Init+0x338>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d01f      	beq.n	800401a <HAL_GPIO_Init+0x23e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a4e      	ldr	r2, [pc, #312]	@ (8004118 <HAL_GPIO_Init+0x33c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d019      	beq.n	8004016 <HAL_GPIO_Init+0x23a>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a4d      	ldr	r2, [pc, #308]	@ (800411c <HAL_GPIO_Init+0x340>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d013      	beq.n	8004012 <HAL_GPIO_Init+0x236>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a4c      	ldr	r2, [pc, #304]	@ (8004120 <HAL_GPIO_Init+0x344>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d00d      	beq.n	800400e <HAL_GPIO_Init+0x232>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8004124 <HAL_GPIO_Init+0x348>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d007      	beq.n	800400a <HAL_GPIO_Init+0x22e>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a4a      	ldr	r2, [pc, #296]	@ (8004128 <HAL_GPIO_Init+0x34c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d101      	bne.n	8004006 <HAL_GPIO_Init+0x22a>
 8004002:	2306      	movs	r3, #6
 8004004:	e00c      	b.n	8004020 <HAL_GPIO_Init+0x244>
 8004006:	2307      	movs	r3, #7
 8004008:	e00a      	b.n	8004020 <HAL_GPIO_Init+0x244>
 800400a:	2305      	movs	r3, #5
 800400c:	e008      	b.n	8004020 <HAL_GPIO_Init+0x244>
 800400e:	2304      	movs	r3, #4
 8004010:	e006      	b.n	8004020 <HAL_GPIO_Init+0x244>
 8004012:	2303      	movs	r3, #3
 8004014:	e004      	b.n	8004020 <HAL_GPIO_Init+0x244>
 8004016:	2302      	movs	r3, #2
 8004018:	e002      	b.n	8004020 <HAL_GPIO_Init+0x244>
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <HAL_GPIO_Init+0x244>
 800401e:	2300      	movs	r3, #0
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	f002 0203 	and.w	r2, r2, #3
 8004026:	0092      	lsls	r2, r2, #2
 8004028:	4093      	lsls	r3, r2
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	4313      	orrs	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004030:	4937      	ldr	r1, [pc, #220]	@ (8004110 <HAL_GPIO_Init+0x334>)
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	089b      	lsrs	r3, r3, #2
 8004036:	3302      	adds	r3, #2
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800403e:	4b3b      	ldr	r3, [pc, #236]	@ (800412c <HAL_GPIO_Init+0x350>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	43db      	mvns	r3, r3
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4013      	ands	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004062:	4a32      	ldr	r2, [pc, #200]	@ (800412c <HAL_GPIO_Init+0x350>)
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004068:	4b30      	ldr	r3, [pc, #192]	@ (800412c <HAL_GPIO_Init+0x350>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	43db      	mvns	r3, r3
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	4013      	ands	r3, r2
 8004076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800408c:	4a27      	ldr	r2, [pc, #156]	@ (800412c <HAL_GPIO_Init+0x350>)
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004092:	4b26      	ldr	r3, [pc, #152]	@ (800412c <HAL_GPIO_Init+0x350>)
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	43db      	mvns	r3, r3
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	4013      	ands	r3, r2
 80040a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80040b6:	4a1d      	ldr	r2, [pc, #116]	@ (800412c <HAL_GPIO_Init+0x350>)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80040bc:	4b1b      	ldr	r3, [pc, #108]	@ (800412c <HAL_GPIO_Init+0x350>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	43db      	mvns	r3, r3
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4013      	ands	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80040e0:	4a12      	ldr	r2, [pc, #72]	@ (800412c <HAL_GPIO_Init+0x350>)
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	3301      	adds	r3, #1
 80040ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	fa22 f303 	lsr.w	r3, r2, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f47f ae78 	bne.w	8003dec <HAL_GPIO_Init+0x10>
  }
}
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	371c      	adds	r7, #28
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	40021000 	.word	0x40021000
 8004110:	40010000 	.word	0x40010000
 8004114:	48000400 	.word	0x48000400
 8004118:	48000800 	.word	0x48000800
 800411c:	48000c00 	.word	0x48000c00
 8004120:	48001000 	.word	0x48001000
 8004124:	48001400 	.word	0x48001400
 8004128:	48001800 	.word	0x48001800
 800412c:	40010400 	.word	0x40010400

08004130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691a      	ldr	r2, [r3, #16]
 8004140:	887b      	ldrh	r3, [r7, #2]
 8004142:	4013      	ands	r3, r2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]
 800414c:	e001      	b.n	8004152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800414e:	2300      	movs	r3, #0
 8004150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004152:	7bfb      	ldrb	r3, [r7, #15]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800417c:	e002      	b.n	8004184 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800417e:	887a      	ldrh	r2, [r7, #2]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004194:	4b04      	ldr	r3, [pc, #16]	@ (80041a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800419c:	4618      	mov	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	40007000 	.word	0x40007000

080041ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041ba:	d130      	bne.n	800421e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80041bc:	4b23      	ldr	r3, [pc, #140]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041c8:	d038      	beq.n	800423c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041ca:	4b20      	ldr	r3, [pc, #128]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041d2:	4a1e      	ldr	r2, [pc, #120]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041da:	4b1d      	ldr	r3, [pc, #116]	@ (8004250 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2232      	movs	r2, #50	@ 0x32
 80041e0:	fb02 f303 	mul.w	r3, r2, r3
 80041e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004254 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	0c9b      	lsrs	r3, r3, #18
 80041ec:	3301      	adds	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041f0:	e002      	b.n	80041f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	3b01      	subs	r3, #1
 80041f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041f8:	4b14      	ldr	r3, [pc, #80]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004204:	d102      	bne.n	800420c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1f2      	bne.n	80041f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800420c:	4b0f      	ldr	r3, [pc, #60]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004218:	d110      	bne.n	800423c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e00f      	b.n	800423e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800421e:	4b0b      	ldr	r3, [pc, #44]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422a:	d007      	beq.n	800423c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800422c:	4b07      	ldr	r3, [pc, #28]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004234:	4a05      	ldr	r2, [pc, #20]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004236:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800423a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3714      	adds	r7, #20
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	40007000 	.word	0x40007000
 8004250:	20000000 	.word	0x20000000
 8004254:	431bde83 	.word	0x431bde83

08004258 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e3ca      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800426a:	4b97      	ldr	r3, [pc, #604]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004274:	4b94      	ldr	r3, [pc, #592]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f003 0303 	and.w	r3, r3, #3
 800427c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0310 	and.w	r3, r3, #16
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 80e4 	beq.w	8004454 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_RCC_OscConfig+0x4a>
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	2b0c      	cmp	r3, #12
 8004296:	f040 808b 	bne.w	80043b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	2b01      	cmp	r3, #1
 800429e:	f040 8087 	bne.w	80043b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042a2:	4b89      	ldr	r3, [pc, #548]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <HAL_RCC_OscConfig+0x62>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e3a2      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a1a      	ldr	r2, [r3, #32]
 80042be:	4b82      	ldr	r3, [pc, #520]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d004      	beq.n	80042d4 <HAL_RCC_OscConfig+0x7c>
 80042ca:	4b7f      	ldr	r3, [pc, #508]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042d2:	e005      	b.n	80042e0 <HAL_RCC_OscConfig+0x88>
 80042d4:	4b7c      	ldr	r3, [pc, #496]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80042d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042da:	091b      	lsrs	r3, r3, #4
 80042dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d223      	bcs.n	800432c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fd87 	bl	8004dfc <RCC_SetFlashLatencyFromMSIRange>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e383      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042f8:	4b73      	ldr	r3, [pc, #460]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a72      	ldr	r2, [pc, #456]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80042fe:	f043 0308 	orr.w	r3, r3, #8
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4b70      	ldr	r3, [pc, #448]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	496d      	ldr	r1, [pc, #436]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004312:	4313      	orrs	r3, r2
 8004314:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004316:	4b6c      	ldr	r3, [pc, #432]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	021b      	lsls	r3, r3, #8
 8004324:	4968      	ldr	r1, [pc, #416]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004326:	4313      	orrs	r3, r2
 8004328:	604b      	str	r3, [r1, #4]
 800432a:	e025      	b.n	8004378 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800432c:	4b66      	ldr	r3, [pc, #408]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a65      	ldr	r2, [pc, #404]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004332:	f043 0308 	orr.w	r3, r3, #8
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	4b63      	ldr	r3, [pc, #396]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a1b      	ldr	r3, [r3, #32]
 8004344:	4960      	ldr	r1, [pc, #384]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004346:	4313      	orrs	r3, r2
 8004348:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800434a:	4b5f      	ldr	r3, [pc, #380]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	021b      	lsls	r3, r3, #8
 8004358:	495b      	ldr	r1, [pc, #364]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800435a:	4313      	orrs	r3, r2
 800435c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d109      	bne.n	8004378 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	4618      	mov	r0, r3
 800436a:	f000 fd47 	bl	8004dfc <RCC_SetFlashLatencyFromMSIRange>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e343      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004378:	f000 fc4a 	bl	8004c10 <HAL_RCC_GetSysClockFreq>
 800437c:	4602      	mov	r2, r0
 800437e:	4b52      	ldr	r3, [pc, #328]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	4950      	ldr	r1, [pc, #320]	@ (80044cc <HAL_RCC_OscConfig+0x274>)
 800438a:	5ccb      	ldrb	r3, [r1, r3]
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	fa22 f303 	lsr.w	r3, r2, r3
 8004394:	4a4e      	ldr	r2, [pc, #312]	@ (80044d0 <HAL_RCC_OscConfig+0x278>)
 8004396:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004398:	4b4e      	ldr	r3, [pc, #312]	@ (80044d4 <HAL_RCC_OscConfig+0x27c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4618      	mov	r0, r3
 800439e:	f7fd febf 	bl	8002120 <HAL_InitTick>
 80043a2:	4603      	mov	r3, r0
 80043a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d052      	beq.n	8004452 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80043ac:	7bfb      	ldrb	r3, [r7, #15]
 80043ae:	e327      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d032      	beq.n	800441e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80043b8:	4b43      	ldr	r3, [pc, #268]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a42      	ldr	r2, [pc, #264]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043be:	f043 0301 	orr.w	r3, r3, #1
 80043c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80043c4:	f7fe f9d6 	bl	8002774 <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043cc:	f7fe f9d2 	bl	8002774 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e310      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043de:	4b3a      	ldr	r3, [pc, #232]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0f0      	beq.n	80043cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043ea:	4b37      	ldr	r3, [pc, #220]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a36      	ldr	r2, [pc, #216]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043f0:	f043 0308 	orr.w	r3, r3, #8
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	4b34      	ldr	r3, [pc, #208]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	4931      	ldr	r1, [pc, #196]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004404:	4313      	orrs	r3, r2
 8004406:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004408:	4b2f      	ldr	r3, [pc, #188]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	021b      	lsls	r3, r3, #8
 8004416:	492c      	ldr	r1, [pc, #176]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004418:	4313      	orrs	r3, r2
 800441a:	604b      	str	r3, [r1, #4]
 800441c:	e01a      	b.n	8004454 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800441e:	4b2a      	ldr	r3, [pc, #168]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a29      	ldr	r2, [pc, #164]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004424:	f023 0301 	bic.w	r3, r3, #1
 8004428:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800442a:	f7fe f9a3 	bl	8002774 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004432:	f7fe f99f 	bl	8002774 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e2dd      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004444:	4b20      	ldr	r3, [pc, #128]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1f0      	bne.n	8004432 <HAL_RCC_OscConfig+0x1da>
 8004450:	e000      	b.n	8004454 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004452:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d074      	beq.n	800454a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	2b08      	cmp	r3, #8
 8004464:	d005      	beq.n	8004472 <HAL_RCC_OscConfig+0x21a>
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	2b0c      	cmp	r3, #12
 800446a:	d10e      	bne.n	800448a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	2b03      	cmp	r3, #3
 8004470:	d10b      	bne.n	800448a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004472:	4b15      	ldr	r3, [pc, #84]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d064      	beq.n	8004548 <HAL_RCC_OscConfig+0x2f0>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d160      	bne.n	8004548 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e2ba      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004492:	d106      	bne.n	80044a2 <HAL_RCC_OscConfig+0x24a>
 8004494:	4b0c      	ldr	r3, [pc, #48]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a0b      	ldr	r2, [pc, #44]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 800449a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	e026      	b.n	80044f0 <HAL_RCC_OscConfig+0x298>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80044aa:	d115      	bne.n	80044d8 <HAL_RCC_OscConfig+0x280>
 80044ac:	4b06      	ldr	r3, [pc, #24]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a05      	ldr	r2, [pc, #20]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80044b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b03      	ldr	r3, [pc, #12]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a02      	ldr	r2, [pc, #8]	@ (80044c8 <HAL_RCC_OscConfig+0x270>)
 80044be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044c2:	6013      	str	r3, [r2, #0]
 80044c4:	e014      	b.n	80044f0 <HAL_RCC_OscConfig+0x298>
 80044c6:	bf00      	nop
 80044c8:	40021000 	.word	0x40021000
 80044cc:	0800bee8 	.word	0x0800bee8
 80044d0:	20000000 	.word	0x20000000
 80044d4:	20000004 	.word	0x20000004
 80044d8:	4ba0      	ldr	r3, [pc, #640]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a9f      	ldr	r2, [pc, #636]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80044de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044e2:	6013      	str	r3, [r2, #0]
 80044e4:	4b9d      	ldr	r3, [pc, #628]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a9c      	ldr	r2, [pc, #624]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80044ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d013      	beq.n	8004520 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f8:	f7fe f93c 	bl	8002774 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004500:	f7fe f938 	bl	8002774 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b64      	cmp	r3, #100	@ 0x64
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e276      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004512:	4b92      	ldr	r3, [pc, #584]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0f0      	beq.n	8004500 <HAL_RCC_OscConfig+0x2a8>
 800451e:	e014      	b.n	800454a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7fe f928 	bl	8002774 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004528:	f7fe f924 	bl	8002774 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b64      	cmp	r3, #100	@ 0x64
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e262      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800453a:	4b88      	ldr	r3, [pc, #544]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x2d0>
 8004546:	e000      	b.n	800454a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d060      	beq.n	8004618 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b04      	cmp	r3, #4
 800455a:	d005      	beq.n	8004568 <HAL_RCC_OscConfig+0x310>
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	2b0c      	cmp	r3, #12
 8004560:	d119      	bne.n	8004596 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d116      	bne.n	8004596 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004568:	4b7c      	ldr	r3, [pc, #496]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_OscConfig+0x328>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e23f      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004580:	4b76      	ldr	r3, [pc, #472]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	061b      	lsls	r3, r3, #24
 800458e:	4973      	ldr	r1, [pc, #460]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004590:	4313      	orrs	r3, r2
 8004592:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004594:	e040      	b.n	8004618 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d023      	beq.n	80045e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800459e:	4b6f      	ldr	r3, [pc, #444]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a6e      	ldr	r2, [pc, #440]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045aa:	f7fe f8e3 	bl	8002774 <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045b0:	e008      	b.n	80045c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b2:	f7fe f8df 	bl	8002774 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d901      	bls.n	80045c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e21d      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045c4:	4b65      	ldr	r3, [pc, #404]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d0f0      	beq.n	80045b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045d0:	4b62      	ldr	r3, [pc, #392]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	061b      	lsls	r3, r3, #24
 80045de:	495f      	ldr	r1, [pc, #380]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	604b      	str	r3, [r1, #4]
 80045e4:	e018      	b.n	8004618 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045e6:	4b5d      	ldr	r3, [pc, #372]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a5c      	ldr	r2, [pc, #368]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80045ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f2:	f7fe f8bf 	bl	8002774 <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045f8:	e008      	b.n	800460c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045fa:	f7fe f8bb 	bl	8002774 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e1f9      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800460c:	4b53      	ldr	r3, [pc, #332]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1f0      	bne.n	80045fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b00      	cmp	r3, #0
 8004622:	d03c      	beq.n	800469e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01c      	beq.n	8004666 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800462c:	4b4b      	ldr	r3, [pc, #300]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800462e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004632:	4a4a      	ldr	r2, [pc, #296]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004634:	f043 0301 	orr.w	r3, r3, #1
 8004638:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463c:	f7fe f89a 	bl	8002774 <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004644:	f7fe f896 	bl	8002774 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b02      	cmp	r3, #2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e1d4      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004656:	4b41      	ldr	r3, [pc, #260]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d0ef      	beq.n	8004644 <HAL_RCC_OscConfig+0x3ec>
 8004664:	e01b      	b.n	800469e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004666:	4b3d      	ldr	r3, [pc, #244]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800466c:	4a3b      	ldr	r2, [pc, #236]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800466e:	f023 0301 	bic.w	r3, r3, #1
 8004672:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004676:	f7fe f87d 	bl	8002774 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800467e:	f7fe f879 	bl	8002774 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e1b7      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004690:	4b32      	ldr	r3, [pc, #200]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1ef      	bne.n	800467e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0304 	and.w	r3, r3, #4
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	f000 80a6 	beq.w	80047f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046ac:	2300      	movs	r3, #0
 80046ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80046b0:	4b2a      	ldr	r3, [pc, #168]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80046b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10d      	bne.n	80046d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046bc:	4b27      	ldr	r3, [pc, #156]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80046be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c0:	4a26      	ldr	r2, [pc, #152]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80046c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80046c8:	4b24      	ldr	r3, [pc, #144]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 80046ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046d0:	60bb      	str	r3, [r7, #8]
 80046d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046d4:	2301      	movs	r3, #1
 80046d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046d8:	4b21      	ldr	r3, [pc, #132]	@ (8004760 <HAL_RCC_OscConfig+0x508>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d118      	bne.n	8004716 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004760 <HAL_RCC_OscConfig+0x508>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004760 <HAL_RCC_OscConfig+0x508>)
 80046ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046f0:	f7fe f840 	bl	8002774 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046f8:	f7fe f83c 	bl	8002774 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e17a      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800470a:	4b15      	ldr	r3, [pc, #84]	@ (8004760 <HAL_RCC_OscConfig+0x508>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0f0      	beq.n	80046f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d108      	bne.n	8004730 <HAL_RCC_OscConfig+0x4d8>
 800471e:	4b0f      	ldr	r3, [pc, #60]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004720:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004724:	4a0d      	ldr	r2, [pc, #52]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004726:	f043 0301 	orr.w	r3, r3, #1
 800472a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800472e:	e029      	b.n	8004784 <HAL_RCC_OscConfig+0x52c>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b05      	cmp	r3, #5
 8004736:	d115      	bne.n	8004764 <HAL_RCC_OscConfig+0x50c>
 8004738:	4b08      	ldr	r3, [pc, #32]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800473e:	4a07      	ldr	r2, [pc, #28]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004740:	f043 0304 	orr.w	r3, r3, #4
 8004744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004748:	4b04      	ldr	r3, [pc, #16]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474e:	4a03      	ldr	r2, [pc, #12]	@ (800475c <HAL_RCC_OscConfig+0x504>)
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004758:	e014      	b.n	8004784 <HAL_RCC_OscConfig+0x52c>
 800475a:	bf00      	nop
 800475c:	40021000 	.word	0x40021000
 8004760:	40007000 	.word	0x40007000
 8004764:	4b9c      	ldr	r3, [pc, #624]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476a:	4a9b      	ldr	r2, [pc, #620]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800476c:	f023 0301 	bic.w	r3, r3, #1
 8004770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004774:	4b98      	ldr	r3, [pc, #608]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800477a:	4a97      	ldr	r2, [pc, #604]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800477c:	f023 0304 	bic.w	r3, r3, #4
 8004780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d016      	beq.n	80047ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800478c:	f7fd fff2 	bl	8002774 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004792:	e00a      	b.n	80047aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004794:	f7fd ffee 	bl	8002774 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e12a      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80047aa:	4b8b      	ldr	r3, [pc, #556]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80047ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d0ed      	beq.n	8004794 <HAL_RCC_OscConfig+0x53c>
 80047b8:	e015      	b.n	80047e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ba:	f7fd ffdb 	bl	8002774 <HAL_GetTick>
 80047be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047c0:	e00a      	b.n	80047d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c2:	f7fd ffd7 	bl	8002774 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e113      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047d8:	4b7f      	ldr	r3, [pc, #508]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80047da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1ed      	bne.n	80047c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047e6:	7ffb      	ldrb	r3, [r7, #31]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d105      	bne.n	80047f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ec:	4b7a      	ldr	r3, [pc, #488]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80047ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f0:	4a79      	ldr	r2, [pc, #484]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80047f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047f6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 80fe 	beq.w	80049fe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004806:	2b02      	cmp	r3, #2
 8004808:	f040 80d0 	bne.w	80049ac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800480c:	4b72      	ldr	r3, [pc, #456]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f003 0203 	and.w	r2, r3, #3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481c:	429a      	cmp	r2, r3
 800481e:	d130      	bne.n	8004882 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482a:	3b01      	subs	r3, #1
 800482c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800482e:	429a      	cmp	r2, r3
 8004830:	d127      	bne.n	8004882 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800483c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800483e:	429a      	cmp	r2, r3
 8004840:	d11f      	bne.n	8004882 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800484c:	2a07      	cmp	r2, #7
 800484e:	bf14      	ite	ne
 8004850:	2201      	movne	r2, #1
 8004852:	2200      	moveq	r2, #0
 8004854:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004856:	4293      	cmp	r3, r2
 8004858:	d113      	bne.n	8004882 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004864:	085b      	lsrs	r3, r3, #1
 8004866:	3b01      	subs	r3, #1
 8004868:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800486a:	429a      	cmp	r2, r3
 800486c:	d109      	bne.n	8004882 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004878:	085b      	lsrs	r3, r3, #1
 800487a:	3b01      	subs	r3, #1
 800487c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800487e:	429a      	cmp	r2, r3
 8004880:	d06e      	beq.n	8004960 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	2b0c      	cmp	r3, #12
 8004886:	d069      	beq.n	800495c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004888:	4b53      	ldr	r3, [pc, #332]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d105      	bne.n	80048a0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004894:	4b50      	ldr	r3, [pc, #320]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d001      	beq.n	80048a4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e0ad      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80048a4:	4b4c      	ldr	r3, [pc, #304]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a4b      	ldr	r2, [pc, #300]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80048aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048ae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048b0:	f7fd ff60 	bl	8002774 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b8:	f7fd ff5c 	bl	8002774 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e09a      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048ca:	4b43      	ldr	r3, [pc, #268]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1f0      	bne.n	80048b8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048d6:	4b40      	ldr	r3, [pc, #256]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80048d8:	68da      	ldr	r2, [r3, #12]
 80048da:	4b40      	ldr	r3, [pc, #256]	@ (80049dc <HAL_RCC_OscConfig+0x784>)
 80048dc:	4013      	ands	r3, r2
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80048e6:	3a01      	subs	r2, #1
 80048e8:	0112      	lsls	r2, r2, #4
 80048ea:	4311      	orrs	r1, r2
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80048f0:	0212      	lsls	r2, r2, #8
 80048f2:	4311      	orrs	r1, r2
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80048f8:	0852      	lsrs	r2, r2, #1
 80048fa:	3a01      	subs	r2, #1
 80048fc:	0552      	lsls	r2, r2, #21
 80048fe:	4311      	orrs	r1, r2
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004904:	0852      	lsrs	r2, r2, #1
 8004906:	3a01      	subs	r2, #1
 8004908:	0652      	lsls	r2, r2, #25
 800490a:	4311      	orrs	r1, r2
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004910:	0912      	lsrs	r2, r2, #4
 8004912:	0452      	lsls	r2, r2, #17
 8004914:	430a      	orrs	r2, r1
 8004916:	4930      	ldr	r1, [pc, #192]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004918:	4313      	orrs	r3, r2
 800491a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800491c:	4b2e      	ldr	r3, [pc, #184]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a2d      	ldr	r2, [pc, #180]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004926:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004928:	4b2b      	ldr	r3, [pc, #172]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	4a2a      	ldr	r2, [pc, #168]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800492e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004932:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004934:	f7fd ff1e 	bl	8002774 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800493c:	f7fd ff1a 	bl	8002774 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b02      	cmp	r3, #2
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e058      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800494e:	4b22      	ldr	r3, [pc, #136]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800495a:	e050      	b.n	80049fe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e04f      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004960:	4b1d      	ldr	r3, [pc, #116]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d148      	bne.n	80049fe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800496c:	4b1a      	ldr	r3, [pc, #104]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a19      	ldr	r2, [pc, #100]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 8004972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004976:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004978:	4b17      	ldr	r3, [pc, #92]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	4a16      	ldr	r2, [pc, #88]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 800497e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004982:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004984:	f7fd fef6 	bl	8002774 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498c:	f7fd fef2 	bl	8002774 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e030      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800499e:	4b0e      	ldr	r3, [pc, #56]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0f0      	beq.n	800498c <HAL_RCC_OscConfig+0x734>
 80049aa:	e028      	b.n	80049fe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	2b0c      	cmp	r3, #12
 80049b0:	d023      	beq.n	80049fa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b2:	4b09      	ldr	r3, [pc, #36]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a08      	ldr	r2, [pc, #32]	@ (80049d8 <HAL_RCC_OscConfig+0x780>)
 80049b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049be:	f7fd fed9 	bl	8002774 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049c4:	e00c      	b.n	80049e0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c6:	f7fd fed5 	bl	8002774 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d905      	bls.n	80049e0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e013      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
 80049d8:	40021000 	.word	0x40021000
 80049dc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049e0:	4b09      	ldr	r3, [pc, #36]	@ (8004a08 <HAL_RCC_OscConfig+0x7b0>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1ec      	bne.n	80049c6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80049ec:	4b06      	ldr	r3, [pc, #24]	@ (8004a08 <HAL_RCC_OscConfig+0x7b0>)
 80049ee:	68da      	ldr	r2, [r3, #12]
 80049f0:	4905      	ldr	r1, [pc, #20]	@ (8004a08 <HAL_RCC_OscConfig+0x7b0>)
 80049f2:	4b06      	ldr	r3, [pc, #24]	@ (8004a0c <HAL_RCC_OscConfig+0x7b4>)
 80049f4:	4013      	ands	r3, r2
 80049f6:	60cb      	str	r3, [r1, #12]
 80049f8:	e001      	b.n	80049fe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e000      	b.n	8004a00 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3720      	adds	r7, #32
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	feeefffc 	.word	0xfeeefffc

08004a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e0e7      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a24:	4b75      	ldr	r3, [pc, #468]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d910      	bls.n	8004a54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a32:	4b72      	ldr	r3, [pc, #456]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f023 0207 	bic.w	r2, r3, #7
 8004a3a:	4970      	ldr	r1, [pc, #448]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a42:	4b6e      	ldr	r3, [pc, #440]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0cf      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d010      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	4b66      	ldr	r3, [pc, #408]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d908      	bls.n	8004a82 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a70:	4b63      	ldr	r3, [pc, #396]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	4960      	ldr	r1, [pc, #384]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d04c      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d107      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a96:	4b5a      	ldr	r3, [pc, #360]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d121      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e0a6      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d107      	bne.n	8004abe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aae:	4b54      	ldr	r3, [pc, #336]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d115      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e09a      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d107      	bne.n	8004ad6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ac6:	4b4e      	ldr	r3, [pc, #312]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d109      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e08e      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ad6:	4b4a      	ldr	r3, [pc, #296]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e086      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ae6:	4b46      	ldr	r3, [pc, #280]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f023 0203 	bic.w	r2, r3, #3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	4943      	ldr	r1, [pc, #268]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004af8:	f7fd fe3c 	bl	8002774 <HAL_GetTick>
 8004afc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004afe:	e00a      	b.n	8004b16 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b00:	f7fd fe38 	bl	8002774 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e06e      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b16:	4b3a      	ldr	r3, [pc, #232]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 020c 	and.w	r2, r3, #12
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d1eb      	bne.n	8004b00 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d010      	beq.n	8004b56 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	4b31      	ldr	r3, [pc, #196]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d208      	bcs.n	8004b56 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b44:	4b2e      	ldr	r3, [pc, #184]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	492b      	ldr	r1, [pc, #172]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b56:	4b29      	ldr	r3, [pc, #164]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d210      	bcs.n	8004b86 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b64:	4b25      	ldr	r3, [pc, #148]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f023 0207 	bic.w	r2, r3, #7
 8004b6c:	4923      	ldr	r1, [pc, #140]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b74:	4b21      	ldr	r3, [pc, #132]	@ (8004bfc <HAL_RCC_ClockConfig+0x1ec>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0307 	and.w	r3, r3, #7
 8004b7c:	683a      	ldr	r2, [r7, #0]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d001      	beq.n	8004b86 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e036      	b.n	8004bf4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d008      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b92:	4b1b      	ldr	r3, [pc, #108]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	4918      	ldr	r1, [pc, #96]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0308 	and.w	r3, r3, #8
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d009      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bb0:	4b13      	ldr	r3, [pc, #76]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	00db      	lsls	r3, r3, #3
 8004bbe:	4910      	ldr	r1, [pc, #64]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004bc4:	f000 f824 	bl	8004c10 <HAL_RCC_GetSysClockFreq>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	4b0d      	ldr	r3, [pc, #52]	@ (8004c00 <HAL_RCC_ClockConfig+0x1f0>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	091b      	lsrs	r3, r3, #4
 8004bd0:	f003 030f 	and.w	r3, r3, #15
 8004bd4:	490b      	ldr	r1, [pc, #44]	@ (8004c04 <HAL_RCC_ClockConfig+0x1f4>)
 8004bd6:	5ccb      	ldrb	r3, [r1, r3]
 8004bd8:	f003 031f 	and.w	r3, r3, #31
 8004bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8004be0:	4a09      	ldr	r2, [pc, #36]	@ (8004c08 <HAL_RCC_ClockConfig+0x1f8>)
 8004be2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <HAL_RCC_ClockConfig+0x1fc>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f7fd fa99 	bl	8002120 <HAL_InitTick>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	72fb      	strb	r3, [r7, #11]

  return status;
 8004bf2:	7afb      	ldrb	r3, [r7, #11]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40022000 	.word	0x40022000
 8004c00:	40021000 	.word	0x40021000
 8004c04:	0800bee8 	.word	0x0800bee8
 8004c08:	20000000 	.word	0x20000000
 8004c0c:	20000004 	.word	0x20000004

08004c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b089      	sub	sp, #36	@ 0x24
 8004c14:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61fb      	str	r3, [r7, #28]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 030c 	and.w	r3, r3, #12
 8004c26:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c28:	4b3b      	ldr	r3, [pc, #236]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	f003 0303 	and.w	r3, r3, #3
 8004c30:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d005      	beq.n	8004c44 <HAL_RCC_GetSysClockFreq+0x34>
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	2b0c      	cmp	r3, #12
 8004c3c:	d121      	bne.n	8004c82 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d11e      	bne.n	8004c82 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004c44:	4b34      	ldr	r3, [pc, #208]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0308 	and.w	r3, r3, #8
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d107      	bne.n	8004c60 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004c50:	4b31      	ldr	r3, [pc, #196]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c56:	0a1b      	lsrs	r3, r3, #8
 8004c58:	f003 030f 	and.w	r3, r3, #15
 8004c5c:	61fb      	str	r3, [r7, #28]
 8004c5e:	e005      	b.n	8004c6c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c60:	4b2d      	ldr	r3, [pc, #180]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	091b      	lsrs	r3, r3, #4
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004d1c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c74:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10d      	bne.n	8004c98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c80:	e00a      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d102      	bne.n	8004c8e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c88:	4b25      	ldr	r3, [pc, #148]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8004c8a:	61bb      	str	r3, [r7, #24]
 8004c8c:	e004      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d101      	bne.n	8004c98 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c94:	4b23      	ldr	r3, [pc, #140]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c96:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	2b0c      	cmp	r3, #12
 8004c9c:	d134      	bne.n	8004d08 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d003      	beq.n	8004cb6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b03      	cmp	r3, #3
 8004cb2:	d003      	beq.n	8004cbc <HAL_RCC_GetSysClockFreq+0xac>
 8004cb4:	e005      	b.n	8004cc2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8004cb8:	617b      	str	r3, [r7, #20]
      break;
 8004cba:	e005      	b.n	8004cc8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004cbc:	4b19      	ldr	r3, [pc, #100]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x114>)
 8004cbe:	617b      	str	r3, [r7, #20]
      break;
 8004cc0:	e002      	b.n	8004cc8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	617b      	str	r3, [r7, #20]
      break;
 8004cc6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cc8:	4b13      	ldr	r3, [pc, #76]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	091b      	lsrs	r3, r3, #4
 8004cce:	f003 0307 	and.w	r3, r3, #7
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004cd6:	4b10      	ldr	r3, [pc, #64]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	0a1b      	lsrs	r3, r3, #8
 8004cdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	fb03 f202 	mul.w	r2, r3, r2
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cee:	4b0a      	ldr	r3, [pc, #40]	@ (8004d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	0e5b      	lsrs	r3, r3, #25
 8004cf4:	f003 0303 	and.w	r3, r3, #3
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d06:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004d08:	69bb      	ldr	r3, [r7, #24]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3724      	adds	r7, #36	@ 0x24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	0800bf00 	.word	0x0800bf00
 8004d20:	00f42400 	.word	0x00f42400
 8004d24:	007a1200 	.word	0x007a1200

08004d28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d2c:	4b03      	ldr	r3, [pc, #12]	@ (8004d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	20000000 	.word	0x20000000

08004d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d44:	f7ff fff0 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	0a1b      	lsrs	r3, r3, #8
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	4904      	ldr	r1, [pc, #16]	@ (8004d68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	f003 031f 	and.w	r3, r3, #31
 8004d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	40021000 	.word	0x40021000
 8004d68:	0800bef8 	.word	0x0800bef8

08004d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d70:	f7ff ffda 	bl	8004d28 <HAL_RCC_GetHCLKFreq>
 8004d74:	4602      	mov	r2, r0
 8004d76:	4b06      	ldr	r3, [pc, #24]	@ (8004d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	0adb      	lsrs	r3, r3, #11
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	4904      	ldr	r1, [pc, #16]	@ (8004d94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d82:	5ccb      	ldrb	r3, [r1, r3]
 8004d84:	f003 031f 	and.w	r3, r3, #31
 8004d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	40021000 	.word	0x40021000
 8004d94:	0800bef8 	.word	0x0800bef8

08004d98 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	220f      	movs	r2, #15
 8004da6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004da8:	4b12      	ldr	r3, [pc, #72]	@ (8004df4 <HAL_RCC_GetClockConfig+0x5c>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 0203 	and.w	r2, r3, #3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004db4:	4b0f      	ldr	r3, [pc, #60]	@ (8004df4 <HAL_RCC_GetClockConfig+0x5c>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8004df4 <HAL_RCC_GetClockConfig+0x5c>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004dcc:	4b09      	ldr	r3, [pc, #36]	@ (8004df4 <HAL_RCC_GetClockConfig+0x5c>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	08db      	lsrs	r3, r3, #3
 8004dd2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004dda:	4b07      	ldr	r3, [pc, #28]	@ (8004df8 <HAL_RCC_GetClockConfig+0x60>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0207 	and.w	r2, r3, #7
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	601a      	str	r2, [r3, #0]
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40021000 	.word	0x40021000
 8004df8:	40022000 	.word	0x40022000

08004dfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b086      	sub	sp, #24
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e04:	2300      	movs	r3, #0
 8004e06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e08:	4b2a      	ldr	r3, [pc, #168]	@ (8004eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e14:	f7ff f9bc 	bl	8004190 <HAL_PWREx_GetVoltageRange>
 8004e18:	6178      	str	r0, [r7, #20]
 8004e1a:	e014      	b.n	8004e46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e1c:	4b25      	ldr	r3, [pc, #148]	@ (8004eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e20:	4a24      	ldr	r2, [pc, #144]	@ (8004eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e28:	4b22      	ldr	r3, [pc, #136]	@ (8004eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e30:	60fb      	str	r3, [r7, #12]
 8004e32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e34:	f7ff f9ac 	bl	8004190 <HAL_PWREx_GetVoltageRange>
 8004e38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e44:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e4c:	d10b      	bne.n	8004e66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b80      	cmp	r3, #128	@ 0x80
 8004e52:	d919      	bls.n	8004e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2ba0      	cmp	r3, #160	@ 0xa0
 8004e58:	d902      	bls.n	8004e60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	e013      	b.n	8004e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e60:	2301      	movs	r3, #1
 8004e62:	613b      	str	r3, [r7, #16]
 8004e64:	e010      	b.n	8004e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b80      	cmp	r3, #128	@ 0x80
 8004e6a:	d902      	bls.n	8004e72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	613b      	str	r3, [r7, #16]
 8004e70:	e00a      	b.n	8004e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b80      	cmp	r3, #128	@ 0x80
 8004e76:	d102      	bne.n	8004e7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e78:	2302      	movs	r3, #2
 8004e7a:	613b      	str	r3, [r7, #16]
 8004e7c:	e004      	b.n	8004e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b70      	cmp	r3, #112	@ 0x70
 8004e82:	d101      	bne.n	8004e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e84:	2301      	movs	r3, #1
 8004e86:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004e88:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f023 0207 	bic.w	r2, r3, #7
 8004e90:	4909      	ldr	r1, [pc, #36]	@ (8004eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004e98:	4b07      	ldr	r3, [pc, #28]	@ (8004eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d001      	beq.n	8004eaa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e000      	b.n	8004eac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004eaa:	2300      	movs	r3, #0
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3718      	adds	r7, #24
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	40022000 	.word	0x40022000

08004ebc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ec8:	2300      	movs	r3, #0
 8004eca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d041      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004edc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ee0:	d02a      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ee2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ee6:	d824      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ee8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004eec:	d008      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004eee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ef2:	d81e      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00a      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ef8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004efc:	d010      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004efe:	e018      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f00:	4b86      	ldr	r3, [pc, #536]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	4a85      	ldr	r2, [pc, #532]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f0c:	e015      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	3304      	adds	r3, #4
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 fabb 	bl	8005490 <RCCEx_PLLSAI1_Config>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f1e:	e00c      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	3320      	adds	r3, #32
 8004f24:	2100      	movs	r1, #0
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 fba6 	bl	8005678 <RCCEx_PLLSAI2_Config>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f30:	e003      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	74fb      	strb	r3, [r7, #19]
      break;
 8004f36:	e000      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f3a:	7cfb      	ldrb	r3, [r7, #19]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f40:	4b76      	ldr	r3, [pc, #472]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f4e:	4973      	ldr	r1, [pc, #460]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004f56:	e001      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f58:	7cfb      	ldrb	r3, [r7, #19]
 8004f5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d041      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f70:	d02a      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004f72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f76:	d824      	bhi.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004f78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f7c:	d008      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004f7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f82:	d81e      	bhi.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00a      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f8c:	d010      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004f8e:	e018      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f90:	4b62      	ldr	r3, [pc, #392]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	4a61      	ldr	r2, [pc, #388]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004f9c:	e015      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f000 fa73 	bl	8005490 <RCCEx_PLLSAI1_Config>
 8004faa:	4603      	mov	r3, r0
 8004fac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fae:	e00c      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	3320      	adds	r3, #32
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 fb5e 	bl	8005678 <RCCEx_PLLSAI2_Config>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fc0:	e003      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	74fb      	strb	r3, [r7, #19]
      break;
 8004fc6:	e000      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004fc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fca:	7cfb      	ldrb	r3, [r7, #19]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10b      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004fd0:	4b52      	ldr	r3, [pc, #328]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004fde:	494f      	ldr	r1, [pc, #316]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004fe6:	e001      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe8:	7cfb      	ldrb	r3, [r7, #19]
 8004fea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 80a0 	beq.w	800513a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ffe:	4b47      	ldr	r3, [pc, #284]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800500a:	2301      	movs	r3, #1
 800500c:	e000      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800500e:	2300      	movs	r3, #0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00d      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005014:	4b41      	ldr	r3, [pc, #260]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005018:	4a40      	ldr	r2, [pc, #256]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800501a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800501e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005020:	4b3e      	ldr	r3, [pc, #248]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005028:	60bb      	str	r3, [r7, #8]
 800502a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800502c:	2301      	movs	r3, #1
 800502e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005030:	4b3b      	ldr	r3, [pc, #236]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a3a      	ldr	r2, [pc, #232]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800503a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800503c:	f7fd fb9a 	bl	8002774 <HAL_GetTick>
 8005040:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005042:	e009      	b.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005044:	f7fd fb96 	bl	8002774 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d902      	bls.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	74fb      	strb	r3, [r7, #19]
        break;
 8005056:	e005      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005058:	4b31      	ldr	r3, [pc, #196]	@ (8005120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0ef      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005064:	7cfb      	ldrb	r3, [r7, #19]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d15c      	bne.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800506a:	4b2c      	ldr	r3, [pc, #176]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800506c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005074:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01f      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	429a      	cmp	r2, r3
 8005086:	d019      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005088:	4b24      	ldr	r3, [pc, #144]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005092:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005094:	4b21      	ldr	r3, [pc, #132]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509a:	4a20      	ldr	r2, [pc, #128]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050a4:	4b1d      	ldr	r3, [pc, #116]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050aa:	4a1c      	ldr	r2, [pc, #112]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050b4:	4a19      	ldr	r2, [pc, #100]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d016      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c6:	f7fd fb55 	bl	8002774 <HAL_GetTick>
 80050ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050cc:	e00b      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ce:	f7fd fb51 	bl	8002774 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050dc:	4293      	cmp	r3, r2
 80050de:	d902      	bls.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	74fb      	strb	r3, [r7, #19]
            break;
 80050e4:	e006      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050e6:	4b0d      	ldr	r3, [pc, #52]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0ec      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80050f4:	7cfb      	ldrb	r3, [r7, #19]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10c      	bne.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050fa:	4b08      	ldr	r3, [pc, #32]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005100:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800510a:	4904      	ldr	r1, [pc, #16]	@ (800511c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005112:	e009      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005114:	7cfb      	ldrb	r3, [r7, #19]
 8005116:	74bb      	strb	r3, [r7, #18]
 8005118:	e006      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800511a:	bf00      	nop
 800511c:	40021000 	.word	0x40021000
 8005120:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005124:	7cfb      	ldrb	r3, [r7, #19]
 8005126:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005128:	7c7b      	ldrb	r3, [r7, #17]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d105      	bne.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800512e:	4b9e      	ldr	r3, [pc, #632]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005132:	4a9d      	ldr	r2, [pc, #628]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005138:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00a      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005146:	4b98      	ldr	r3, [pc, #608]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514c:	f023 0203 	bic.w	r2, r3, #3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005154:	4994      	ldr	r1, [pc, #592]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005156:	4313      	orrs	r3, r2
 8005158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0302 	and.w	r3, r3, #2
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00a      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005168:	4b8f      	ldr	r3, [pc, #572]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f023 020c 	bic.w	r2, r3, #12
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005176:	498c      	ldr	r1, [pc, #560]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005178:	4313      	orrs	r3, r2
 800517a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0304 	and.w	r3, r3, #4
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00a      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800518a:	4b87      	ldr	r3, [pc, #540]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005190:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005198:	4983      	ldr	r1, [pc, #524]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800519a:	4313      	orrs	r3, r2
 800519c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00a      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051ac:	4b7e      	ldr	r3, [pc, #504]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ba:	497b      	ldr	r1, [pc, #492]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0310 	and.w	r3, r3, #16
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00a      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051ce:	4b76      	ldr	r3, [pc, #472]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051dc:	4972      	ldr	r1, [pc, #456]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00a      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051f0:	4b6d      	ldr	r3, [pc, #436]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051fe:	496a      	ldr	r1, [pc, #424]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005200:	4313      	orrs	r3, r2
 8005202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005212:	4b65      	ldr	r3, [pc, #404]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005218:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005220:	4961      	ldr	r1, [pc, #388]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005222:	4313      	orrs	r3, r2
 8005224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00a      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005234:	4b5c      	ldr	r3, [pc, #368]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005242:	4959      	ldr	r1, [pc, #356]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005244:	4313      	orrs	r3, r2
 8005246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005256:	4b54      	ldr	r3, [pc, #336]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005264:	4950      	ldr	r1, [pc, #320]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00a      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005278:	4b4b      	ldr	r3, [pc, #300]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800527a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800527e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005286:	4948      	ldr	r1, [pc, #288]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005288:	4313      	orrs	r3, r2
 800528a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800529a:	4b43      	ldr	r3, [pc, #268]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800529c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a8:	493f      	ldr	r1, [pc, #252]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d028      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052bc:	4b3a      	ldr	r3, [pc, #232]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ca:	4937      	ldr	r1, [pc, #220]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052da:	d106      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052dc:	4b32      	ldr	r3, [pc, #200]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	4a31      	ldr	r2, [pc, #196]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052e6:	60d3      	str	r3, [r2, #12]
 80052e8:	e011      	b.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052f2:	d10c      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3304      	adds	r3, #4
 80052f8:	2101      	movs	r1, #1
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 f8c8 	bl	8005490 <RCCEx_PLLSAI1_Config>
 8005300:	4603      	mov	r3, r0
 8005302:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005304:	7cfb      	ldrb	r3, [r7, #19]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800530a:	7cfb      	ldrb	r3, [r7, #19]
 800530c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d028      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800531a:	4b23      	ldr	r3, [pc, #140]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800531c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005320:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005328:	491f      	ldr	r1, [pc, #124]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800532a:	4313      	orrs	r3, r2
 800532c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005338:	d106      	bne.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800533a:	4b1b      	ldr	r3, [pc, #108]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	4a1a      	ldr	r2, [pc, #104]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005340:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005344:	60d3      	str	r3, [r2, #12]
 8005346:	e011      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800534c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005350:	d10c      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	3304      	adds	r3, #4
 8005356:	2101      	movs	r1, #1
 8005358:	4618      	mov	r0, r3
 800535a:	f000 f899 	bl	8005490 <RCCEx_PLLSAI1_Config>
 800535e:	4603      	mov	r3, r0
 8005360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005362:	7cfb      	ldrb	r3, [r7, #19]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005368:	7cfb      	ldrb	r3, [r7, #19]
 800536a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d02b      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005378:	4b0b      	ldr	r3, [pc, #44]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800537a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800537e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005386:	4908      	ldr	r1, [pc, #32]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005388:	4313      	orrs	r3, r2
 800538a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005396:	d109      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005398:	4b03      	ldr	r3, [pc, #12]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	4a02      	ldr	r2, [pc, #8]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053a2:	60d3      	str	r3, [r2, #12]
 80053a4:	e014      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80053a6:	bf00      	nop
 80053a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053b4:	d10c      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3304      	adds	r3, #4
 80053ba:	2101      	movs	r1, #1
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 f867 	bl	8005490 <RCCEx_PLLSAI1_Config>
 80053c2:	4603      	mov	r3, r0
 80053c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053c6:	7cfb      	ldrb	r3, [r7, #19]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80053cc:	7cfb      	ldrb	r3, [r7, #19]
 80053ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d02f      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053dc:	4b2b      	ldr	r3, [pc, #172]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053ea:	4928      	ldr	r1, [pc, #160]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053fa:	d10d      	bne.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3304      	adds	r3, #4
 8005400:	2102      	movs	r1, #2
 8005402:	4618      	mov	r0, r3
 8005404:	f000 f844 	bl	8005490 <RCCEx_PLLSAI1_Config>
 8005408:	4603      	mov	r3, r0
 800540a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800540c:	7cfb      	ldrb	r3, [r7, #19]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d014      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005412:	7cfb      	ldrb	r3, [r7, #19]
 8005414:	74bb      	strb	r3, [r7, #18]
 8005416:	e011      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800541c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005420:	d10c      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	3320      	adds	r3, #32
 8005426:	2102      	movs	r1, #2
 8005428:	4618      	mov	r0, r3
 800542a:	f000 f925 	bl	8005678 <RCCEx_PLLSAI2_Config>
 800542e:	4603      	mov	r3, r0
 8005430:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005432:	7cfb      	ldrb	r3, [r7, #19]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005438:	7cfb      	ldrb	r3, [r7, #19]
 800543a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00a      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005448:	4b10      	ldr	r3, [pc, #64]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800544a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005456:	490d      	ldr	r1, [pc, #52]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005458:	4313      	orrs	r3, r2
 800545a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00b      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800546a:	4b08      	ldr	r3, [pc, #32]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005470:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800547a:	4904      	ldr	r1, [pc, #16]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800547c:	4313      	orrs	r3, r2
 800547e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005482:	7cbb      	ldrb	r3, [r7, #18]
}
 8005484:	4618      	mov	r0, r3
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40021000 	.word	0x40021000

08005490 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800549a:	2300      	movs	r3, #0
 800549c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800549e:	4b75      	ldr	r3, [pc, #468]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f003 0303 	and.w	r3, r3, #3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d018      	beq.n	80054dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80054aa:	4b72      	ldr	r3, [pc, #456]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	f003 0203 	and.w	r2, r3, #3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d10d      	bne.n	80054d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
       ||
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d009      	beq.n	80054d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80054c2:	4b6c      	ldr	r3, [pc, #432]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	091b      	lsrs	r3, r3, #4
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	1c5a      	adds	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
       ||
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d047      	beq.n	8005566 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	73fb      	strb	r3, [r7, #15]
 80054da:	e044      	b.n	8005566 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d018      	beq.n	8005516 <RCCEx_PLLSAI1_Config+0x86>
 80054e4:	2b03      	cmp	r3, #3
 80054e6:	d825      	bhi.n	8005534 <RCCEx_PLLSAI1_Config+0xa4>
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d002      	beq.n	80054f2 <RCCEx_PLLSAI1_Config+0x62>
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d009      	beq.n	8005504 <RCCEx_PLLSAI1_Config+0x74>
 80054f0:	e020      	b.n	8005534 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054f2:	4b60      	ldr	r3, [pc, #384]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d11d      	bne.n	800553a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005502:	e01a      	b.n	800553a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005504:	4b5b      	ldr	r3, [pc, #364]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800550c:	2b00      	cmp	r3, #0
 800550e:	d116      	bne.n	800553e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005514:	e013      	b.n	800553e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005516:	4b57      	ldr	r3, [pc, #348]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10f      	bne.n	8005542 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005522:	4b54      	ldr	r3, [pc, #336]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d109      	bne.n	8005542 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005532:	e006      	b.n	8005542 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	73fb      	strb	r3, [r7, #15]
      break;
 8005538:	e004      	b.n	8005544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800553a:	bf00      	nop
 800553c:	e002      	b.n	8005544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800553e:	bf00      	nop
 8005540:	e000      	b.n	8005544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005542:	bf00      	nop
    }

    if(status == HAL_OK)
 8005544:	7bfb      	ldrb	r3, [r7, #15]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10d      	bne.n	8005566 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800554a:	4b4a      	ldr	r3, [pc, #296]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	3b01      	subs	r3, #1
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	430b      	orrs	r3, r1
 8005560:	4944      	ldr	r1, [pc, #272]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005562:	4313      	orrs	r3, r2
 8005564:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005566:	7bfb      	ldrb	r3, [r7, #15]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d17d      	bne.n	8005668 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800556c:	4b41      	ldr	r3, [pc, #260]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a40      	ldr	r2, [pc, #256]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005572:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005576:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005578:	f7fd f8fc 	bl	8002774 <HAL_GetTick>
 800557c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800557e:	e009      	b.n	8005594 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005580:	f7fd f8f8 	bl	8002774 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	2b02      	cmp	r3, #2
 800558c:	d902      	bls.n	8005594 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	73fb      	strb	r3, [r7, #15]
        break;
 8005592:	e005      	b.n	80055a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005594:	4b37      	ldr	r3, [pc, #220]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1ef      	bne.n	8005580 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80055a0:	7bfb      	ldrb	r3, [r7, #15]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d160      	bne.n	8005668 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d111      	bne.n	80055d0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055ac:	4b31      	ldr	r3, [pc, #196]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80055b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	6892      	ldr	r2, [r2, #8]
 80055bc:	0211      	lsls	r1, r2, #8
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	68d2      	ldr	r2, [r2, #12]
 80055c2:	0912      	lsrs	r2, r2, #4
 80055c4:	0452      	lsls	r2, r2, #17
 80055c6:	430a      	orrs	r2, r1
 80055c8:	492a      	ldr	r1, [pc, #168]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	610b      	str	r3, [r1, #16]
 80055ce:	e027      	b.n	8005620 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d112      	bne.n	80055fc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055d6:	4b27      	ldr	r3, [pc, #156]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80055de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6892      	ldr	r2, [r2, #8]
 80055e6:	0211      	lsls	r1, r2, #8
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	6912      	ldr	r2, [r2, #16]
 80055ec:	0852      	lsrs	r2, r2, #1
 80055ee:	3a01      	subs	r2, #1
 80055f0:	0552      	lsls	r2, r2, #21
 80055f2:	430a      	orrs	r2, r1
 80055f4:	491f      	ldr	r1, [pc, #124]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	610b      	str	r3, [r1, #16]
 80055fa:	e011      	b.n	8005620 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005604:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6892      	ldr	r2, [r2, #8]
 800560c:	0211      	lsls	r1, r2, #8
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6952      	ldr	r2, [r2, #20]
 8005612:	0852      	lsrs	r2, r2, #1
 8005614:	3a01      	subs	r2, #1
 8005616:	0652      	lsls	r2, r2, #25
 8005618:	430a      	orrs	r2, r1
 800561a:	4916      	ldr	r1, [pc, #88]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800561c:	4313      	orrs	r3, r2
 800561e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005620:	4b14      	ldr	r3, [pc, #80]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a13      	ldr	r2, [pc, #76]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005626:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800562a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800562c:	f7fd f8a2 	bl	8002774 <HAL_GetTick>
 8005630:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005632:	e009      	b.n	8005648 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005634:	f7fd f89e 	bl	8002774 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d902      	bls.n	8005648 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	73fb      	strb	r3, [r7, #15]
          break;
 8005646:	e005      	b.n	8005654 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005648:	4b0a      	ldr	r3, [pc, #40]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0ef      	beq.n	8005634 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005654:	7bfb      	ldrb	r3, [r7, #15]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d106      	bne.n	8005668 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800565a:	4b06      	ldr	r3, [pc, #24]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800565c:	691a      	ldr	r2, [r3, #16]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	4904      	ldr	r1, [pc, #16]	@ (8005674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005664:	4313      	orrs	r3, r2
 8005666:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005668:	7bfb      	ldrb	r3, [r7, #15]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	40021000 	.word	0x40021000

08005678 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005682:	2300      	movs	r3, #0
 8005684:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005686:	4b6a      	ldr	r3, [pc, #424]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f003 0303 	and.w	r3, r3, #3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d018      	beq.n	80056c4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005692:	4b67      	ldr	r3, [pc, #412]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	f003 0203 	and.w	r2, r3, #3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d10d      	bne.n	80056be <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
       ||
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d009      	beq.n	80056be <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80056aa:	4b61      	ldr	r3, [pc, #388]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	091b      	lsrs	r3, r3, #4
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	1c5a      	adds	r2, r3, #1
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
       ||
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d047      	beq.n	800574e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	73fb      	strb	r3, [r7, #15]
 80056c2:	e044      	b.n	800574e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2b03      	cmp	r3, #3
 80056ca:	d018      	beq.n	80056fe <RCCEx_PLLSAI2_Config+0x86>
 80056cc:	2b03      	cmp	r3, #3
 80056ce:	d825      	bhi.n	800571c <RCCEx_PLLSAI2_Config+0xa4>
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d002      	beq.n	80056da <RCCEx_PLLSAI2_Config+0x62>
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d009      	beq.n	80056ec <RCCEx_PLLSAI2_Config+0x74>
 80056d8:	e020      	b.n	800571c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056da:	4b55      	ldr	r3, [pc, #340]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d11d      	bne.n	8005722 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056ea:	e01a      	b.n	8005722 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056ec:	4b50      	ldr	r3, [pc, #320]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d116      	bne.n	8005726 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056fc:	e013      	b.n	8005726 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056fe:	4b4c      	ldr	r3, [pc, #304]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10f      	bne.n	800572a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800570a:	4b49      	ldr	r3, [pc, #292]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d109      	bne.n	800572a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800571a:	e006      	b.n	800572a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	73fb      	strb	r3, [r7, #15]
      break;
 8005720:	e004      	b.n	800572c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005722:	bf00      	nop
 8005724:	e002      	b.n	800572c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005726:	bf00      	nop
 8005728:	e000      	b.n	800572c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800572a:	bf00      	nop
    }

    if(status == HAL_OK)
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10d      	bne.n	800574e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005732:	4b3f      	ldr	r3, [pc, #252]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6819      	ldr	r1, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	3b01      	subs	r3, #1
 8005744:	011b      	lsls	r3, r3, #4
 8005746:	430b      	orrs	r3, r1
 8005748:	4939      	ldr	r1, [pc, #228]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800574a:	4313      	orrs	r3, r2
 800574c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800574e:	7bfb      	ldrb	r3, [r7, #15]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d167      	bne.n	8005824 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005754:	4b36      	ldr	r3, [pc, #216]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a35      	ldr	r2, [pc, #212]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800575a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800575e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005760:	f7fd f808 	bl	8002774 <HAL_GetTick>
 8005764:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005766:	e009      	b.n	800577c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005768:	f7fd f804 	bl	8002774 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d902      	bls.n	800577c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	73fb      	strb	r3, [r7, #15]
        break;
 800577a:	e005      	b.n	8005788 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800577c:	4b2c      	ldr	r3, [pc, #176]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d1ef      	bne.n	8005768 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d14a      	bne.n	8005824 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d111      	bne.n	80057b8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005794:	4b26      	ldr	r3, [pc, #152]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800579c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	6892      	ldr	r2, [r2, #8]
 80057a4:	0211      	lsls	r1, r2, #8
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	68d2      	ldr	r2, [r2, #12]
 80057aa:	0912      	lsrs	r2, r2, #4
 80057ac:	0452      	lsls	r2, r2, #17
 80057ae:	430a      	orrs	r2, r1
 80057b0:	491f      	ldr	r1, [pc, #124]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	614b      	str	r3, [r1, #20]
 80057b6:	e011      	b.n	80057dc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80057c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6892      	ldr	r2, [r2, #8]
 80057c8:	0211      	lsls	r1, r2, #8
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	6912      	ldr	r2, [r2, #16]
 80057ce:	0852      	lsrs	r2, r2, #1
 80057d0:	3a01      	subs	r2, #1
 80057d2:	0652      	lsls	r2, r2, #25
 80057d4:	430a      	orrs	r2, r1
 80057d6:	4916      	ldr	r1, [pc, #88]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80057dc:	4b14      	ldr	r3, [pc, #80]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a13      	ldr	r2, [pc, #76]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e8:	f7fc ffc4 	bl	8002774 <HAL_GetTick>
 80057ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80057ee:	e009      	b.n	8005804 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057f0:	f7fc ffc0 	bl	8002774 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d902      	bls.n	8005804 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	73fb      	strb	r3, [r7, #15]
          break;
 8005802:	e005      	b.n	8005810 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005804:	4b0a      	ldr	r3, [pc, #40]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0ef      	beq.n	80057f0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005810:	7bfb      	ldrb	r3, [r7, #15]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d106      	bne.n	8005824 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005816:	4b06      	ldr	r3, [pc, #24]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005818:	695a      	ldr	r2, [r3, #20]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	4904      	ldr	r1, [pc, #16]	@ (8005830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005820:	4313      	orrs	r3, r2
 8005822:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005824:	7bfb      	ldrb	r3, [r7, #15]
}
 8005826:	4618      	mov	r0, r3
 8005828:	3710      	adds	r7, #16
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	40021000 	.word	0x40021000

08005834 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e095      	b.n	8005972 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584a:	2b00      	cmp	r3, #0
 800584c:	d108      	bne.n	8005860 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005856:	d009      	beq.n	800586c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	61da      	str	r2, [r3, #28]
 800585e:	e005      	b.n	800586c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fc f816 	bl	80018b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058ac:	d902      	bls.n	80058b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058ae:	2300      	movs	r3, #0
 80058b0:	60fb      	str	r3, [r7, #12]
 80058b2:	e002      	b.n	80058ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80058b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80058c2:	d007      	beq.n	80058d4 <HAL_SPI_Init+0xa0>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058cc:	d002      	beq.n	80058d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058e4:	431a      	orrs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	431a      	orrs	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	431a      	orrs	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005902:	431a      	orrs	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	69db      	ldr	r3, [r3, #28]
 8005908:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800590c:	431a      	orrs	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005916:	ea42 0103 	orr.w	r1, r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	699b      	ldr	r3, [r3, #24]
 800592e:	0c1b      	lsrs	r3, r3, #16
 8005930:	f003 0204 	and.w	r2, r3, #4
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005938:	f003 0310 	and.w	r3, r3, #16
 800593c:	431a      	orrs	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	431a      	orrs	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005950:	ea42 0103 	orr.w	r1, r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b088      	sub	sp, #32
 800597e:	af00      	add	r7, sp, #0
 8005980:	60f8      	str	r0, [r7, #12]
 8005982:	60b9      	str	r1, [r7, #8]
 8005984:	603b      	str	r3, [r7, #0]
 8005986:	4613      	mov	r3, r2
 8005988:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800598a:	f7fc fef3 	bl	8002774 <HAL_GetTick>
 800598e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005990:	88fb      	ldrh	r3, [r7, #6]
 8005992:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b01      	cmp	r3, #1
 800599e:	d001      	beq.n	80059a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80059a0:	2302      	movs	r3, #2
 80059a2:	e15c      	b.n	8005c5e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <HAL_SPI_Transmit+0x36>
 80059aa:	88fb      	ldrh	r3, [r7, #6]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e154      	b.n	8005c5e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d101      	bne.n	80059c2 <HAL_SPI_Transmit+0x48>
 80059be:	2302      	movs	r3, #2
 80059c0:	e14d      	b.n	8005c5e <HAL_SPI_Transmit+0x2e4>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2203      	movs	r2, #3
 80059ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	68ba      	ldr	r2, [r7, #8]
 80059dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	88fa      	ldrh	r2, [r7, #6]
 80059e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	88fa      	ldrh	r2, [r7, #6]
 80059e8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a14:	d10f      	bne.n	8005a36 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a40:	2b40      	cmp	r3, #64	@ 0x40
 8005a42:	d007      	beq.n	8005a54 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005a5c:	d952      	bls.n	8005b04 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <HAL_SPI_Transmit+0xf2>
 8005a66:	8b7b      	ldrh	r3, [r7, #26]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d145      	bne.n	8005af8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a70:	881a      	ldrh	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a7c:	1c9a      	adds	r2, r3, #2
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a90:	e032      	b.n	8005af8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d112      	bne.n	8005ac6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa4:	881a      	ldrh	r2, [r3, #0]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab0:	1c9a      	adds	r2, r3, #2
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	3b01      	subs	r3, #1
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ac4:	e018      	b.n	8005af8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ac6:	f7fc fe55 	bl	8002774 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d803      	bhi.n	8005ade <HAL_SPI_Transmit+0x164>
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005adc:	d102      	bne.n	8005ae4 <HAL_SPI_Transmit+0x16a>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d109      	bne.n	8005af8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e0b2      	b.n	8005c5e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1c7      	bne.n	8005a92 <HAL_SPI_Transmit+0x118>
 8005b02:	e083      	b.n	8005c0c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d002      	beq.n	8005b12 <HAL_SPI_Transmit+0x198>
 8005b0c:	8b7b      	ldrh	r3, [r7, #26]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d177      	bne.n	8005c02 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d912      	bls.n	8005b42 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b20:	881a      	ldrh	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2c:	1c9a      	adds	r2, r3, #2
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	3b02      	subs	r3, #2
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b40:	e05f      	b.n	8005c02 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	330c      	adds	r3, #12
 8005b4c:	7812      	ldrb	r2, [r2, #0]
 8005b4e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b54:	1c5a      	adds	r2, r3, #1
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	3b01      	subs	r3, #1
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005b68:	e04b      	b.n	8005c02 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d12b      	bne.n	8005bd0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d912      	bls.n	8005ba8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b86:	881a      	ldrh	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b92:	1c9a      	adds	r2, r3, #2
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	3b02      	subs	r3, #2
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ba6:	e02c      	b.n	8005c02 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	330c      	adds	r3, #12
 8005bb2:	7812      	ldrb	r2, [r2, #0]
 8005bb4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bba:	1c5a      	adds	r2, r3, #1
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005bce:	e018      	b.n	8005c02 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bd0:	f7fc fdd0 	bl	8002774 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	683a      	ldr	r2, [r7, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d803      	bhi.n	8005be8 <HAL_SPI_Transmit+0x26e>
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005be6:	d102      	bne.n	8005bee <HAL_SPI_Transmit+0x274>
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d109      	bne.n	8005c02 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e02d      	b.n	8005c5e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1ae      	bne.n	8005b6a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c0c:	69fa      	ldr	r2, [r7, #28]
 8005c0e:	6839      	ldr	r1, [r7, #0]
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f000 f947 	bl	8005ea4 <SPI_EndRxTxTransaction>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10a      	bne.n	8005c40 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	617b      	str	r3, [r7, #20]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	617b      	str	r3, [r7, #20]
 8005c3e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d001      	beq.n	8005c5c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e000      	b.n	8005c5e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
  }
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3720      	adds	r7, #32
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b088      	sub	sp, #32
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	603b      	str	r3, [r7, #0]
 8005c74:	4613      	mov	r3, r2
 8005c76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c78:	f7fc fd7c 	bl	8002774 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c80:	1a9b      	subs	r3, r3, r2
 8005c82:	683a      	ldr	r2, [r7, #0]
 8005c84:	4413      	add	r3, r2
 8005c86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c88:	f7fc fd74 	bl	8002774 <HAL_GetTick>
 8005c8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c8e:	4b39      	ldr	r3, [pc, #228]	@ (8005d74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	015b      	lsls	r3, r3, #5
 8005c94:	0d1b      	lsrs	r3, r3, #20
 8005c96:	69fa      	ldr	r2, [r7, #28]
 8005c98:	fb02 f303 	mul.w	r3, r2, r3
 8005c9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c9e:	e054      	b.n	8005d4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ca6:	d050      	beq.n	8005d4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ca8:	f7fc fd64 	bl	8002774 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	69fa      	ldr	r2, [r7, #28]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d902      	bls.n	8005cbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d13d      	bne.n	8005d3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ccc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cd6:	d111      	bne.n	8005cfc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ce0:	d004      	beq.n	8005cec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cea:	d107      	bne.n	8005cfc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cfa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d04:	d10f      	bne.n	8005d26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e017      	b.n	8005d6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d101      	bne.n	8005d44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	3b01      	subs	r3, #1
 8005d48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	4013      	ands	r3, r2
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	bf0c      	ite	eq
 8005d5a:	2301      	moveq	r3, #1
 8005d5c:	2300      	movne	r3, #0
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	461a      	mov	r2, r3
 8005d62:	79fb      	ldrb	r3, [r7, #7]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d19b      	bne.n	8005ca0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3720      	adds	r7, #32
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	20000000 	.word	0x20000000

08005d78 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b08a      	sub	sp, #40	@ 0x28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005d86:	2300      	movs	r3, #0
 8005d88:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005d8a:	f7fc fcf3 	bl	8002774 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d92:	1a9b      	subs	r3, r3, r2
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	4413      	add	r3, r2
 8005d98:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005d9a:	f7fc fceb 	bl	8002774 <HAL_GetTick>
 8005d9e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	330c      	adds	r3, #12
 8005da6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005da8:	4b3d      	ldr	r3, [pc, #244]	@ (8005ea0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	4613      	mov	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4413      	add	r3, r2
 8005db2:	00da      	lsls	r2, r3, #3
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	0d1b      	lsrs	r3, r3, #20
 8005db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dba:	fb02 f303 	mul.w	r3, r2, r3
 8005dbe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005dc0:	e060      	b.n	8005e84 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005dc8:	d107      	bne.n	8005dda <SPI_WaitFifoStateUntilTimeout+0x62>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d104      	bne.n	8005dda <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005dd8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005de0:	d050      	beq.n	8005e84 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005de2:	f7fc fcc7 	bl	8002774 <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	6a3b      	ldr	r3, [r7, #32]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d902      	bls.n	8005df8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d13d      	bne.n	8005e74 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e06:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e10:	d111      	bne.n	8005e36 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e1a:	d004      	beq.n	8005e26 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e24:	d107      	bne.n	8005e36 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e34:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e3e:	d10f      	bne.n	8005e60 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e010      	b.n	8005e96 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	3b01      	subs	r3, #1
 8005e82:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d196      	bne.n	8005dc2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3728      	adds	r7, #40	@ 0x28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	20000000 	.word	0x20000000

08005ea4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af02      	add	r7, sp, #8
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f7ff ff5b 	bl	8005d78 <SPI_WaitFifoStateUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d007      	beq.n	8005ed8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ecc:	f043 0220 	orr.w	r2, r3, #32
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e027      	b.n	8005f28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	2180      	movs	r1, #128	@ 0x80
 8005ee2:	68f8      	ldr	r0, [r7, #12]
 8005ee4:	f7ff fec0 	bl	8005c68 <SPI_WaitFlagStateUntilTimeout>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d007      	beq.n	8005efe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ef2:	f043 0220 	orr.w	r2, r3, #32
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e014      	b.n	8005f28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f7ff ff34 	bl	8005d78 <SPI_WaitFifoStateUntilTimeout>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d007      	beq.n	8005f26 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f1a:	f043 0220 	orr.w	r2, r3, #32
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e000      	b.n	8005f28 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e049      	b.n	8005fd6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d106      	bne.n	8005f5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fc fa4e 	bl	80023f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	3304      	adds	r3, #4
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	4610      	mov	r0, r2
 8005f70:	f000 fd1c 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
	...

08005fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d001      	beq.n	8005ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e04f      	b.n	8006098 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68da      	ldr	r2, [r3, #12]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0201 	orr.w	r2, r2, #1
 800600e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a23      	ldr	r2, [pc, #140]	@ (80060a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d01d      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0x76>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006022:	d018      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0x76>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a1f      	ldr	r2, [pc, #124]	@ (80060a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d013      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0x76>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a1e      	ldr	r2, [pc, #120]	@ (80060ac <HAL_TIM_Base_Start_IT+0xcc>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00e      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0x76>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a1c      	ldr	r2, [pc, #112]	@ (80060b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d009      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0x76>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a1b      	ldr	r2, [pc, #108]	@ (80060b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d004      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0x76>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a19      	ldr	r2, [pc, #100]	@ (80060b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d115      	bne.n	8006082 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689a      	ldr	r2, [r3, #8]
 800605c:	4b17      	ldr	r3, [pc, #92]	@ (80060bc <HAL_TIM_Base_Start_IT+0xdc>)
 800605e:	4013      	ands	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2b06      	cmp	r3, #6
 8006066:	d015      	beq.n	8006094 <HAL_TIM_Base_Start_IT+0xb4>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800606e:	d011      	beq.n	8006094 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0201 	orr.w	r2, r2, #1
 800607e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006080:	e008      	b.n	8006094 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f042 0201 	orr.w	r2, r2, #1
 8006090:	601a      	str	r2, [r3, #0]
 8006092:	e000      	b.n	8006096 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006094:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	3714      	adds	r7, #20
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr
 80060a4:	40012c00 	.word	0x40012c00
 80060a8:	40000400 	.word	0x40000400
 80060ac:	40000800 	.word	0x40000800
 80060b0:	40000c00 	.word	0x40000c00
 80060b4:	40013400 	.word	0x40013400
 80060b8:	40014000 	.word	0x40014000
 80060bc:	00010007 	.word	0x00010007

080060c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e049      	b.n	8006166 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d106      	bne.n	80060ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f841 	bl	800616e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3304      	adds	r3, #4
 80060fc:	4619      	mov	r1, r3
 80060fe:	4610      	mov	r0, r2
 8006100:	f000 fc54 	bl	80069ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800616e:	b480      	push	{r7}
 8006170:	b083      	sub	sp, #12
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
	...

08006184 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d109      	bne.n	80061a8 <HAL_TIM_PWM_Start+0x24>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	bf14      	ite	ne
 80061a0:	2301      	movne	r3, #1
 80061a2:	2300      	moveq	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	e03c      	b.n	8006222 <HAL_TIM_PWM_Start+0x9e>
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	2b04      	cmp	r3, #4
 80061ac:	d109      	bne.n	80061c2 <HAL_TIM_PWM_Start+0x3e>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	bf14      	ite	ne
 80061ba:	2301      	movne	r3, #1
 80061bc:	2300      	moveq	r3, #0
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	e02f      	b.n	8006222 <HAL_TIM_PWM_Start+0x9e>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b08      	cmp	r3, #8
 80061c6:	d109      	bne.n	80061dc <HAL_TIM_PWM_Start+0x58>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	bf14      	ite	ne
 80061d4:	2301      	movne	r3, #1
 80061d6:	2300      	moveq	r3, #0
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	e022      	b.n	8006222 <HAL_TIM_PWM_Start+0x9e>
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	2b0c      	cmp	r3, #12
 80061e0:	d109      	bne.n	80061f6 <HAL_TIM_PWM_Start+0x72>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	bf14      	ite	ne
 80061ee:	2301      	movne	r3, #1
 80061f0:	2300      	moveq	r3, #0
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	e015      	b.n	8006222 <HAL_TIM_PWM_Start+0x9e>
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b10      	cmp	r3, #16
 80061fa:	d109      	bne.n	8006210 <HAL_TIM_PWM_Start+0x8c>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b01      	cmp	r3, #1
 8006206:	bf14      	ite	ne
 8006208:	2301      	movne	r3, #1
 800620a:	2300      	moveq	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	e008      	b.n	8006222 <HAL_TIM_PWM_Start+0x9e>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b01      	cmp	r3, #1
 800621a:	bf14      	ite	ne
 800621c:	2301      	movne	r3, #1
 800621e:	2300      	moveq	r3, #0
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e09c      	b.n	8006364 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d104      	bne.n	800623a <HAL_TIM_PWM_Start+0xb6>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006238:	e023      	b.n	8006282 <HAL_TIM_PWM_Start+0xfe>
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b04      	cmp	r3, #4
 800623e:	d104      	bne.n	800624a <HAL_TIM_PWM_Start+0xc6>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006248:	e01b      	b.n	8006282 <HAL_TIM_PWM_Start+0xfe>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	2b08      	cmp	r3, #8
 800624e:	d104      	bne.n	800625a <HAL_TIM_PWM_Start+0xd6>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2202      	movs	r2, #2
 8006254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006258:	e013      	b.n	8006282 <HAL_TIM_PWM_Start+0xfe>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b0c      	cmp	r3, #12
 800625e:	d104      	bne.n	800626a <HAL_TIM_PWM_Start+0xe6>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006268:	e00b      	b.n	8006282 <HAL_TIM_PWM_Start+0xfe>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b10      	cmp	r3, #16
 800626e:	d104      	bne.n	800627a <HAL_TIM_PWM_Start+0xf6>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006278:	e003      	b.n	8006282 <HAL_TIM_PWM_Start+0xfe>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2202      	movs	r2, #2
 800627e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2201      	movs	r2, #1
 8006288:	6839      	ldr	r1, [r7, #0]
 800628a:	4618      	mov	r0, r3
 800628c:	f000 ffa4 	bl	80071d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a35      	ldr	r2, [pc, #212]	@ (800636c <HAL_TIM_PWM_Start+0x1e8>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d013      	beq.n	80062c2 <HAL_TIM_PWM_Start+0x13e>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a34      	ldr	r2, [pc, #208]	@ (8006370 <HAL_TIM_PWM_Start+0x1ec>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d00e      	beq.n	80062c2 <HAL_TIM_PWM_Start+0x13e>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a32      	ldr	r2, [pc, #200]	@ (8006374 <HAL_TIM_PWM_Start+0x1f0>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d009      	beq.n	80062c2 <HAL_TIM_PWM_Start+0x13e>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a31      	ldr	r2, [pc, #196]	@ (8006378 <HAL_TIM_PWM_Start+0x1f4>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d004      	beq.n	80062c2 <HAL_TIM_PWM_Start+0x13e>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a2f      	ldr	r2, [pc, #188]	@ (800637c <HAL_TIM_PWM_Start+0x1f8>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d101      	bne.n	80062c6 <HAL_TIM_PWM_Start+0x142>
 80062c2:	2301      	movs	r3, #1
 80062c4:	e000      	b.n	80062c8 <HAL_TIM_PWM_Start+0x144>
 80062c6:	2300      	movs	r3, #0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d007      	beq.n	80062dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a22      	ldr	r2, [pc, #136]	@ (800636c <HAL_TIM_PWM_Start+0x1e8>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d01d      	beq.n	8006322 <HAL_TIM_PWM_Start+0x19e>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ee:	d018      	beq.n	8006322 <HAL_TIM_PWM_Start+0x19e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a22      	ldr	r2, [pc, #136]	@ (8006380 <HAL_TIM_PWM_Start+0x1fc>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d013      	beq.n	8006322 <HAL_TIM_PWM_Start+0x19e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a21      	ldr	r2, [pc, #132]	@ (8006384 <HAL_TIM_PWM_Start+0x200>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00e      	beq.n	8006322 <HAL_TIM_PWM_Start+0x19e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a1f      	ldr	r2, [pc, #124]	@ (8006388 <HAL_TIM_PWM_Start+0x204>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d009      	beq.n	8006322 <HAL_TIM_PWM_Start+0x19e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a17      	ldr	r2, [pc, #92]	@ (8006370 <HAL_TIM_PWM_Start+0x1ec>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d004      	beq.n	8006322 <HAL_TIM_PWM_Start+0x19e>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a15      	ldr	r2, [pc, #84]	@ (8006374 <HAL_TIM_PWM_Start+0x1f0>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d115      	bne.n	800634e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689a      	ldr	r2, [r3, #8]
 8006328:	4b18      	ldr	r3, [pc, #96]	@ (800638c <HAL_TIM_PWM_Start+0x208>)
 800632a:	4013      	ands	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b06      	cmp	r3, #6
 8006332:	d015      	beq.n	8006360 <HAL_TIM_PWM_Start+0x1dc>
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800633a:	d011      	beq.n	8006360 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f042 0201 	orr.w	r2, r2, #1
 800634a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800634c:	e008      	b.n	8006360 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f042 0201 	orr.w	r2, r2, #1
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	e000      	b.n	8006362 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006360:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40012c00 	.word	0x40012c00
 8006370:	40013400 	.word	0x40013400
 8006374:	40014000 	.word	0x40014000
 8006378:	40014400 	.word	0x40014400
 800637c:	40014800 	.word	0x40014800
 8006380:	40000400 	.word	0x40000400
 8006384:	40000800 	.word	0x40000800
 8006388:	40000c00 	.word	0x40000c00
 800638c:	00010007 	.word	0x00010007

08006390 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d020      	beq.n	80063f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d01b      	beq.n	80063f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f06f 0202 	mvn.w	r2, #2
 80063c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 fac7 	bl	800696e <HAL_TIM_IC_CaptureCallback>
 80063e0:	e005      	b.n	80063ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 fab9 	bl	800695a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 faca 	bl	8006982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	f003 0304 	and.w	r3, r3, #4
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d020      	beq.n	8006440 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f003 0304 	and.w	r3, r3, #4
 8006404:	2b00      	cmp	r3, #0
 8006406:	d01b      	beq.n	8006440 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f06f 0204 	mvn.w	r2, #4
 8006410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2202      	movs	r2, #2
 8006416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 faa1 	bl	800696e <HAL_TIM_IC_CaptureCallback>
 800642c:	e005      	b.n	800643a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 fa93 	bl	800695a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 faa4 	bl	8006982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	f003 0308 	and.w	r3, r3, #8
 8006446:	2b00      	cmp	r3, #0
 8006448:	d020      	beq.n	800648c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	d01b      	beq.n	800648c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f06f 0208 	mvn.w	r2, #8
 800645c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2204      	movs	r2, #4
 8006462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	f003 0303 	and.w	r3, r3, #3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fa7b 	bl	800696e <HAL_TIM_IC_CaptureCallback>
 8006478:	e005      	b.n	8006486 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 fa6d 	bl	800695a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fa7e 	bl	8006982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f003 0310 	and.w	r3, r3, #16
 8006492:	2b00      	cmp	r3, #0
 8006494:	d020      	beq.n	80064d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f003 0310 	and.w	r3, r3, #16
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01b      	beq.n	80064d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f06f 0210 	mvn.w	r2, #16
 80064a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2208      	movs	r2, #8
 80064ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 fa55 	bl	800696e <HAL_TIM_IC_CaptureCallback>
 80064c4:	e005      	b.n	80064d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fa47 	bl	800695a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 fa58 	bl	8006982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d00c      	beq.n	80064fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d007      	beq.n	80064fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f06f 0201 	mvn.w	r2, #1
 80064f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7fb f80c 	bl	8001514 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006502:	2b00      	cmp	r3, #0
 8006504:	d104      	bne.n	8006510 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00c      	beq.n	800652a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006516:	2b00      	cmp	r3, #0
 8006518:	d007      	beq.n	800652a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 ff0f 	bl	8007348 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00c      	beq.n	800654e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800653a:	2b00      	cmp	r3, #0
 800653c:	d007      	beq.n	800654e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 ff07 	bl	800735c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00c      	beq.n	8006572 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	d007      	beq.n	8006572 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800656a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 fa12 	bl	8006996 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00c      	beq.n	8006596 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f003 0320 	and.w	r3, r3, #32
 8006582:	2b00      	cmp	r3, #0
 8006584:	d007      	beq.n	8006596 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f06f 0220 	mvn.w	r2, #32
 800658e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 fecf 	bl	8007334 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006596:	bf00      	nop
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
	...

080065a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065ac:	2300      	movs	r3, #0
 80065ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d101      	bne.n	80065be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065ba:	2302      	movs	r3, #2
 80065bc:	e0ff      	b.n	80067be <HAL_TIM_PWM_ConfigChannel+0x21e>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2b14      	cmp	r3, #20
 80065ca:	f200 80f0 	bhi.w	80067ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 80065ce:	a201      	add	r2, pc, #4	@ (adr r2, 80065d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d4:	08006629 	.word	0x08006629
 80065d8:	080067af 	.word	0x080067af
 80065dc:	080067af 	.word	0x080067af
 80065e0:	080067af 	.word	0x080067af
 80065e4:	08006669 	.word	0x08006669
 80065e8:	080067af 	.word	0x080067af
 80065ec:	080067af 	.word	0x080067af
 80065f0:	080067af 	.word	0x080067af
 80065f4:	080066ab 	.word	0x080066ab
 80065f8:	080067af 	.word	0x080067af
 80065fc:	080067af 	.word	0x080067af
 8006600:	080067af 	.word	0x080067af
 8006604:	080066eb 	.word	0x080066eb
 8006608:	080067af 	.word	0x080067af
 800660c:	080067af 	.word	0x080067af
 8006610:	080067af 	.word	0x080067af
 8006614:	0800672d 	.word	0x0800672d
 8006618:	080067af 	.word	0x080067af
 800661c:	080067af 	.word	0x080067af
 8006620:	080067af 	.word	0x080067af
 8006624:	0800676d 	.word	0x0800676d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68b9      	ldr	r1, [r7, #8]
 800662e:	4618      	mov	r0, r3
 8006630:	f000 fa62 	bl	8006af8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699a      	ldr	r2, [r3, #24]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0208 	orr.w	r2, r2, #8
 8006642:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	699a      	ldr	r2, [r3, #24]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f022 0204 	bic.w	r2, r2, #4
 8006652:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6999      	ldr	r1, [r3, #24]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	691a      	ldr	r2, [r3, #16]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	619a      	str	r2, [r3, #24]
      break;
 8006666:	e0a5      	b.n	80067b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68b9      	ldr	r1, [r7, #8]
 800666e:	4618      	mov	r0, r3
 8006670:	f000 fad2 	bl	8006c18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699a      	ldr	r2, [r3, #24]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006682:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	699a      	ldr	r2, [r3, #24]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006692:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6999      	ldr	r1, [r3, #24]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	021a      	lsls	r2, r3, #8
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	619a      	str	r2, [r3, #24]
      break;
 80066a8:	e084      	b.n	80067b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68b9      	ldr	r1, [r7, #8]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f000 fb3b 	bl	8006d2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	69da      	ldr	r2, [r3, #28]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f042 0208 	orr.w	r2, r2, #8
 80066c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69da      	ldr	r2, [r3, #28]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f022 0204 	bic.w	r2, r2, #4
 80066d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	69d9      	ldr	r1, [r3, #28]
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	691a      	ldr	r2, [r3, #16]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	430a      	orrs	r2, r1
 80066e6:	61da      	str	r2, [r3, #28]
      break;
 80066e8:	e064      	b.n	80067b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68b9      	ldr	r1, [r7, #8]
 80066f0:	4618      	mov	r0, r3
 80066f2:	f000 fba3 	bl	8006e3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	69da      	ldr	r2, [r3, #28]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006704:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69da      	ldr	r2, [r3, #28]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006714:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	69d9      	ldr	r1, [r3, #28]
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	021a      	lsls	r2, r3, #8
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	430a      	orrs	r2, r1
 8006728:	61da      	str	r2, [r3, #28]
      break;
 800672a:	e043      	b.n	80067b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68b9      	ldr	r1, [r7, #8]
 8006732:	4618      	mov	r0, r3
 8006734:	f000 fbec 	bl	8006f10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0208 	orr.w	r2, r2, #8
 8006746:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 0204 	bic.w	r2, r2, #4
 8006756:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	691a      	ldr	r2, [r3, #16]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	430a      	orrs	r2, r1
 8006768:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800676a:	e023      	b.n	80067b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	68b9      	ldr	r1, [r7, #8]
 8006772:	4618      	mov	r0, r3
 8006774:	f000 fc30 	bl	8006fd8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006786:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006796:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	021a      	lsls	r2, r3, #8
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80067ac:	e002      	b.n	80067b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	75fb      	strb	r3, [r7, #23]
      break;
 80067b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3718      	adds	r7, #24
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop

080067c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067d2:	2300      	movs	r3, #0
 80067d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d101      	bne.n	80067e4 <HAL_TIM_ConfigClockSource+0x1c>
 80067e0:	2302      	movs	r3, #2
 80067e2:	e0b6      	b.n	8006952 <HAL_TIM_ConfigClockSource+0x18a>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2202      	movs	r2, #2
 80067f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006802:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800680e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006820:	d03e      	beq.n	80068a0 <HAL_TIM_ConfigClockSource+0xd8>
 8006822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006826:	f200 8087 	bhi.w	8006938 <HAL_TIM_ConfigClockSource+0x170>
 800682a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800682e:	f000 8086 	beq.w	800693e <HAL_TIM_ConfigClockSource+0x176>
 8006832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006836:	d87f      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006838:	2b70      	cmp	r3, #112	@ 0x70
 800683a:	d01a      	beq.n	8006872 <HAL_TIM_ConfigClockSource+0xaa>
 800683c:	2b70      	cmp	r3, #112	@ 0x70
 800683e:	d87b      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006840:	2b60      	cmp	r3, #96	@ 0x60
 8006842:	d050      	beq.n	80068e6 <HAL_TIM_ConfigClockSource+0x11e>
 8006844:	2b60      	cmp	r3, #96	@ 0x60
 8006846:	d877      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006848:	2b50      	cmp	r3, #80	@ 0x50
 800684a:	d03c      	beq.n	80068c6 <HAL_TIM_ConfigClockSource+0xfe>
 800684c:	2b50      	cmp	r3, #80	@ 0x50
 800684e:	d873      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006850:	2b40      	cmp	r3, #64	@ 0x40
 8006852:	d058      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0x13e>
 8006854:	2b40      	cmp	r3, #64	@ 0x40
 8006856:	d86f      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006858:	2b30      	cmp	r3, #48	@ 0x30
 800685a:	d064      	beq.n	8006926 <HAL_TIM_ConfigClockSource+0x15e>
 800685c:	2b30      	cmp	r3, #48	@ 0x30
 800685e:	d86b      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006860:	2b20      	cmp	r3, #32
 8006862:	d060      	beq.n	8006926 <HAL_TIM_ConfigClockSource+0x15e>
 8006864:	2b20      	cmp	r3, #32
 8006866:	d867      	bhi.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
 8006868:	2b00      	cmp	r3, #0
 800686a:	d05c      	beq.n	8006926 <HAL_TIM_ConfigClockSource+0x15e>
 800686c:	2b10      	cmp	r3, #16
 800686e:	d05a      	beq.n	8006926 <HAL_TIM_ConfigClockSource+0x15e>
 8006870:	e062      	b.n	8006938 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006882:	f000 fc89 	bl	8007198 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006894:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	609a      	str	r2, [r3, #8]
      break;
 800689e:	e04f      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068b0:	f000 fc72 	bl	8007198 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	689a      	ldr	r2, [r3, #8]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068c2:	609a      	str	r2, [r3, #8]
      break;
 80068c4:	e03c      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068d2:	461a      	mov	r2, r3
 80068d4:	f000 fbe6 	bl	80070a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2150      	movs	r1, #80	@ 0x50
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 fc3f 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 80068e4:	e02c      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068f2:	461a      	mov	r2, r3
 80068f4:	f000 fc05 	bl	8007102 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2160      	movs	r1, #96	@ 0x60
 80068fe:	4618      	mov	r0, r3
 8006900:	f000 fc2f 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006904:	e01c      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006912:	461a      	mov	r2, r3
 8006914:	f000 fbc6 	bl	80070a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2140      	movs	r1, #64	@ 0x40
 800691e:	4618      	mov	r0, r3
 8006920:	f000 fc1f 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006924:	e00c      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4619      	mov	r1, r3
 8006930:	4610      	mov	r0, r2
 8006932:	f000 fc16 	bl	8007162 <TIM_ITRx_SetConfig>
      break;
 8006936:	e003      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	73fb      	strb	r3, [r7, #15]
      break;
 800693c:	e000      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800693e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006950:	7bfb      	ldrb	r3, [r7, #15]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3710      	adds	r7, #16
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800695a:	b480      	push	{r7}
 800695c:	b083      	sub	sp, #12
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800696e:	b480      	push	{r7}
 8006970:	b083      	sub	sp, #12
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006976:	bf00      	nop
 8006978:	370c      	adds	r7, #12
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr

08006996 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
	...

080069ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b085      	sub	sp, #20
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a46      	ldr	r2, [pc, #280]	@ (8006ad8 <TIM_Base_SetConfig+0x12c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d013      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ca:	d00f      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a43      	ldr	r2, [pc, #268]	@ (8006adc <TIM_Base_SetConfig+0x130>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d00b      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a42      	ldr	r2, [pc, #264]	@ (8006ae0 <TIM_Base_SetConfig+0x134>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d007      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a41      	ldr	r2, [pc, #260]	@ (8006ae4 <TIM_Base_SetConfig+0x138>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_Base_SetConfig+0x40>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a40      	ldr	r2, [pc, #256]	@ (8006ae8 <TIM_Base_SetConfig+0x13c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d108      	bne.n	80069fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a35      	ldr	r2, [pc, #212]	@ (8006ad8 <TIM_Base_SetConfig+0x12c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d01f      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a0c:	d01b      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a32      	ldr	r2, [pc, #200]	@ (8006adc <TIM_Base_SetConfig+0x130>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d017      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a31      	ldr	r2, [pc, #196]	@ (8006ae0 <TIM_Base_SetConfig+0x134>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d013      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a30      	ldr	r2, [pc, #192]	@ (8006ae4 <TIM_Base_SetConfig+0x138>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d00f      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2f      	ldr	r2, [pc, #188]	@ (8006ae8 <TIM_Base_SetConfig+0x13c>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00b      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a2e      	ldr	r2, [pc, #184]	@ (8006aec <TIM_Base_SetConfig+0x140>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d007      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a2d      	ldr	r2, [pc, #180]	@ (8006af0 <TIM_Base_SetConfig+0x144>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d003      	beq.n	8006a46 <TIM_Base_SetConfig+0x9a>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a2c      	ldr	r2, [pc, #176]	@ (8006af4 <TIM_Base_SetConfig+0x148>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d108      	bne.n	8006a58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	689a      	ldr	r2, [r3, #8]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a16      	ldr	r2, [pc, #88]	@ (8006ad8 <TIM_Base_SetConfig+0x12c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d00f      	beq.n	8006aa4 <TIM_Base_SetConfig+0xf8>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a18      	ldr	r2, [pc, #96]	@ (8006ae8 <TIM_Base_SetConfig+0x13c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d00b      	beq.n	8006aa4 <TIM_Base_SetConfig+0xf8>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a17      	ldr	r2, [pc, #92]	@ (8006aec <TIM_Base_SetConfig+0x140>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d007      	beq.n	8006aa4 <TIM_Base_SetConfig+0xf8>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a16      	ldr	r2, [pc, #88]	@ (8006af0 <TIM_Base_SetConfig+0x144>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d003      	beq.n	8006aa4 <TIM_Base_SetConfig+0xf8>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a15      	ldr	r2, [pc, #84]	@ (8006af4 <TIM_Base_SetConfig+0x148>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d103      	bne.n	8006aac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	691a      	ldr	r2, [r3, #16]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	f003 0301 	and.w	r3, r3, #1
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d105      	bne.n	8006aca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	f023 0201 	bic.w	r2, r3, #1
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	611a      	str	r2, [r3, #16]
  }
}
 8006aca:	bf00      	nop
 8006acc:	3714      	adds	r7, #20
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	40012c00 	.word	0x40012c00
 8006adc:	40000400 	.word	0x40000400
 8006ae0:	40000800 	.word	0x40000800
 8006ae4:	40000c00 	.word	0x40000c00
 8006ae8:	40013400 	.word	0x40013400
 8006aec:	40014000 	.word	0x40014000
 8006af0:	40014400 	.word	0x40014400
 8006af4:	40014800 	.word	0x40014800

08006af8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b087      	sub	sp, #28
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a1b      	ldr	r3, [r3, #32]
 8006b0c:	f023 0201 	bic.w	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0303 	bic.w	r3, r3, #3
 8006b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	f023 0302 	bic.w	r3, r3, #2
 8006b44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a2c      	ldr	r2, [pc, #176]	@ (8006c04 <TIM_OC1_SetConfig+0x10c>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d00f      	beq.n	8006b78 <TIM_OC1_SetConfig+0x80>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8006c08 <TIM_OC1_SetConfig+0x110>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d00b      	beq.n	8006b78 <TIM_OC1_SetConfig+0x80>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a2a      	ldr	r2, [pc, #168]	@ (8006c0c <TIM_OC1_SetConfig+0x114>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d007      	beq.n	8006b78 <TIM_OC1_SetConfig+0x80>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a29      	ldr	r2, [pc, #164]	@ (8006c10 <TIM_OC1_SetConfig+0x118>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d003      	beq.n	8006b78 <TIM_OC1_SetConfig+0x80>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a28      	ldr	r2, [pc, #160]	@ (8006c14 <TIM_OC1_SetConfig+0x11c>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d10c      	bne.n	8006b92 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f023 0308 	bic.w	r3, r3, #8
 8006b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	697a      	ldr	r2, [r7, #20]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	f023 0304 	bic.w	r3, r3, #4
 8006b90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a1b      	ldr	r2, [pc, #108]	@ (8006c04 <TIM_OC1_SetConfig+0x10c>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d00f      	beq.n	8006bba <TIM_OC1_SetConfig+0xc2>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8006c08 <TIM_OC1_SetConfig+0x110>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d00b      	beq.n	8006bba <TIM_OC1_SetConfig+0xc2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a19      	ldr	r2, [pc, #100]	@ (8006c0c <TIM_OC1_SetConfig+0x114>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d007      	beq.n	8006bba <TIM_OC1_SetConfig+0xc2>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a18      	ldr	r2, [pc, #96]	@ (8006c10 <TIM_OC1_SetConfig+0x118>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d003      	beq.n	8006bba <TIM_OC1_SetConfig+0xc2>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a17      	ldr	r2, [pc, #92]	@ (8006c14 <TIM_OC1_SetConfig+0x11c>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d111      	bne.n	8006bde <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	621a      	str	r2, [r3, #32]
}
 8006bf8:	bf00      	nop
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	40012c00 	.word	0x40012c00
 8006c08:	40013400 	.word	0x40013400
 8006c0c:	40014000 	.word	0x40014000
 8006c10:	40014400 	.word	0x40014400
 8006c14:	40014800 	.word	0x40014800

08006c18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	f023 0210 	bic.w	r2, r3, #16
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	021b      	lsls	r3, r3, #8
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f023 0320 	bic.w	r3, r3, #32
 8006c66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	011b      	lsls	r3, r3, #4
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a28      	ldr	r2, [pc, #160]	@ (8006d18 <TIM_OC2_SetConfig+0x100>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_OC2_SetConfig+0x6c>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a27      	ldr	r2, [pc, #156]	@ (8006d1c <TIM_OC2_SetConfig+0x104>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d10d      	bne.n	8006ca0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	011b      	lsls	r3, r3, #4
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8006d18 <TIM_OC2_SetConfig+0x100>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d00f      	beq.n	8006cc8 <TIM_OC2_SetConfig+0xb0>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a1c      	ldr	r2, [pc, #112]	@ (8006d1c <TIM_OC2_SetConfig+0x104>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d00b      	beq.n	8006cc8 <TIM_OC2_SetConfig+0xb0>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a1b      	ldr	r2, [pc, #108]	@ (8006d20 <TIM_OC2_SetConfig+0x108>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d007      	beq.n	8006cc8 <TIM_OC2_SetConfig+0xb0>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1a      	ldr	r2, [pc, #104]	@ (8006d24 <TIM_OC2_SetConfig+0x10c>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d003      	beq.n	8006cc8 <TIM_OC2_SetConfig+0xb0>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a19      	ldr	r2, [pc, #100]	@ (8006d28 <TIM_OC2_SetConfig+0x110>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d113      	bne.n	8006cf0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	68fa      	ldr	r2, [r7, #12]
 8006cfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	621a      	str	r2, [r3, #32]
}
 8006d0a:	bf00      	nop
 8006d0c:	371c      	adds	r7, #28
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	40012c00 	.word	0x40012c00
 8006d1c:	40013400 	.word	0x40013400
 8006d20:	40014000 	.word	0x40014000
 8006d24:	40014400 	.word	0x40014400
 8006d28:	40014800 	.word	0x40014800

08006d2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a1b      	ldr	r3, [r3, #32]
 8006d3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a1b      	ldr	r3, [r3, #32]
 8006d40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f023 0303 	bic.w	r3, r3, #3
 8006d66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	021b      	lsls	r3, r3, #8
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a27      	ldr	r2, [pc, #156]	@ (8006e28 <TIM_OC3_SetConfig+0xfc>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d003      	beq.n	8006d96 <TIM_OC3_SetConfig+0x6a>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a26      	ldr	r2, [pc, #152]	@ (8006e2c <TIM_OC3_SetConfig+0x100>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d10d      	bne.n	8006db2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	021b      	lsls	r3, r3, #8
 8006da4:	697a      	ldr	r2, [r7, #20]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006db0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a1c      	ldr	r2, [pc, #112]	@ (8006e28 <TIM_OC3_SetConfig+0xfc>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d00f      	beq.n	8006dda <TIM_OC3_SetConfig+0xae>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8006e2c <TIM_OC3_SetConfig+0x100>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d00b      	beq.n	8006dda <TIM_OC3_SetConfig+0xae>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8006e30 <TIM_OC3_SetConfig+0x104>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d007      	beq.n	8006dda <TIM_OC3_SetConfig+0xae>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a19      	ldr	r2, [pc, #100]	@ (8006e34 <TIM_OC3_SetConfig+0x108>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d003      	beq.n	8006dda <TIM_OC3_SetConfig+0xae>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a18      	ldr	r2, [pc, #96]	@ (8006e38 <TIM_OC3_SetConfig+0x10c>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d113      	bne.n	8006e02 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	011b      	lsls	r3, r3, #4
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	693a      	ldr	r2, [r7, #16]
 8006e06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	621a      	str	r2, [r3, #32]
}
 8006e1c:	bf00      	nop
 8006e1e:	371c      	adds	r7, #28
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr
 8006e28:	40012c00 	.word	0x40012c00
 8006e2c:	40013400 	.word	0x40013400
 8006e30:	40014000 	.word	0x40014000
 8006e34:	40014400 	.word	0x40014400
 8006e38:	40014800 	.word	0x40014800

08006e3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	021b      	lsls	r3, r3, #8
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	031b      	lsls	r3, r3, #12
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a18      	ldr	r2, [pc, #96]	@ (8006efc <TIM_OC4_SetConfig+0xc0>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d00f      	beq.n	8006ec0 <TIM_OC4_SetConfig+0x84>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a17      	ldr	r2, [pc, #92]	@ (8006f00 <TIM_OC4_SetConfig+0xc4>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d00b      	beq.n	8006ec0 <TIM_OC4_SetConfig+0x84>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a16      	ldr	r2, [pc, #88]	@ (8006f04 <TIM_OC4_SetConfig+0xc8>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d007      	beq.n	8006ec0 <TIM_OC4_SetConfig+0x84>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a15      	ldr	r2, [pc, #84]	@ (8006f08 <TIM_OC4_SetConfig+0xcc>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d003      	beq.n	8006ec0 <TIM_OC4_SetConfig+0x84>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a14      	ldr	r2, [pc, #80]	@ (8006f0c <TIM_OC4_SetConfig+0xd0>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d109      	bne.n	8006ed4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ec6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	019b      	lsls	r3, r3, #6
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	685a      	ldr	r2, [r3, #4]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	621a      	str	r2, [r3, #32]
}
 8006eee:	bf00      	nop
 8006ef0:	371c      	adds	r7, #28
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	40012c00 	.word	0x40012c00
 8006f00:	40013400 	.word	0x40013400
 8006f04:	40014000 	.word	0x40014000
 8006f08:	40014400 	.word	0x40014400
 8006f0c:	40014800 	.word	0x40014800

08006f10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006f54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	041b      	lsls	r3, r3, #16
 8006f5c:	693a      	ldr	r2, [r7, #16]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a17      	ldr	r2, [pc, #92]	@ (8006fc4 <TIM_OC5_SetConfig+0xb4>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d00f      	beq.n	8006f8a <TIM_OC5_SetConfig+0x7a>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a16      	ldr	r2, [pc, #88]	@ (8006fc8 <TIM_OC5_SetConfig+0xb8>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d00b      	beq.n	8006f8a <TIM_OC5_SetConfig+0x7a>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a15      	ldr	r2, [pc, #84]	@ (8006fcc <TIM_OC5_SetConfig+0xbc>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d007      	beq.n	8006f8a <TIM_OC5_SetConfig+0x7a>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a14      	ldr	r2, [pc, #80]	@ (8006fd0 <TIM_OC5_SetConfig+0xc0>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d003      	beq.n	8006f8a <TIM_OC5_SetConfig+0x7a>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a13      	ldr	r2, [pc, #76]	@ (8006fd4 <TIM_OC5_SetConfig+0xc4>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d109      	bne.n	8006f9e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f90:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	021b      	lsls	r3, r3, #8
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	697a      	ldr	r2, [r7, #20]
 8006fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	685a      	ldr	r2, [r3, #4]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	621a      	str	r2, [r3, #32]
}
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	40012c00 	.word	0x40012c00
 8006fc8:	40013400 	.word	0x40013400
 8006fcc:	40014000 	.word	0x40014000
 8006fd0:	40014400 	.word	0x40014400
 8006fd4:	40014800 	.word	0x40014800

08006fd8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a1b      	ldr	r3, [r3, #32]
 8006fec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800700a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	021b      	lsls	r3, r3, #8
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	4313      	orrs	r3, r2
 8007016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800701e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	051b      	lsls	r3, r3, #20
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4313      	orrs	r3, r2
 800702a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a18      	ldr	r2, [pc, #96]	@ (8007090 <TIM_OC6_SetConfig+0xb8>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d00f      	beq.n	8007054 <TIM_OC6_SetConfig+0x7c>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a17      	ldr	r2, [pc, #92]	@ (8007094 <TIM_OC6_SetConfig+0xbc>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00b      	beq.n	8007054 <TIM_OC6_SetConfig+0x7c>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a16      	ldr	r2, [pc, #88]	@ (8007098 <TIM_OC6_SetConfig+0xc0>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d007      	beq.n	8007054 <TIM_OC6_SetConfig+0x7c>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a15      	ldr	r2, [pc, #84]	@ (800709c <TIM_OC6_SetConfig+0xc4>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d003      	beq.n	8007054 <TIM_OC6_SetConfig+0x7c>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a14      	ldr	r2, [pc, #80]	@ (80070a0 <TIM_OC6_SetConfig+0xc8>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d109      	bne.n	8007068 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800705a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	695b      	ldr	r3, [r3, #20]
 8007060:	029b      	lsls	r3, r3, #10
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	4313      	orrs	r3, r2
 8007066:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	697a      	ldr	r2, [r7, #20]
 800706c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	621a      	str	r2, [r3, #32]
}
 8007082:	bf00      	nop
 8007084:	371c      	adds	r7, #28
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	40012c00 	.word	0x40012c00
 8007094:	40013400 	.word	0x40013400
 8007098:	40014000 	.word	0x40014000
 800709c:	40014400 	.word	0x40014400
 80070a0:	40014800 	.word	0x40014800

080070a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6a1b      	ldr	r3, [r3, #32]
 80070b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f023 0201 	bic.w	r2, r3, #1
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	011b      	lsls	r3, r3, #4
 80070d4:	693a      	ldr	r2, [r7, #16]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f023 030a 	bic.w	r3, r3, #10
 80070e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070e2:	697a      	ldr	r2, [r7, #20]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	697a      	ldr	r2, [r7, #20]
 80070f4:	621a      	str	r2, [r3, #32]
}
 80070f6:	bf00      	nop
 80070f8:	371c      	adds	r7, #28
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr

08007102 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007102:	b480      	push	{r7}
 8007104:	b087      	sub	sp, #28
 8007106:	af00      	add	r7, sp, #0
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	f023 0210 	bic.w	r2, r3, #16
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800712c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	031b      	lsls	r3, r3, #12
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	4313      	orrs	r3, r2
 8007136:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800713e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	011b      	lsls	r3, r3, #4
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	4313      	orrs	r3, r2
 8007148:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	697a      	ldr	r2, [r7, #20]
 8007154:	621a      	str	r2, [r3, #32]
}
 8007156:	bf00      	nop
 8007158:	371c      	adds	r7, #28
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr

08007162 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007162:	b480      	push	{r7}
 8007164:	b085      	sub	sp, #20
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
 800716a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007178:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4313      	orrs	r3, r2
 8007180:	f043 0307 	orr.w	r3, r3, #7
 8007184:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	609a      	str	r2, [r3, #8]
}
 800718c:	bf00      	nop
 800718e:	3714      	adds	r7, #20
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	607a      	str	r2, [r7, #4]
 80071a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	021a      	lsls	r2, r3, #8
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	431a      	orrs	r2, r3
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	4313      	orrs	r3, r2
 80071c0:	697a      	ldr	r2, [r7, #20]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	697a      	ldr	r2, [r7, #20]
 80071ca:	609a      	str	r2, [r3, #8]
}
 80071cc:	bf00      	nop
 80071ce:	371c      	adds	r7, #28
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80071d8:	b480      	push	{r7}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	f003 031f 	and.w	r3, r3, #31
 80071ea:	2201      	movs	r2, #1
 80071ec:	fa02 f303 	lsl.w	r3, r2, r3
 80071f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6a1a      	ldr	r2, [r3, #32]
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	43db      	mvns	r3, r3
 80071fa:	401a      	ands	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6a1a      	ldr	r2, [r3, #32]
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f003 031f 	and.w	r3, r3, #31
 800720a:	6879      	ldr	r1, [r7, #4]
 800720c:	fa01 f303 	lsl.w	r3, r1, r3
 8007210:	431a      	orrs	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	621a      	str	r2, [r3, #32]
}
 8007216:	bf00      	nop
 8007218:	371c      	adds	r7, #28
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
	...

08007224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007234:	2b01      	cmp	r3, #1
 8007236:	d101      	bne.n	800723c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007238:	2302      	movs	r3, #2
 800723a:	e068      	b.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2202      	movs	r2, #2
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a2e      	ldr	r2, [pc, #184]	@ (800731c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d004      	beq.n	8007270 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a2d      	ldr	r2, [pc, #180]	@ (8007320 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d108      	bne.n	8007282 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007276:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	4313      	orrs	r3, r2
 8007280:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007288:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4313      	orrs	r3, r2
 8007292:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a1e      	ldr	r2, [pc, #120]	@ (800731c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d01d      	beq.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072ae:	d018      	beq.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007324 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d013      	beq.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a1a      	ldr	r2, [pc, #104]	@ (8007328 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00e      	beq.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a18      	ldr	r2, [pc, #96]	@ (800732c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d009      	beq.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a13      	ldr	r2, [pc, #76]	@ (8007320 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d004      	beq.n	80072e2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a14      	ldr	r2, [pc, #80]	@ (8007330 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d10c      	bne.n	80072fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40012c00 	.word	0x40012c00
 8007320:	40013400 	.word	0x40013400
 8007324:	40000400 	.word	0x40000400
 8007328:	40000800 	.word	0x40000800
 800732c:	40000c00 	.word	0x40000c00
 8007330:	40014000 	.word	0x40014000

08007334 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e040      	b.n	8007404 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007386:	2b00      	cmp	r3, #0
 8007388:	d106      	bne.n	8007398 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7fb f934 	bl	8002600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2224      	movs	r2, #36	@ 0x24
 800739c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f022 0201 	bic.w	r2, r2, #1
 80073ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 fae0 	bl	800797c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 f825 	bl	800740c <UART_SetConfig>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d101      	bne.n	80073cc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e01b      	b.n	8007404 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689a      	ldr	r2, [r3, #8]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f042 0201 	orr.w	r2, r2, #1
 80073fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 fb5f 	bl	8007ac0 <UART_CheckIdleState>
 8007402:	4603      	mov	r3, r0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3708      	adds	r7, #8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800740c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007410:	b08a      	sub	sp, #40	@ 0x28
 8007412:	af00      	add	r7, sp, #0
 8007414:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007416:	2300      	movs	r3, #0
 8007418:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	431a      	orrs	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	431a      	orrs	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	4313      	orrs	r3, r2
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4ba4      	ldr	r3, [pc, #656]	@ (80076cc <UART_SetConfig+0x2c0>)
 800743c:	4013      	ands	r3, r2
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	6812      	ldr	r2, [r2, #0]
 8007442:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007444:	430b      	orrs	r3, r1
 8007446:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	68da      	ldr	r2, [r3, #12]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	699b      	ldr	r3, [r3, #24]
 8007462:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a99      	ldr	r2, [pc, #612]	@ (80076d0 <UART_SetConfig+0x2c4>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d004      	beq.n	8007478 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007474:	4313      	orrs	r3, r2
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007488:	430a      	orrs	r2, r1
 800748a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a90      	ldr	r2, [pc, #576]	@ (80076d4 <UART_SetConfig+0x2c8>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d126      	bne.n	80074e4 <UART_SetConfig+0xd8>
 8007496:	4b90      	ldr	r3, [pc, #576]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800749c:	f003 0303 	and.w	r3, r3, #3
 80074a0:	2b03      	cmp	r3, #3
 80074a2:	d81b      	bhi.n	80074dc <UART_SetConfig+0xd0>
 80074a4:	a201      	add	r2, pc, #4	@ (adr r2, 80074ac <UART_SetConfig+0xa0>)
 80074a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074aa:	bf00      	nop
 80074ac:	080074bd 	.word	0x080074bd
 80074b0:	080074cd 	.word	0x080074cd
 80074b4:	080074c5 	.word	0x080074c5
 80074b8:	080074d5 	.word	0x080074d5
 80074bc:	2301      	movs	r3, #1
 80074be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074c2:	e116      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074c4:	2302      	movs	r3, #2
 80074c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ca:	e112      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074cc:	2304      	movs	r3, #4
 80074ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074d2:	e10e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074d4:	2308      	movs	r3, #8
 80074d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074da:	e10a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074dc:	2310      	movs	r3, #16
 80074de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074e2:	e106      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a7c      	ldr	r2, [pc, #496]	@ (80076dc <UART_SetConfig+0x2d0>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d138      	bne.n	8007560 <UART_SetConfig+0x154>
 80074ee:	4b7a      	ldr	r3, [pc, #488]	@ (80076d8 <UART_SetConfig+0x2cc>)
 80074f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f4:	f003 030c 	and.w	r3, r3, #12
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	d82d      	bhi.n	8007558 <UART_SetConfig+0x14c>
 80074fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007504 <UART_SetConfig+0xf8>)
 80074fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007502:	bf00      	nop
 8007504:	08007539 	.word	0x08007539
 8007508:	08007559 	.word	0x08007559
 800750c:	08007559 	.word	0x08007559
 8007510:	08007559 	.word	0x08007559
 8007514:	08007549 	.word	0x08007549
 8007518:	08007559 	.word	0x08007559
 800751c:	08007559 	.word	0x08007559
 8007520:	08007559 	.word	0x08007559
 8007524:	08007541 	.word	0x08007541
 8007528:	08007559 	.word	0x08007559
 800752c:	08007559 	.word	0x08007559
 8007530:	08007559 	.word	0x08007559
 8007534:	08007551 	.word	0x08007551
 8007538:	2300      	movs	r3, #0
 800753a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800753e:	e0d8      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007540:	2302      	movs	r3, #2
 8007542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007546:	e0d4      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007548:	2304      	movs	r3, #4
 800754a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754e:	e0d0      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007550:	2308      	movs	r3, #8
 8007552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007556:	e0cc      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007558:	2310      	movs	r3, #16
 800755a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800755e:	e0c8      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a5e      	ldr	r2, [pc, #376]	@ (80076e0 <UART_SetConfig+0x2d4>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d125      	bne.n	80075b6 <UART_SetConfig+0x1aa>
 800756a:	4b5b      	ldr	r3, [pc, #364]	@ (80076d8 <UART_SetConfig+0x2cc>)
 800756c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007570:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007574:	2b30      	cmp	r3, #48	@ 0x30
 8007576:	d016      	beq.n	80075a6 <UART_SetConfig+0x19a>
 8007578:	2b30      	cmp	r3, #48	@ 0x30
 800757a:	d818      	bhi.n	80075ae <UART_SetConfig+0x1a2>
 800757c:	2b20      	cmp	r3, #32
 800757e:	d00a      	beq.n	8007596 <UART_SetConfig+0x18a>
 8007580:	2b20      	cmp	r3, #32
 8007582:	d814      	bhi.n	80075ae <UART_SetConfig+0x1a2>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <UART_SetConfig+0x182>
 8007588:	2b10      	cmp	r3, #16
 800758a:	d008      	beq.n	800759e <UART_SetConfig+0x192>
 800758c:	e00f      	b.n	80075ae <UART_SetConfig+0x1a2>
 800758e:	2300      	movs	r3, #0
 8007590:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007594:	e0ad      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007596:	2302      	movs	r3, #2
 8007598:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800759c:	e0a9      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800759e:	2304      	movs	r3, #4
 80075a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075a4:	e0a5      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075a6:	2308      	movs	r3, #8
 80075a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ac:	e0a1      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075ae:	2310      	movs	r3, #16
 80075b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075b4:	e09d      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a4a      	ldr	r2, [pc, #296]	@ (80076e4 <UART_SetConfig+0x2d8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d125      	bne.n	800760c <UART_SetConfig+0x200>
 80075c0:	4b45      	ldr	r3, [pc, #276]	@ (80076d8 <UART_SetConfig+0x2cc>)
 80075c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80075cc:	d016      	beq.n	80075fc <UART_SetConfig+0x1f0>
 80075ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d0:	d818      	bhi.n	8007604 <UART_SetConfig+0x1f8>
 80075d2:	2b80      	cmp	r3, #128	@ 0x80
 80075d4:	d00a      	beq.n	80075ec <UART_SetConfig+0x1e0>
 80075d6:	2b80      	cmp	r3, #128	@ 0x80
 80075d8:	d814      	bhi.n	8007604 <UART_SetConfig+0x1f8>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d002      	beq.n	80075e4 <UART_SetConfig+0x1d8>
 80075de:	2b40      	cmp	r3, #64	@ 0x40
 80075e0:	d008      	beq.n	80075f4 <UART_SetConfig+0x1e8>
 80075e2:	e00f      	b.n	8007604 <UART_SetConfig+0x1f8>
 80075e4:	2300      	movs	r3, #0
 80075e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075ea:	e082      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075ec:	2302      	movs	r3, #2
 80075ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075f2:	e07e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075f4:	2304      	movs	r3, #4
 80075f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80075fa:	e07a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80075fc:	2308      	movs	r3, #8
 80075fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007602:	e076      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007604:	2310      	movs	r3, #16
 8007606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800760a:	e072      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a35      	ldr	r2, [pc, #212]	@ (80076e8 <UART_SetConfig+0x2dc>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d12a      	bne.n	800766c <UART_SetConfig+0x260>
 8007616:	4b30      	ldr	r3, [pc, #192]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007620:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007624:	d01a      	beq.n	800765c <UART_SetConfig+0x250>
 8007626:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800762a:	d81b      	bhi.n	8007664 <UART_SetConfig+0x258>
 800762c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007630:	d00c      	beq.n	800764c <UART_SetConfig+0x240>
 8007632:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007636:	d815      	bhi.n	8007664 <UART_SetConfig+0x258>
 8007638:	2b00      	cmp	r3, #0
 800763a:	d003      	beq.n	8007644 <UART_SetConfig+0x238>
 800763c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007640:	d008      	beq.n	8007654 <UART_SetConfig+0x248>
 8007642:	e00f      	b.n	8007664 <UART_SetConfig+0x258>
 8007644:	2300      	movs	r3, #0
 8007646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800764a:	e052      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800764c:	2302      	movs	r3, #2
 800764e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007652:	e04e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007654:	2304      	movs	r3, #4
 8007656:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800765a:	e04a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800765c:	2308      	movs	r3, #8
 800765e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007662:	e046      	b.n	80076f2 <UART_SetConfig+0x2e6>
 8007664:	2310      	movs	r3, #16
 8007666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800766a:	e042      	b.n	80076f2 <UART_SetConfig+0x2e6>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a17      	ldr	r2, [pc, #92]	@ (80076d0 <UART_SetConfig+0x2c4>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d13a      	bne.n	80076ec <UART_SetConfig+0x2e0>
 8007676:	4b18      	ldr	r3, [pc, #96]	@ (80076d8 <UART_SetConfig+0x2cc>)
 8007678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800767c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007680:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007684:	d01a      	beq.n	80076bc <UART_SetConfig+0x2b0>
 8007686:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800768a:	d81b      	bhi.n	80076c4 <UART_SetConfig+0x2b8>
 800768c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007690:	d00c      	beq.n	80076ac <UART_SetConfig+0x2a0>
 8007692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007696:	d815      	bhi.n	80076c4 <UART_SetConfig+0x2b8>
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <UART_SetConfig+0x298>
 800769c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a0:	d008      	beq.n	80076b4 <UART_SetConfig+0x2a8>
 80076a2:	e00f      	b.n	80076c4 <UART_SetConfig+0x2b8>
 80076a4:	2300      	movs	r3, #0
 80076a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076aa:	e022      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076ac:	2302      	movs	r3, #2
 80076ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076b2:	e01e      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ba:	e01a      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076c2:	e016      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ca:	e012      	b.n	80076f2 <UART_SetConfig+0x2e6>
 80076cc:	efff69f3 	.word	0xefff69f3
 80076d0:	40008000 	.word	0x40008000
 80076d4:	40013800 	.word	0x40013800
 80076d8:	40021000 	.word	0x40021000
 80076dc:	40004400 	.word	0x40004400
 80076e0:	40004800 	.word	0x40004800
 80076e4:	40004c00 	.word	0x40004c00
 80076e8:	40005000 	.word	0x40005000
 80076ec:	2310      	movs	r3, #16
 80076ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a9f      	ldr	r2, [pc, #636]	@ (8007974 <UART_SetConfig+0x568>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d17a      	bne.n	80077f2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007700:	2b08      	cmp	r3, #8
 8007702:	d824      	bhi.n	800774e <UART_SetConfig+0x342>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0x300>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007731 	.word	0x08007731
 8007710:	0800774f 	.word	0x0800774f
 8007714:	08007739 	.word	0x08007739
 8007718:	0800774f 	.word	0x0800774f
 800771c:	0800773f 	.word	0x0800773f
 8007720:	0800774f 	.word	0x0800774f
 8007724:	0800774f 	.word	0x0800774f
 8007728:	0800774f 	.word	0x0800774f
 800772c:	08007747 	.word	0x08007747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007730:	f7fd fb06 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 8007734:	61f8      	str	r0, [r7, #28]
        break;
 8007736:	e010      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007738:	4b8f      	ldr	r3, [pc, #572]	@ (8007978 <UART_SetConfig+0x56c>)
 800773a:	61fb      	str	r3, [r7, #28]
        break;
 800773c:	e00d      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800773e:	f7fd fa67 	bl	8004c10 <HAL_RCC_GetSysClockFreq>
 8007742:	61f8      	str	r0, [r7, #28]
        break;
 8007744:	e009      	b.n	800775a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007746:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800774a:	61fb      	str	r3, [r7, #28]
        break;
 800774c:	e005      	b.n	800775a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800774e:	2300      	movs	r3, #0
 8007750:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007758:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 80fb 	beq.w	8007958 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	4613      	mov	r3, r2
 8007768:	005b      	lsls	r3, r3, #1
 800776a:	4413      	add	r3, r2
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	429a      	cmp	r2, r3
 8007770:	d305      	bcc.n	800777e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007778:	69fa      	ldr	r2, [r7, #28]
 800777a:	429a      	cmp	r2, r3
 800777c:	d903      	bls.n	8007786 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007784:	e0e8      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	2200      	movs	r2, #0
 800778a:	461c      	mov	r4, r3
 800778c:	4615      	mov	r5, r2
 800778e:	f04f 0200 	mov.w	r2, #0
 8007792:	f04f 0300 	mov.w	r3, #0
 8007796:	022b      	lsls	r3, r5, #8
 8007798:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800779c:	0222      	lsls	r2, r4, #8
 800779e:	68f9      	ldr	r1, [r7, #12]
 80077a0:	6849      	ldr	r1, [r1, #4]
 80077a2:	0849      	lsrs	r1, r1, #1
 80077a4:	2000      	movs	r0, #0
 80077a6:	4688      	mov	r8, r1
 80077a8:	4681      	mov	r9, r0
 80077aa:	eb12 0a08 	adds.w	sl, r2, r8
 80077ae:	eb43 0b09 	adc.w	fp, r3, r9
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	603b      	str	r3, [r7, #0]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c0:	4650      	mov	r0, sl
 80077c2:	4659      	mov	r1, fp
 80077c4:	f7f8 fd04 	bl	80001d0 <__aeabi_uldivmod>
 80077c8:	4602      	mov	r2, r0
 80077ca:	460b      	mov	r3, r1
 80077cc:	4613      	mov	r3, r2
 80077ce:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077d6:	d308      	bcc.n	80077ea <UART_SetConfig+0x3de>
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077de:	d204      	bcs.n	80077ea <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	60da      	str	r2, [r3, #12]
 80077e8:	e0b6      	b.n	8007958 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80077f0:	e0b2      	b.n	8007958 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	69db      	ldr	r3, [r3, #28]
 80077f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077fa:	d15e      	bne.n	80078ba <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80077fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007800:	2b08      	cmp	r3, #8
 8007802:	d828      	bhi.n	8007856 <UART_SetConfig+0x44a>
 8007804:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <UART_SetConfig+0x400>)
 8007806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780a:	bf00      	nop
 800780c:	08007831 	.word	0x08007831
 8007810:	08007839 	.word	0x08007839
 8007814:	08007841 	.word	0x08007841
 8007818:	08007857 	.word	0x08007857
 800781c:	08007847 	.word	0x08007847
 8007820:	08007857 	.word	0x08007857
 8007824:	08007857 	.word	0x08007857
 8007828:	08007857 	.word	0x08007857
 800782c:	0800784f 	.word	0x0800784f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007830:	f7fd fa86 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 8007834:	61f8      	str	r0, [r7, #28]
        break;
 8007836:	e014      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007838:	f7fd fa98 	bl	8004d6c <HAL_RCC_GetPCLK2Freq>
 800783c:	61f8      	str	r0, [r7, #28]
        break;
 800783e:	e010      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007840:	4b4d      	ldr	r3, [pc, #308]	@ (8007978 <UART_SetConfig+0x56c>)
 8007842:	61fb      	str	r3, [r7, #28]
        break;
 8007844:	e00d      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007846:	f7fd f9e3 	bl	8004c10 <HAL_RCC_GetSysClockFreq>
 800784a:	61f8      	str	r0, [r7, #28]
        break;
 800784c:	e009      	b.n	8007862 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800784e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007852:	61fb      	str	r3, [r7, #28]
        break;
 8007854:	e005      	b.n	8007862 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007856:	2300      	movs	r3, #0
 8007858:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007860:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d077      	beq.n	8007958 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	005a      	lsls	r2, r3, #1
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	085b      	lsrs	r3, r3, #1
 8007872:	441a      	add	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	fbb2 f3f3 	udiv	r3, r2, r3
 800787c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b0f      	cmp	r3, #15
 8007882:	d916      	bls.n	80078b2 <UART_SetConfig+0x4a6>
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800788a:	d212      	bcs.n	80078b2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	b29b      	uxth	r3, r3
 8007890:	f023 030f 	bic.w	r3, r3, #15
 8007894:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	085b      	lsrs	r3, r3, #1
 800789a:	b29b      	uxth	r3, r3
 800789c:	f003 0307 	and.w	r3, r3, #7
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	8afb      	ldrh	r3, [r7, #22]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	8afa      	ldrh	r2, [r7, #22]
 80078ae:	60da      	str	r2, [r3, #12]
 80078b0:	e052      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80078b8:	e04e      	b.n	8007958 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80078be:	2b08      	cmp	r3, #8
 80078c0:	d827      	bhi.n	8007912 <UART_SetConfig+0x506>
 80078c2:	a201      	add	r2, pc, #4	@ (adr r2, 80078c8 <UART_SetConfig+0x4bc>)
 80078c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c8:	080078ed 	.word	0x080078ed
 80078cc:	080078f5 	.word	0x080078f5
 80078d0:	080078fd 	.word	0x080078fd
 80078d4:	08007913 	.word	0x08007913
 80078d8:	08007903 	.word	0x08007903
 80078dc:	08007913 	.word	0x08007913
 80078e0:	08007913 	.word	0x08007913
 80078e4:	08007913 	.word	0x08007913
 80078e8:	0800790b 	.word	0x0800790b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ec:	f7fd fa28 	bl	8004d40 <HAL_RCC_GetPCLK1Freq>
 80078f0:	61f8      	str	r0, [r7, #28]
        break;
 80078f2:	e014      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80078f4:	f7fd fa3a 	bl	8004d6c <HAL_RCC_GetPCLK2Freq>
 80078f8:	61f8      	str	r0, [r7, #28]
        break;
 80078fa:	e010      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078fc:	4b1e      	ldr	r3, [pc, #120]	@ (8007978 <UART_SetConfig+0x56c>)
 80078fe:	61fb      	str	r3, [r7, #28]
        break;
 8007900:	e00d      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007902:	f7fd f985 	bl	8004c10 <HAL_RCC_GetSysClockFreq>
 8007906:	61f8      	str	r0, [r7, #28]
        break;
 8007908:	e009      	b.n	800791e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800790a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800790e:	61fb      	str	r3, [r7, #28]
        break;
 8007910:	e005      	b.n	800791e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800791c:	bf00      	nop
    }

    if (pclk != 0U)
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d019      	beq.n	8007958 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	085a      	lsrs	r2, r3, #1
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	441a      	add	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	fbb2 f3f3 	udiv	r3, r2, r3
 8007936:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	2b0f      	cmp	r3, #15
 800793c:	d909      	bls.n	8007952 <UART_SetConfig+0x546>
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007944:	d205      	bcs.n	8007952 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	b29a      	uxth	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	60da      	str	r2, [r3, #12]
 8007950:	e002      	b.n	8007958 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007964:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007968:	4618      	mov	r0, r3
 800796a:	3728      	adds	r7, #40	@ 0x28
 800796c:	46bd      	mov	sp, r7
 800796e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007972:	bf00      	nop
 8007974:	40008000 	.word	0x40008000
 8007978:	00f42400 	.word	0x00f42400

0800797c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007988:	f003 0308 	and.w	r3, r3, #8
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00a      	beq.n	80079a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00a      	beq.n	80079c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00a      	beq.n	80079ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ee:	f003 0304 	and.w	r3, r3, #4
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00a      	beq.n	8007a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a10:	f003 0310 	and.w	r3, r3, #16
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00a      	beq.n	8007a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a32:	f003 0320 	and.w	r3, r3, #32
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00a      	beq.n	8007a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	430a      	orrs	r2, r1
 8007a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d01a      	beq.n	8007a92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a7a:	d10a      	bne.n	8007a92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	605a      	str	r2, [r3, #4]
  }
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b098      	sub	sp, #96	@ 0x60
 8007ac4:	af02      	add	r7, sp, #8
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ad0:	f7fa fe50 	bl	8002774 <HAL_GetTick>
 8007ad4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	2b08      	cmp	r3, #8
 8007ae2:	d12e      	bne.n	8007b42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ae4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007aec:	2200      	movs	r2, #0
 8007aee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f88c 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d021      	beq.n	8007b42 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b06:	e853 3f00 	ldrex	r3, [r3]
 8007b0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b12:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	461a      	mov	r2, r3
 8007b1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b1e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b24:	e841 2300 	strex	r3, r2, [r1]
 8007b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1e6      	bne.n	8007afe <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e062      	b.n	8007c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b04      	cmp	r3, #4
 8007b4e:	d149      	bne.n	8007be4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f856 	bl	8007c10 <UART_WaitOnFlagUntilTimeout>
 8007b64:	4603      	mov	r3, r0
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d03c      	beq.n	8007be4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	623b      	str	r3, [r7, #32]
   return(result);
 8007b78:	6a3b      	ldr	r3, [r7, #32]
 8007b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3308      	adds	r3, #8
 8007ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0301 	bic.w	r3, r3, #1
 8007bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3308      	adds	r3, #8
 8007bba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bbc:	61fa      	str	r2, [r7, #28]
 8007bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc0:	69b9      	ldr	r1, [r7, #24]
 8007bc2:	69fa      	ldr	r2, [r7, #28]
 8007bc4:	e841 2300 	strex	r3, r2, [r1]
 8007bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1e5      	bne.n	8007b9c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e011      	b.n	8007c08 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3758      	adds	r7, #88	@ 0x58
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	603b      	str	r3, [r7, #0]
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c20:	e04f      	b.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c28:	d04b      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c2a:	f7fa fda3 	bl	8002774 <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d302      	bcc.n	8007c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e04e      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d037      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b80      	cmp	r3, #128	@ 0x80
 8007c56:	d034      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2b40      	cmp	r3, #64	@ 0x40
 8007c5c:	d031      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	f003 0308 	and.w	r3, r3, #8
 8007c68:	2b08      	cmp	r3, #8
 8007c6a:	d110      	bne.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2208      	movs	r2, #8
 8007c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f838 	bl	8007cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2208      	movs	r2, #8
 8007c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e029      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c9c:	d111      	bne.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ca6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f000 f81e 	bl	8007cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2220      	movs	r2, #32
 8007cb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e00f      	b.n	8007ce2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69da      	ldr	r2, [r3, #28]
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	bf0c      	ite	eq
 8007cd2:	2301      	moveq	r3, #1
 8007cd4:	2300      	movne	r3, #0
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	79fb      	ldrb	r3, [r7, #7]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d0a0      	beq.n	8007c22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cea:	b480      	push	{r7}
 8007cec:	b095      	sub	sp, #84	@ 0x54
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfa:	e853 3f00 	ldrex	r3, [r3]
 8007cfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d18:	e841 2300 	strex	r3, r2, [r1]
 8007d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1e6      	bne.n	8007cf2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3308      	adds	r3, #8
 8007d2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	f023 0301 	bic.w	r3, r3, #1
 8007d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d44:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e5      	bne.n	8007d24 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d118      	bne.n	8007d92 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	e853 3f00 	ldrex	r3, [r3]
 8007d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	f023 0310 	bic.w	r3, r3, #16
 8007d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d7e:	61bb      	str	r3, [r7, #24]
 8007d80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d82:	6979      	ldr	r1, [r7, #20]
 8007d84:	69ba      	ldr	r2, [r7, #24]
 8007d86:	e841 2300 	strex	r3, r2, [r1]
 8007d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d1e6      	bne.n	8007d60 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2220      	movs	r2, #32
 8007d96:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007da6:	bf00      	nop
 8007da8:	3754      	adds	r7, #84	@ 0x54
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
	...

08007db4 <__NVIC_SetPriority>:
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	4603      	mov	r3, r0
 8007dbc:	6039      	str	r1, [r7, #0]
 8007dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	db0a      	blt.n	8007dde <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	b2da      	uxtb	r2, r3
 8007dcc:	490c      	ldr	r1, [pc, #48]	@ (8007e00 <__NVIC_SetPriority+0x4c>)
 8007dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dd2:	0112      	lsls	r2, r2, #4
 8007dd4:	b2d2      	uxtb	r2, r2
 8007dd6:	440b      	add	r3, r1
 8007dd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007ddc:	e00a      	b.n	8007df4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	b2da      	uxtb	r2, r3
 8007de2:	4908      	ldr	r1, [pc, #32]	@ (8007e04 <__NVIC_SetPriority+0x50>)
 8007de4:	79fb      	ldrb	r3, [r7, #7]
 8007de6:	f003 030f 	and.w	r3, r3, #15
 8007dea:	3b04      	subs	r3, #4
 8007dec:	0112      	lsls	r2, r2, #4
 8007dee:	b2d2      	uxtb	r2, r2
 8007df0:	440b      	add	r3, r1
 8007df2:	761a      	strb	r2, [r3, #24]
}
 8007df4:	bf00      	nop
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr
 8007e00:	e000e100 	.word	0xe000e100
 8007e04:	e000ed00 	.word	0xe000ed00

08007e08 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007e0c:	4b05      	ldr	r3, [pc, #20]	@ (8007e24 <SysTick_Handler+0x1c>)
 8007e0e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007e10:	f002 f952 	bl	800a0b8 <xTaskGetSchedulerState>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d001      	beq.n	8007e1e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007e1a:	f003 f865 	bl	800aee8 <xPortSysTickHandler>
  }
}
 8007e1e:	bf00      	nop
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	e000e010 	.word	0xe000e010

08007e28 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007e2c:	2100      	movs	r1, #0
 8007e2e:	f06f 0004 	mvn.w	r0, #4
 8007e32:	f7ff ffbf 	bl	8007db4 <__NVIC_SetPriority>
#endif
}
 8007e36:	bf00      	nop
 8007e38:	bd80      	pop	{r7, pc}
	...

08007e3c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e42:	f3ef 8305 	mrs	r3, IPSR
 8007e46:	603b      	str	r3, [r7, #0]
  return(result);
 8007e48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007e4e:	f06f 0305 	mvn.w	r3, #5
 8007e52:	607b      	str	r3, [r7, #4]
 8007e54:	e00c      	b.n	8007e70 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007e56:	4b0a      	ldr	r3, [pc, #40]	@ (8007e80 <osKernelInitialize+0x44>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d105      	bne.n	8007e6a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007e5e:	4b08      	ldr	r3, [pc, #32]	@ (8007e80 <osKernelInitialize+0x44>)
 8007e60:	2201      	movs	r2, #1
 8007e62:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007e64:	2300      	movs	r3, #0
 8007e66:	607b      	str	r3, [r7, #4]
 8007e68:	e002      	b.n	8007e70 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007e6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007e70:	687b      	ldr	r3, [r7, #4]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	370c      	adds	r7, #12
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	200007b8 	.word	0x200007b8

08007e84 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e8a:	f3ef 8305 	mrs	r3, IPSR
 8007e8e:	603b      	str	r3, [r7, #0]
  return(result);
 8007e90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d003      	beq.n	8007e9e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007e96:	f06f 0305 	mvn.w	r3, #5
 8007e9a:	607b      	str	r3, [r7, #4]
 8007e9c:	e010      	b.n	8007ec0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007ecc <osKernelStart+0x48>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d109      	bne.n	8007eba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007ea6:	f7ff ffbf 	bl	8007e28 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007eaa:	4b08      	ldr	r3, [pc, #32]	@ (8007ecc <osKernelStart+0x48>)
 8007eac:	2202      	movs	r2, #2
 8007eae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007eb0:	f001 fbfc 	bl	80096ac <vTaskStartScheduler>
      stat = osOK;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	607b      	str	r3, [r7, #4]
 8007eb8:	e002      	b.n	8007ec0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007eba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007ebe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007ec0:	687b      	ldr	r3, [r7, #4]
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3708      	adds	r7, #8
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	200007b8 	.word	0x200007b8

08007ed0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b08e      	sub	sp, #56	@ 0x38
 8007ed4:	af04      	add	r7, sp, #16
 8007ed6:	60f8      	str	r0, [r7, #12]
 8007ed8:	60b9      	str	r1, [r7, #8]
 8007eda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007edc:	2300      	movs	r3, #0
 8007ede:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ee0:	f3ef 8305 	mrs	r3, IPSR
 8007ee4:	617b      	str	r3, [r7, #20]
  return(result);
 8007ee6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d17e      	bne.n	8007fea <osThreadNew+0x11a>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d07b      	beq.n	8007fea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007ef2:	2380      	movs	r3, #128	@ 0x80
 8007ef4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007ef6:	2318      	movs	r3, #24
 8007ef8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007efa:	2300      	movs	r3, #0
 8007efc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007efe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d045      	beq.n	8007f96 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d002      	beq.n	8007f18 <osThreadNew+0x48>
        name = attr->name;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d002      	beq.n	8007f26 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	699b      	ldr	r3, [r3, #24]
 8007f24:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d008      	beq.n	8007f3e <osThreadNew+0x6e>
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	2b38      	cmp	r3, #56	@ 0x38
 8007f30:	d805      	bhi.n	8007f3e <osThreadNew+0x6e>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <osThreadNew+0x72>
        return (NULL);
 8007f3e:	2300      	movs	r3, #0
 8007f40:	e054      	b.n	8007fec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d003      	beq.n	8007f52 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	089b      	lsrs	r3, r3, #2
 8007f50:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00e      	beq.n	8007f78 <osThreadNew+0xa8>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	2ba7      	cmp	r3, #167	@ 0xa7
 8007f60:	d90a      	bls.n	8007f78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d006      	beq.n	8007f78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	695b      	ldr	r3, [r3, #20]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d002      	beq.n	8007f78 <osThreadNew+0xa8>
        mem = 1;
 8007f72:	2301      	movs	r3, #1
 8007f74:	61bb      	str	r3, [r7, #24]
 8007f76:	e010      	b.n	8007f9a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d10c      	bne.n	8007f9a <osThreadNew+0xca>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d108      	bne.n	8007f9a <osThreadNew+0xca>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	691b      	ldr	r3, [r3, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d104      	bne.n	8007f9a <osThreadNew+0xca>
          mem = 0;
 8007f90:	2300      	movs	r3, #0
 8007f92:	61bb      	str	r3, [r7, #24]
 8007f94:	e001      	b.n	8007f9a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007f96:	2300      	movs	r3, #0
 8007f98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d110      	bne.n	8007fc2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007fa8:	9202      	str	r2, [sp, #8]
 8007faa:	9301      	str	r3, [sp, #4]
 8007fac:	69fb      	ldr	r3, [r7, #28]
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	6a3a      	ldr	r2, [r7, #32]
 8007fb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f001 f984 	bl	80092c4 <xTaskCreateStatic>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	613b      	str	r3, [r7, #16]
 8007fc0:	e013      	b.n	8007fea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d110      	bne.n	8007fea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	f107 0310 	add.w	r3, r7, #16
 8007fd0:	9301      	str	r3, [sp, #4]
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	9300      	str	r3, [sp, #0]
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f001 f9d2 	bl	8009384 <xTaskCreate>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d001      	beq.n	8007fea <osThreadNew+0x11a>
            hTask = NULL;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007fea:	693b      	ldr	r3, [r7, #16]
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3728      	adds	r7, #40	@ 0x28
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ffc:	f3ef 8305 	mrs	r3, IPSR
 8008000:	60bb      	str	r3, [r7, #8]
  return(result);
 8008002:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008004:	2b00      	cmp	r3, #0
 8008006:	d003      	beq.n	8008010 <osDelay+0x1c>
    stat = osErrorISR;
 8008008:	f06f 0305 	mvn.w	r3, #5
 800800c:	60fb      	str	r3, [r7, #12]
 800800e:	e007      	b.n	8008020 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008010:	2300      	movs	r3, #0
 8008012:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d002      	beq.n	8008020 <osDelay+0x2c>
      vTaskDelay(ticks);
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f001 fb10 	bl	8009640 <vTaskDelay>
    }
  }

  return (stat);
 8008020:	68fb      	ldr	r3, [r7, #12]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3710      	adds	r7, #16
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
	...

0800802c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800802c:	b480      	push	{r7}
 800802e:	b085      	sub	sp, #20
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	4a07      	ldr	r2, [pc, #28]	@ (8008058 <vApplicationGetIdleTaskMemory+0x2c>)
 800803c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	4a06      	ldr	r2, [pc, #24]	@ (800805c <vApplicationGetIdleTaskMemory+0x30>)
 8008042:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2280      	movs	r2, #128	@ 0x80
 8008048:	601a      	str	r2, [r3, #0]
}
 800804a:	bf00      	nop
 800804c:	3714      	adds	r7, #20
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	200007bc 	.word	0x200007bc
 800805c:	20000864 	.word	0x20000864

08008060 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	4a07      	ldr	r2, [pc, #28]	@ (800808c <vApplicationGetTimerTaskMemory+0x2c>)
 8008070:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	4a06      	ldr	r2, [pc, #24]	@ (8008090 <vApplicationGetTimerTaskMemory+0x30>)
 8008076:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800807e:	601a      	str	r2, [r3, #0]
}
 8008080:	bf00      	nop
 8008082:	3714      	adds	r7, #20
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr
 800808c:	20000a64 	.word	0x20000a64
 8008090:	20000b0c 	.word	0x20000b0c

08008094 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008094:	b580      	push	{r7, lr}
 8008096:	b082      	sub	sp, #8
 8008098:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800809a:	2020      	movs	r0, #32
 800809c:	f002 ffb6 	bl	800b00c <pvPortMalloc>
 80080a0:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00a      	beq.n	80080be <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	3304      	adds	r3, #4
 80080b2:	4618      	mov	r0, r3
 80080b4:	f000 f9c1 	bl	800843a <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80080be:	687b      	ldr	r3, [r7, #4]
	}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3708      	adds	r7, #8
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b090      	sub	sp, #64	@ 0x40
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
 80080d4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80080da:	2300      	movs	r3, #0
 80080dc:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80080de:	2300      	movs	r3, #0
 80080e0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10b      	bne.n	8008100 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ec:	f383 8811 	msr	BASEPRI, r3
 80080f0:	f3bf 8f6f 	isb	sy
 80080f4:	f3bf 8f4f 	dsb	sy
 80080f8:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080fa:	bf00      	nop
 80080fc:	bf00      	nop
 80080fe:	e7fd      	b.n	80080fc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008106:	d30b      	bcc.n	8008120 <xEventGroupWaitBits+0x58>
	__asm volatile
 8008108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810c:	f383 8811 	msr	BASEPRI, r3
 8008110:	f3bf 8f6f 	isb	sy
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	61fb      	str	r3, [r7, #28]
}
 800811a:	bf00      	nop
 800811c:	bf00      	nop
 800811e:	e7fd      	b.n	800811c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d10b      	bne.n	800813e <xEventGroupWaitBits+0x76>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	61bb      	str	r3, [r7, #24]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800813e:	f001 ffbb 	bl	800a0b8 <xTaskGetSchedulerState>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d102      	bne.n	800814e <xEventGroupWaitBits+0x86>
 8008148:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800814a:	2b00      	cmp	r3, #0
 800814c:	d101      	bne.n	8008152 <xEventGroupWaitBits+0x8a>
 800814e:	2301      	movs	r3, #1
 8008150:	e000      	b.n	8008154 <xEventGroupWaitBits+0x8c>
 8008152:	2300      	movs	r3, #0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8008158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815c:	f383 8811 	msr	BASEPRI, r3
 8008160:	f3bf 8f6f 	isb	sy
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	617b      	str	r3, [r7, #20]
}
 800816a:	bf00      	nop
 800816c:	bf00      	nop
 800816e:	e7fd      	b.n	800816c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8008170:	f001 fb0c 	bl	800978c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8008174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800817a:	683a      	ldr	r2, [r7, #0]
 800817c:	68b9      	ldr	r1, [r7, #8]
 800817e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008180:	f000 f939 	bl	80083f6 <prvTestWaitCondition>
 8008184:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8008186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00e      	beq.n	80081aa <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800818c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8008190:	2300      	movs	r3, #0
 8008192:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d028      	beq.n	80081ec <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800819a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800819c:	681a      	ldr	r2, [r3, #0]
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	43db      	mvns	r3, r3
 80081a2:	401a      	ands	r2, r3
 80081a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081a6:	601a      	str	r2, [r3, #0]
 80081a8:	e020      	b.n	80081ec <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80081aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d104      	bne.n	80081ba <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80081b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80081b4:	2301      	movs	r3, #1
 80081b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80081b8:	e018      	b.n	80081ec <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d003      	beq.n	80081c8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80081c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80081c6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d003      	beq.n	80081d6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80081ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80081d4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80081d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081d8:	1d18      	adds	r0, r3, #4
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081de:	4313      	orrs	r3, r2
 80081e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081e2:	4619      	mov	r1, r3
 80081e4:	f001 fcd4 	bl	8009b90 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80081e8:	2300      	movs	r3, #0
 80081ea:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80081ec:	f001 fadc 	bl	80097a8 <xTaskResumeAll>
 80081f0:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80081f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d031      	beq.n	800825c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80081f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d107      	bne.n	800820e <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80081fe:	4b1a      	ldr	r3, [pc, #104]	@ (8008268 <xEventGroupWaitBits+0x1a0>)
 8008200:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800820e:	f002 f8cd 	bl	800a3ac <uxTaskResetEventItemValue>
 8008212:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8008214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800821a:	2b00      	cmp	r3, #0
 800821c:	d11a      	bne.n	8008254 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800821e:	f002 fdd3 	bl	800adc8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8008222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8008228:	683a      	ldr	r2, [r7, #0]
 800822a:	68b9      	ldr	r1, [r7, #8]
 800822c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800822e:	f000 f8e2 	bl	80083f6 <prvTestWaitCondition>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d009      	beq.n	800824c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d006      	beq.n	800824c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800823e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	43db      	mvns	r3, r3
 8008246:	401a      	ands	r2, r3
 8008248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800824a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800824c:	2301      	movs	r3, #1
 800824e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8008250:	f002 fdec 	bl	800ae2c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8008254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008256:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800825a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800825c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800825e:	4618      	mov	r0, r3
 8008260:	3740      	adds	r7, #64	@ 0x40
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	e000ed04 	.word	0xe000ed04

0800826c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10b      	bne.n	8008298 <xEventGroupClearBits+0x2c>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	60fb      	str	r3, [r7, #12]
}
 8008292:	bf00      	nop
 8008294:	bf00      	nop
 8008296:	e7fd      	b.n	8008294 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800829e:	d30b      	bcc.n	80082b8 <xEventGroupClearBits+0x4c>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	60bb      	str	r3, [r7, #8]
}
 80082b2:	bf00      	nop
 80082b4:	bf00      	nop
 80082b6:	e7fd      	b.n	80082b4 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80082b8:	f002 fd86 	bl	800adc8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	43db      	mvns	r3, r3
 80082ca:	401a      	ands	r2, r3
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80082d0:	f002 fdac 	bl	800ae2c <vPortExitCritical>

	return uxReturn;
 80082d4:	693b      	ldr	r3, [r7, #16]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3718      	adds	r7, #24
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b08e      	sub	sp, #56	@ 0x38
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
 80082e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80082e8:	2300      	movs	r3, #0
 80082ea:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80082f0:	2300      	movs	r3, #0
 80082f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10b      	bne.n	8008312 <xEventGroupSetBits+0x34>
	__asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	613b      	str	r3, [r7, #16]
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	e7fd      	b.n	800830e <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008318:	d30b      	bcc.n	8008332 <xEventGroupSetBits+0x54>
	__asm volatile
 800831a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831e:	f383 8811 	msr	BASEPRI, r3
 8008322:	f3bf 8f6f 	isb	sy
 8008326:	f3bf 8f4f 	dsb	sy
 800832a:	60fb      	str	r3, [r7, #12]
}
 800832c:	bf00      	nop
 800832e:	bf00      	nop
 8008330:	e7fd      	b.n	800832e <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8008332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008334:	3304      	adds	r3, #4
 8008336:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833a:	3308      	adds	r3, #8
 800833c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800833e:	f001 fa25 	bl	800978c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8008342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8008348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	431a      	orrs	r2, r3
 8008350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008352:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8008354:	e03c      	b.n	80083d0 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8008356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800835c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8008362:	2300      	movs	r3, #0
 8008364:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800836c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008374:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800837c:	2b00      	cmp	r3, #0
 800837e:	d108      	bne.n	8008392 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8008380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008382:	681a      	ldr	r2, [r3, #0]
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	4013      	ands	r3, r2
 8008388:	2b00      	cmp	r3, #0
 800838a:	d00b      	beq.n	80083a4 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800838c:	2301      	movs	r3, #1
 800838e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008390:	e008      	b.n	80083a4 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	4013      	ands	r3, r2
 800839a:	69ba      	ldr	r2, [r7, #24]
 800839c:	429a      	cmp	r2, r3
 800839e:	d101      	bne.n	80083a4 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80083a0:	2301      	movs	r3, #1
 80083a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80083a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d010      	beq.n	80083cc <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d003      	beq.n	80083bc <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80083b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80083bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80083c4:	4619      	mov	r1, r3
 80083c6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80083c8:	f001 fcb0 	bl	8009d2c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 80083d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083d2:	6a3b      	ldr	r3, [r7, #32]
 80083d4:	429a      	cmp	r2, r3
 80083d6:	d1be      	bne.n	8008356 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80083d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083de:	43db      	mvns	r3, r3
 80083e0:	401a      	ands	r2, r3
 80083e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e4:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80083e6:	f001 f9df 	bl	80097a8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80083ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ec:	681b      	ldr	r3, [r3, #0]
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	3738      	adds	r7, #56	@ 0x38
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80083f6:	b480      	push	{r7}
 80083f8:	b087      	sub	sp, #28
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	60f8      	str	r0, [r7, #12]
 80083fe:	60b9      	str	r1, [r7, #8]
 8008400:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8008402:	2300      	movs	r3, #0
 8008404:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d107      	bne.n	800841c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	4013      	ands	r3, r2
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00a      	beq.n	800842c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8008416:	2301      	movs	r3, #1
 8008418:	617b      	str	r3, [r7, #20]
 800841a:	e007      	b.n	800842c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	4013      	ands	r3, r2
 8008422:	68ba      	ldr	r2, [r7, #8]
 8008424:	429a      	cmp	r2, r3
 8008426:	d101      	bne.n	800842c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8008428:	2301      	movs	r3, #1
 800842a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800842c:	697b      	ldr	r3, [r7, #20]
}
 800842e:	4618      	mov	r0, r3
 8008430:	371c      	adds	r7, #28
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr

0800843a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800843a:	b480      	push	{r7}
 800843c:	b083      	sub	sp, #12
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f103 0208 	add.w	r2, r3, #8
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008452:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f103 0208 	add.w	r2, r3, #8
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f103 0208 	add.w	r2, r3, #8
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800846e:	bf00      	nop
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	689a      	ldr	r2, [r3, #8]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	683a      	ldr	r2, [r7, #0]
 80084b8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	1c5a      	adds	r2, r3, #1
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	601a      	str	r2, [r3, #0]
}
 80084d0:	bf00      	nop
 80084d2:	3714      	adds	r7, #20
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084f2:	d103      	bne.n	80084fc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	691b      	ldr	r3, [r3, #16]
 80084f8:	60fb      	str	r3, [r7, #12]
 80084fa:	e00c      	b.n	8008516 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3308      	adds	r3, #8
 8008500:	60fb      	str	r3, [r7, #12]
 8008502:	e002      	b.n	800850a <vListInsert+0x2e>
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	60fb      	str	r3, [r7, #12]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	429a      	cmp	r2, r3
 8008514:	d2f6      	bcs.n	8008504 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	1c5a      	adds	r2, r3, #1
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	601a      	str	r2, [r3, #0]
}
 8008542:	bf00      	nop
 8008544:	3714      	adds	r7, #20
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800854e:	b480      	push	{r7}
 8008550:	b085      	sub	sp, #20
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	691b      	ldr	r3, [r3, #16]
 800855a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	6892      	ldr	r2, [r2, #8]
 8008564:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	6852      	ldr	r2, [r2, #4]
 800856e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	429a      	cmp	r2, r3
 8008578:	d103      	bne.n	8008582 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	689a      	ldr	r2, [r3, #8]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	1e5a      	subs	r2, r3, #1
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
}
 8008596:	4618      	mov	r0, r3
 8008598:	3714      	adds	r7, #20
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr
	...

080085a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d10b      	bne.n	80085d0 <xQueueGenericReset+0x2c>
	__asm volatile
 80085b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085bc:	f383 8811 	msr	BASEPRI, r3
 80085c0:	f3bf 8f6f 	isb	sy
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	60bb      	str	r3, [r7, #8]
}
 80085ca:	bf00      	nop
 80085cc:	bf00      	nop
 80085ce:	e7fd      	b.n	80085cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80085d0:	f002 fbfa 	bl	800adc8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085dc:	68f9      	ldr	r1, [r7, #12]
 80085de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80085e0:	fb01 f303 	mul.w	r3, r1, r3
 80085e4:	441a      	add	r2, r3
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008600:	3b01      	subs	r3, #1
 8008602:	68f9      	ldr	r1, [r7, #12]
 8008604:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008606:	fb01 f303 	mul.w	r3, r1, r3
 800860a:	441a      	add	r2, r3
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	22ff      	movs	r2, #255	@ 0xff
 8008614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	22ff      	movs	r2, #255	@ 0xff
 800861c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d114      	bne.n	8008650 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	691b      	ldr	r3, [r3, #16]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d01a      	beq.n	8008664 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	3310      	adds	r3, #16
 8008632:	4618      	mov	r0, r3
 8008634:	f001 fb16 	bl	8009c64 <xTaskRemoveFromEventList>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d012      	beq.n	8008664 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800863e:	4b0d      	ldr	r3, [pc, #52]	@ (8008674 <xQueueGenericReset+0xd0>)
 8008640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008644:	601a      	str	r2, [r3, #0]
 8008646:	f3bf 8f4f 	dsb	sy
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	e009      	b.n	8008664 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	3310      	adds	r3, #16
 8008654:	4618      	mov	r0, r3
 8008656:	f7ff fef0 	bl	800843a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	3324      	adds	r3, #36	@ 0x24
 800865e:	4618      	mov	r0, r3
 8008660:	f7ff feeb 	bl	800843a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008664:	f002 fbe2 	bl	800ae2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008668:	2301      	movs	r3, #1
}
 800866a:	4618      	mov	r0, r3
 800866c:	3710      	adds	r7, #16
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	e000ed04 	.word	0xe000ed04

08008678 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008678:	b580      	push	{r7, lr}
 800867a:	b08e      	sub	sp, #56	@ 0x38
 800867c:	af02      	add	r7, sp, #8
 800867e:	60f8      	str	r0, [r7, #12]
 8008680:	60b9      	str	r1, [r7, #8]
 8008682:	607a      	str	r2, [r7, #4]
 8008684:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d10b      	bne.n	80086a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008690:	f383 8811 	msr	BASEPRI, r3
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800869e:	bf00      	nop
 80086a0:	bf00      	nop
 80086a2:	e7fd      	b.n	80086a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10b      	bne.n	80086c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80086aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ae:	f383 8811 	msr	BASEPRI, r3
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	f3bf 8f4f 	dsb	sy
 80086ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80086bc:	bf00      	nop
 80086be:	bf00      	nop
 80086c0:	e7fd      	b.n	80086be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d002      	beq.n	80086ce <xQueueGenericCreateStatic+0x56>
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <xQueueGenericCreateStatic+0x5a>
 80086ce:	2301      	movs	r3, #1
 80086d0:	e000      	b.n	80086d4 <xQueueGenericCreateStatic+0x5c>
 80086d2:	2300      	movs	r3, #0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10b      	bne.n	80086f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80086d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086dc:	f383 8811 	msr	BASEPRI, r3
 80086e0:	f3bf 8f6f 	isb	sy
 80086e4:	f3bf 8f4f 	dsb	sy
 80086e8:	623b      	str	r3, [r7, #32]
}
 80086ea:	bf00      	nop
 80086ec:	bf00      	nop
 80086ee:	e7fd      	b.n	80086ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d102      	bne.n	80086fc <xQueueGenericCreateStatic+0x84>
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d101      	bne.n	8008700 <xQueueGenericCreateStatic+0x88>
 80086fc:	2301      	movs	r3, #1
 80086fe:	e000      	b.n	8008702 <xQueueGenericCreateStatic+0x8a>
 8008700:	2300      	movs	r3, #0
 8008702:	2b00      	cmp	r3, #0
 8008704:	d10b      	bne.n	800871e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800870a:	f383 8811 	msr	BASEPRI, r3
 800870e:	f3bf 8f6f 	isb	sy
 8008712:	f3bf 8f4f 	dsb	sy
 8008716:	61fb      	str	r3, [r7, #28]
}
 8008718:	bf00      	nop
 800871a:	bf00      	nop
 800871c:	e7fd      	b.n	800871a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800871e:	2350      	movs	r3, #80	@ 0x50
 8008720:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b50      	cmp	r3, #80	@ 0x50
 8008726:	d00b      	beq.n	8008740 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872c:	f383 8811 	msr	BASEPRI, r3
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	f3bf 8f4f 	dsb	sy
 8008738:	61bb      	str	r3, [r7, #24]
}
 800873a:	bf00      	nop
 800873c:	bf00      	nop
 800873e:	e7fd      	b.n	800873c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008740:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008748:	2b00      	cmp	r3, #0
 800874a:	d00d      	beq.n	8008768 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800874c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874e:	2201      	movs	r2, #1
 8008750:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008754:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	4613      	mov	r3, r2
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	68b9      	ldr	r1, [r7, #8]
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 f840 	bl	80087e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800876a:	4618      	mov	r0, r3
 800876c:	3730      	adds	r7, #48	@ 0x30
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}

08008772 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008772:	b580      	push	{r7, lr}
 8008774:	b08a      	sub	sp, #40	@ 0x28
 8008776:	af02      	add	r7, sp, #8
 8008778:	60f8      	str	r0, [r7, #12]
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	4613      	mov	r3, r2
 800877e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10b      	bne.n	800879e <xQueueGenericCreate+0x2c>
	__asm volatile
 8008786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878a:	f383 8811 	msr	BASEPRI, r3
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f3bf 8f4f 	dsb	sy
 8008796:	613b      	str	r3, [r7, #16]
}
 8008798:	bf00      	nop
 800879a:	bf00      	nop
 800879c:	e7fd      	b.n	800879a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	68ba      	ldr	r2, [r7, #8]
 80087a2:	fb02 f303 	mul.w	r3, r2, r3
 80087a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	3350      	adds	r3, #80	@ 0x50
 80087ac:	4618      	mov	r0, r3
 80087ae:	f002 fc2d 	bl	800b00c <pvPortMalloc>
 80087b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d011      	beq.n	80087de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80087ba:	69bb      	ldr	r3, [r7, #24]
 80087bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	3350      	adds	r3, #80	@ 0x50
 80087c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80087cc:	79fa      	ldrb	r2, [r7, #7]
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	9300      	str	r3, [sp, #0]
 80087d2:	4613      	mov	r3, r2
 80087d4:	697a      	ldr	r2, [r7, #20]
 80087d6:	68b9      	ldr	r1, [r7, #8]
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f000 f805 	bl	80087e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80087de:	69bb      	ldr	r3, [r7, #24]
	}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3720      	adds	r7, #32
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
 80087f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d103      	bne.n	8008804 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	69ba      	ldr	r2, [r7, #24]
 8008800:	601a      	str	r2, [r3, #0]
 8008802:	e002      	b.n	800880a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008816:	2101      	movs	r1, #1
 8008818:	69b8      	ldr	r0, [r7, #24]
 800881a:	f7ff fec3 	bl	80085a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	78fa      	ldrb	r2, [r7, #3]
 8008822:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008826:	bf00      	nop
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}

0800882e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800882e:	b580      	push	{r7, lr}
 8008830:	b082      	sub	sp, #8
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00e      	beq.n	800885a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800884e:	2300      	movs	r3, #0
 8008850:	2200      	movs	r2, #0
 8008852:	2100      	movs	r1, #0
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f81d 	bl	8008894 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800885a:	bf00      	nop
 800885c:	3708      	adds	r7, #8
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008862:	b580      	push	{r7, lr}
 8008864:	b086      	sub	sp, #24
 8008866:	af00      	add	r7, sp, #0
 8008868:	4603      	mov	r3, r0
 800886a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800886c:	2301      	movs	r3, #1
 800886e:	617b      	str	r3, [r7, #20]
 8008870:	2300      	movs	r3, #0
 8008872:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008874:	79fb      	ldrb	r3, [r7, #7]
 8008876:	461a      	mov	r2, r3
 8008878:	6939      	ldr	r1, [r7, #16]
 800887a:	6978      	ldr	r0, [r7, #20]
 800887c:	f7ff ff79 	bl	8008772 <xQueueGenericCreate>
 8008880:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	f7ff ffd3 	bl	800882e <prvInitialiseMutex>

		return xNewQueue;
 8008888:	68fb      	ldr	r3, [r7, #12]
	}
 800888a:	4618      	mov	r0, r3
 800888c:	3718      	adds	r7, #24
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
	...

08008894 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08e      	sub	sp, #56	@ 0x38
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	607a      	str	r2, [r7, #4]
 80088a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80088a2:	2300      	movs	r3, #0
 80088a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80088aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10b      	bne.n	80088c8 <xQueueGenericSend+0x34>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80088c2:	bf00      	nop
 80088c4:	bf00      	nop
 80088c6:	e7fd      	b.n	80088c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d103      	bne.n	80088d6 <xQueueGenericSend+0x42>
 80088ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d101      	bne.n	80088da <xQueueGenericSend+0x46>
 80088d6:	2301      	movs	r3, #1
 80088d8:	e000      	b.n	80088dc <xQueueGenericSend+0x48>
 80088da:	2300      	movs	r3, #0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10b      	bne.n	80088f8 <xQueueGenericSend+0x64>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80088f2:	bf00      	nop
 80088f4:	bf00      	nop
 80088f6:	e7fd      	b.n	80088f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	2b02      	cmp	r3, #2
 80088fc:	d103      	bne.n	8008906 <xQueueGenericSend+0x72>
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008902:	2b01      	cmp	r3, #1
 8008904:	d101      	bne.n	800890a <xQueueGenericSend+0x76>
 8008906:	2301      	movs	r3, #1
 8008908:	e000      	b.n	800890c <xQueueGenericSend+0x78>
 800890a:	2300      	movs	r3, #0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d10b      	bne.n	8008928 <xQueueGenericSend+0x94>
	__asm volatile
 8008910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008914:	f383 8811 	msr	BASEPRI, r3
 8008918:	f3bf 8f6f 	isb	sy
 800891c:	f3bf 8f4f 	dsb	sy
 8008920:	623b      	str	r3, [r7, #32]
}
 8008922:	bf00      	nop
 8008924:	bf00      	nop
 8008926:	e7fd      	b.n	8008924 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008928:	f001 fbc6 	bl	800a0b8 <xTaskGetSchedulerState>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d102      	bne.n	8008938 <xQueueGenericSend+0xa4>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d101      	bne.n	800893c <xQueueGenericSend+0xa8>
 8008938:	2301      	movs	r3, #1
 800893a:	e000      	b.n	800893e <xQueueGenericSend+0xaa>
 800893c:	2300      	movs	r3, #0
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10b      	bne.n	800895a <xQueueGenericSend+0xc6>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	61fb      	str	r3, [r7, #28]
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	e7fd      	b.n	8008956 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800895a:	f002 fa35 	bl	800adc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800895e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008960:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008966:	429a      	cmp	r2, r3
 8008968:	d302      	bcc.n	8008970 <xQueueGenericSend+0xdc>
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	2b02      	cmp	r3, #2
 800896e:	d129      	bne.n	80089c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008970:	683a      	ldr	r2, [r7, #0]
 8008972:	68b9      	ldr	r1, [r7, #8]
 8008974:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008976:	f000 fb37 	bl	8008fe8 <prvCopyDataToQueue>
 800897a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800897c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008980:	2b00      	cmp	r3, #0
 8008982:	d010      	beq.n	80089a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008986:	3324      	adds	r3, #36	@ 0x24
 8008988:	4618      	mov	r0, r3
 800898a:	f001 f96b 	bl	8009c64 <xTaskRemoveFromEventList>
 800898e:	4603      	mov	r3, r0
 8008990:	2b00      	cmp	r3, #0
 8008992:	d013      	beq.n	80089bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008994:	4b3f      	ldr	r3, [pc, #252]	@ (8008a94 <xQueueGenericSend+0x200>)
 8008996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800899a:	601a      	str	r2, [r3, #0]
 800899c:	f3bf 8f4f 	dsb	sy
 80089a0:	f3bf 8f6f 	isb	sy
 80089a4:	e00a      	b.n	80089bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80089a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d007      	beq.n	80089bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80089ac:	4b39      	ldr	r3, [pc, #228]	@ (8008a94 <xQueueGenericSend+0x200>)
 80089ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80089bc:	f002 fa36 	bl	800ae2c <vPortExitCritical>
				return pdPASS;
 80089c0:	2301      	movs	r3, #1
 80089c2:	e063      	b.n	8008a8c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d103      	bne.n	80089d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089ca:	f002 fa2f 	bl	800ae2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80089ce:	2300      	movs	r3, #0
 80089d0:	e05c      	b.n	8008a8c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d106      	bne.n	80089e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089d8:	f107 0314 	add.w	r3, r7, #20
 80089dc:	4618      	mov	r0, r3
 80089de:	f001 fa09 	bl	8009df4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089e2:	2301      	movs	r3, #1
 80089e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089e6:	f002 fa21 	bl	800ae2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089ea:	f000 fecf 	bl	800978c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089ee:	f002 f9eb 	bl	800adc8 <vPortEnterCritical>
 80089f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089f8:	b25b      	sxtb	r3, r3
 80089fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089fe:	d103      	bne.n	8008a08 <xQueueGenericSend+0x174>
 8008a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a02:	2200      	movs	r2, #0
 8008a04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a0e:	b25b      	sxtb	r3, r3
 8008a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a14:	d103      	bne.n	8008a1e <xQueueGenericSend+0x18a>
 8008a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a1e:	f002 fa05 	bl	800ae2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a22:	1d3a      	adds	r2, r7, #4
 8008a24:	f107 0314 	add.w	r3, r7, #20
 8008a28:	4611      	mov	r1, r2
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f001 f9f8 	bl	8009e20 <xTaskCheckForTimeOut>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d124      	bne.n	8008a80 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008a36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a38:	f000 fbce 	bl	80091d8 <prvIsQueueFull>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d018      	beq.n	8008a74 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a44:	3310      	adds	r3, #16
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	4611      	mov	r1, r2
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f001 f87a 	bl	8009b44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008a50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a52:	f000 fb59 	bl	8009108 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008a56:	f000 fea7 	bl	80097a8 <xTaskResumeAll>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f47f af7c 	bne.w	800895a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008a62:	4b0c      	ldr	r3, [pc, #48]	@ (8008a94 <xQueueGenericSend+0x200>)
 8008a64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a68:	601a      	str	r2, [r3, #0]
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	f3bf 8f6f 	isb	sy
 8008a72:	e772      	b.n	800895a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a76:	f000 fb47 	bl	8009108 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a7a:	f000 fe95 	bl	80097a8 <xTaskResumeAll>
 8008a7e:	e76c      	b.n	800895a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008a80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a82:	f000 fb41 	bl	8009108 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a86:	f000 fe8f 	bl	80097a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008a8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3738      	adds	r7, #56	@ 0x38
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}
 8008a94:	e000ed04 	.word	0xe000ed04

08008a98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b090      	sub	sp, #64	@ 0x40
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	607a      	str	r2, [r7, #4]
 8008aa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d10b      	bne.n	8008ac8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab4:	f383 8811 	msr	BASEPRI, r3
 8008ab8:	f3bf 8f6f 	isb	sy
 8008abc:	f3bf 8f4f 	dsb	sy
 8008ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008ac2:	bf00      	nop
 8008ac4:	bf00      	nop
 8008ac6:	e7fd      	b.n	8008ac4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d103      	bne.n	8008ad6 <xQueueGenericSendFromISR+0x3e>
 8008ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d101      	bne.n	8008ada <xQueueGenericSendFromISR+0x42>
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	e000      	b.n	8008adc <xQueueGenericSendFromISR+0x44>
 8008ada:	2300      	movs	r3, #0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d10b      	bne.n	8008af8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae4:	f383 8811 	msr	BASEPRI, r3
 8008ae8:	f3bf 8f6f 	isb	sy
 8008aec:	f3bf 8f4f 	dsb	sy
 8008af0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008af2:	bf00      	nop
 8008af4:	bf00      	nop
 8008af6:	e7fd      	b.n	8008af4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	2b02      	cmp	r3, #2
 8008afc:	d103      	bne.n	8008b06 <xQueueGenericSendFromISR+0x6e>
 8008afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d101      	bne.n	8008b0a <xQueueGenericSendFromISR+0x72>
 8008b06:	2301      	movs	r3, #1
 8008b08:	e000      	b.n	8008b0c <xQueueGenericSendFromISR+0x74>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10b      	bne.n	8008b28 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	623b      	str	r3, [r7, #32]
}
 8008b22:	bf00      	nop
 8008b24:	bf00      	nop
 8008b26:	e7fd      	b.n	8008b24 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b28:	f002 fa2e 	bl	800af88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008b2c:	f3ef 8211 	mrs	r2, BASEPRI
 8008b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	61fa      	str	r2, [r7, #28]
 8008b42:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008b44:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b46:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d302      	bcc.n	8008b5a <xQueueGenericSendFromISR+0xc2>
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d12f      	bne.n	8008bba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	68b9      	ldr	r1, [r7, #8]
 8008b6e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008b70:	f000 fa3a 	bl	8008fe8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b74:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008b78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b7c:	d112      	bne.n	8008ba4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d016      	beq.n	8008bb4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b88:	3324      	adds	r3, #36	@ 0x24
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f001 f86a 	bl	8009c64 <xTaskRemoveFromEventList>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00e      	beq.n	8008bb4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00b      	beq.n	8008bb4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	601a      	str	r2, [r3, #0]
 8008ba2:	e007      	b.n	8008bb4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008ba4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008ba8:	3301      	adds	r3, #1
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	b25a      	sxtb	r2, r3
 8008bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008bb8:	e001      	b.n	8008bbe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bc0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008bc8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3740      	adds	r7, #64	@ 0x40
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b08c      	sub	sp, #48	@ 0x30
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008be0:	2300      	movs	r3, #0
 8008be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10b      	bne.n	8008c06 <xQueueReceive+0x32>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	623b      	str	r3, [r7, #32]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d103      	bne.n	8008c14 <xQueueReceive+0x40>
 8008c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d101      	bne.n	8008c18 <xQueueReceive+0x44>
 8008c14:	2301      	movs	r3, #1
 8008c16:	e000      	b.n	8008c1a <xQueueReceive+0x46>
 8008c18:	2300      	movs	r3, #0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10b      	bne.n	8008c36 <xQueueReceive+0x62>
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	61fb      	str	r3, [r7, #28]
}
 8008c30:	bf00      	nop
 8008c32:	bf00      	nop
 8008c34:	e7fd      	b.n	8008c32 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c36:	f001 fa3f 	bl	800a0b8 <xTaskGetSchedulerState>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d102      	bne.n	8008c46 <xQueueReceive+0x72>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d101      	bne.n	8008c4a <xQueueReceive+0x76>
 8008c46:	2301      	movs	r3, #1
 8008c48:	e000      	b.n	8008c4c <xQueueReceive+0x78>
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d10b      	bne.n	8008c68 <xQueueReceive+0x94>
	__asm volatile
 8008c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c54:	f383 8811 	msr	BASEPRI, r3
 8008c58:	f3bf 8f6f 	isb	sy
 8008c5c:	f3bf 8f4f 	dsb	sy
 8008c60:	61bb      	str	r3, [r7, #24]
}
 8008c62:	bf00      	nop
 8008c64:	bf00      	nop
 8008c66:	e7fd      	b.n	8008c64 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c68:	f002 f8ae 	bl	800adc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c70:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d01f      	beq.n	8008cb8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c78:	68b9      	ldr	r1, [r7, #8]
 8008c7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c7c:	f000 fa1e 	bl	80090bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c82:	1e5a      	subs	r2, r3, #1
 8008c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c86:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00f      	beq.n	8008cb0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c92:	3310      	adds	r3, #16
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 ffe5 	bl	8009c64 <xTaskRemoveFromEventList>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d007      	beq.n	8008cb0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8008d94 <xQueueReceive+0x1c0>)
 8008ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	f3bf 8f4f 	dsb	sy
 8008cac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008cb0:	f002 f8bc 	bl	800ae2c <vPortExitCritical>
				return pdPASS;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e069      	b.n	8008d8c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d103      	bne.n	8008cc6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008cbe:	f002 f8b5 	bl	800ae2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	e062      	b.n	8008d8c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d106      	bne.n	8008cda <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ccc:	f107 0310 	add.w	r3, r7, #16
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f001 f88f 	bl	8009df4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cda:	f002 f8a7 	bl	800ae2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cde:	f000 fd55 	bl	800978c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ce2:	f002 f871 	bl	800adc8 <vPortEnterCritical>
 8008ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cec:	b25b      	sxtb	r3, r3
 8008cee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cf2:	d103      	bne.n	8008cfc <xQueueReceive+0x128>
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d02:	b25b      	sxtb	r3, r3
 8008d04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d08:	d103      	bne.n	8008d12 <xQueueReceive+0x13e>
 8008d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d12:	f002 f88b 	bl	800ae2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d16:	1d3a      	adds	r2, r7, #4
 8008d18:	f107 0310 	add.w	r3, r7, #16
 8008d1c:	4611      	mov	r1, r2
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f001 f87e 	bl	8009e20 <xTaskCheckForTimeOut>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d123      	bne.n	8008d72 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d2c:	f000 fa3e 	bl	80091ac <prvIsQueueEmpty>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d017      	beq.n	8008d66 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d38:	3324      	adds	r3, #36	@ 0x24
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f000 ff00 	bl	8009b44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d46:	f000 f9df 	bl	8009108 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d4a:	f000 fd2d 	bl	80097a8 <xTaskResumeAll>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d189      	bne.n	8008c68 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008d54:	4b0f      	ldr	r3, [pc, #60]	@ (8008d94 <xQueueReceive+0x1c0>)
 8008d56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d5a:	601a      	str	r2, [r3, #0]
 8008d5c:	f3bf 8f4f 	dsb	sy
 8008d60:	f3bf 8f6f 	isb	sy
 8008d64:	e780      	b.n	8008c68 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d68:	f000 f9ce 	bl	8009108 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d6c:	f000 fd1c 	bl	80097a8 <xTaskResumeAll>
 8008d70:	e77a      	b.n	8008c68 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008d72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d74:	f000 f9c8 	bl	8009108 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d78:	f000 fd16 	bl	80097a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d7e:	f000 fa15 	bl	80091ac <prvIsQueueEmpty>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	f43f af6f 	beq.w	8008c68 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d8a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3730      	adds	r7, #48	@ 0x30
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}
 8008d94:	e000ed04 	.word	0xe000ed04

08008d98 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b08e      	sub	sp, #56	@ 0x38
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008da2:	2300      	movs	r3, #0
 8008da4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008daa:	2300      	movs	r3, #0
 8008dac:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d10b      	bne.n	8008dcc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db8:	f383 8811 	msr	BASEPRI, r3
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f3bf 8f4f 	dsb	sy
 8008dc4:	623b      	str	r3, [r7, #32]
}
 8008dc6:	bf00      	nop
 8008dc8:	bf00      	nop
 8008dca:	e7fd      	b.n	8008dc8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00b      	beq.n	8008dec <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	61fb      	str	r3, [r7, #28]
}
 8008de6:	bf00      	nop
 8008de8:	bf00      	nop
 8008dea:	e7fd      	b.n	8008de8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008dec:	f001 f964 	bl	800a0b8 <xTaskGetSchedulerState>
 8008df0:	4603      	mov	r3, r0
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d102      	bne.n	8008dfc <xQueueSemaphoreTake+0x64>
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d101      	bne.n	8008e00 <xQueueSemaphoreTake+0x68>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e000      	b.n	8008e02 <xQueueSemaphoreTake+0x6a>
 8008e00:	2300      	movs	r3, #0
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d10b      	bne.n	8008e1e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0a:	f383 8811 	msr	BASEPRI, r3
 8008e0e:	f3bf 8f6f 	isb	sy
 8008e12:	f3bf 8f4f 	dsb	sy
 8008e16:	61bb      	str	r3, [r7, #24]
}
 8008e18:	bf00      	nop
 8008e1a:	bf00      	nop
 8008e1c:	e7fd      	b.n	8008e1a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e1e:	f001 ffd3 	bl	800adc8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e26:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d024      	beq.n	8008e78 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e30:	1e5a      	subs	r2, r3, #1
 8008e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e34:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d104      	bne.n	8008e48 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008e3e:	f001 facd 	bl	800a3dc <pvTaskIncrementMutexHeldCount>
 8008e42:	4602      	mov	r2, r0
 8008e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e46:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e4a:	691b      	ldr	r3, [r3, #16]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00f      	beq.n	8008e70 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e52:	3310      	adds	r3, #16
 8008e54:	4618      	mov	r0, r3
 8008e56:	f000 ff05 	bl	8009c64 <xTaskRemoveFromEventList>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d007      	beq.n	8008e70 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008e60:	4b54      	ldr	r3, [pc, #336]	@ (8008fb4 <xQueueSemaphoreTake+0x21c>)
 8008e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e66:	601a      	str	r2, [r3, #0]
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008e70:	f001 ffdc 	bl	800ae2c <vPortExitCritical>
				return pdPASS;
 8008e74:	2301      	movs	r3, #1
 8008e76:	e098      	b.n	8008faa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d112      	bne.n	8008ea4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d00b      	beq.n	8008e9c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e88:	f383 8811 	msr	BASEPRI, r3
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f3bf 8f4f 	dsb	sy
 8008e94:	617b      	str	r3, [r7, #20]
}
 8008e96:	bf00      	nop
 8008e98:	bf00      	nop
 8008e9a:	e7fd      	b.n	8008e98 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008e9c:	f001 ffc6 	bl	800ae2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	e082      	b.n	8008faa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d106      	bne.n	8008eb8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008eaa:	f107 030c 	add.w	r3, r7, #12
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 ffa0 	bl	8009df4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008eb8:	f001 ffb8 	bl	800ae2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ebc:	f000 fc66 	bl	800978c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ec0:	f001 ff82 	bl	800adc8 <vPortEnterCritical>
 8008ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ec6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008eca:	b25b      	sxtb	r3, r3
 8008ecc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ed0:	d103      	bne.n	8008eda <xQueueSemaphoreTake+0x142>
 8008ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008edc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ee0:	b25b      	sxtb	r3, r3
 8008ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ee6:	d103      	bne.n	8008ef0 <xQueueSemaphoreTake+0x158>
 8008ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eea:	2200      	movs	r2, #0
 8008eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ef0:	f001 ff9c 	bl	800ae2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008ef4:	463a      	mov	r2, r7
 8008ef6:	f107 030c 	add.w	r3, r7, #12
 8008efa:	4611      	mov	r1, r2
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 ff8f 	bl	8009e20 <xTaskCheckForTimeOut>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d132      	bne.n	8008f6e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f0a:	f000 f94f 	bl	80091ac <prvIsQueueEmpty>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d026      	beq.n	8008f62 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d109      	bne.n	8008f30 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008f1c:	f001 ff54 	bl	800adc8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	4618      	mov	r0, r3
 8008f26:	f001 f8e5 	bl	800a0f4 <xTaskPriorityInherit>
 8008f2a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008f2c:	f001 ff7e 	bl	800ae2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f32:	3324      	adds	r3, #36	@ 0x24
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	4611      	mov	r1, r2
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f000 fe03 	bl	8009b44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008f3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f40:	f000 f8e2 	bl	8009108 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008f44:	f000 fc30 	bl	80097a8 <xTaskResumeAll>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	f47f af67 	bne.w	8008e1e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008f50:	4b18      	ldr	r3, [pc, #96]	@ (8008fb4 <xQueueSemaphoreTake+0x21c>)
 8008f52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f56:	601a      	str	r2, [r3, #0]
 8008f58:	f3bf 8f4f 	dsb	sy
 8008f5c:	f3bf 8f6f 	isb	sy
 8008f60:	e75d      	b.n	8008e1e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008f62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f64:	f000 f8d0 	bl	8009108 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f68:	f000 fc1e 	bl	80097a8 <xTaskResumeAll>
 8008f6c:	e757      	b.n	8008e1e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008f6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f70:	f000 f8ca 	bl	8009108 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f74:	f000 fc18 	bl	80097a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f7a:	f000 f917 	bl	80091ac <prvIsQueueEmpty>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f43f af4c 	beq.w	8008e1e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00d      	beq.n	8008fa8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008f8c:	f001 ff1c 	bl	800adc8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008f90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f92:	f000 f811 	bl	8008fb8 <prvGetDisinheritPriorityAfterTimeout>
 8008f96:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f001 f980 	bl	800a2a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008fa4:	f001 ff42 	bl	800ae2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008fa8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3738      	adds	r7, #56	@ 0x38
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	e000ed04 	.word	0xe000ed04

08008fb8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008fb8:	b480      	push	{r7}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d006      	beq.n	8008fd6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	e001      	b.n	8008fda <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008fda:	68fb      	ldr	r3, [r7, #12]
	}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3714      	adds	r7, #20
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b086      	sub	sp, #24
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ffc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10d      	bne.n	8009022 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d14d      	bne.n	80090aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	4618      	mov	r0, r3
 8009014:	f001 f8d6 	bl	800a1c4 <xTaskPriorityDisinherit>
 8009018:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2200      	movs	r2, #0
 800901e:	609a      	str	r2, [r3, #8]
 8009020:	e043      	b.n	80090aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d119      	bne.n	800905c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6858      	ldr	r0, [r3, #4]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009030:	461a      	mov	r2, r3
 8009032:	68b9      	ldr	r1, [r7, #8]
 8009034:	f002 fb32 	bl	800b69c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009040:	441a      	add	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	685a      	ldr	r2, [r3, #4]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	429a      	cmp	r2, r3
 8009050:	d32b      	bcc.n	80090aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	605a      	str	r2, [r3, #4]
 800905a:	e026      	b.n	80090aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	68d8      	ldr	r0, [r3, #12]
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009064:	461a      	mov	r2, r3
 8009066:	68b9      	ldr	r1, [r7, #8]
 8009068:	f002 fb18 	bl	800b69c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	68da      	ldr	r2, [r3, #12]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009074:	425b      	negs	r3, r3
 8009076:	441a      	add	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	68da      	ldr	r2, [r3, #12]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	429a      	cmp	r2, r3
 8009086:	d207      	bcs.n	8009098 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	689a      	ldr	r2, [r3, #8]
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009090:	425b      	negs	r3, r3
 8009092:	441a      	add	r2, r3
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2b02      	cmp	r3, #2
 800909c:	d105      	bne.n	80090aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d002      	beq.n	80090aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80090b2:	697b      	ldr	r3, [r7, #20]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3718      	adds	r7, #24
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d018      	beq.n	8009100 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	68da      	ldr	r2, [r3, #12]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090d6:	441a      	add	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	68da      	ldr	r2, [r3, #12]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d303      	bcc.n	80090f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	68d9      	ldr	r1, [r3, #12]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090f8:	461a      	mov	r2, r3
 80090fa:	6838      	ldr	r0, [r7, #0]
 80090fc:	f002 face 	bl	800b69c <memcpy>
	}
}
 8009100:	bf00      	nop
 8009102:	3708      	adds	r7, #8
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009110:	f001 fe5a 	bl	800adc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800911a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800911c:	e011      	b.n	8009142 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009122:	2b00      	cmp	r3, #0
 8009124:	d012      	beq.n	800914c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	3324      	adds	r3, #36	@ 0x24
 800912a:	4618      	mov	r0, r3
 800912c:	f000 fd9a 	bl	8009c64 <xTaskRemoveFromEventList>
 8009130:	4603      	mov	r3, r0
 8009132:	2b00      	cmp	r3, #0
 8009134:	d001      	beq.n	800913a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009136:	f000 fed7 	bl	8009ee8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800913a:	7bfb      	ldrb	r3, [r7, #15]
 800913c:	3b01      	subs	r3, #1
 800913e:	b2db      	uxtb	r3, r3
 8009140:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009146:	2b00      	cmp	r3, #0
 8009148:	dce9      	bgt.n	800911e <prvUnlockQueue+0x16>
 800914a:	e000      	b.n	800914e <prvUnlockQueue+0x46>
					break;
 800914c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	22ff      	movs	r2, #255	@ 0xff
 8009152:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009156:	f001 fe69 	bl	800ae2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800915a:	f001 fe35 	bl	800adc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009164:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009166:	e011      	b.n	800918c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d012      	beq.n	8009196 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	3310      	adds	r3, #16
 8009174:	4618      	mov	r0, r3
 8009176:	f000 fd75 	bl	8009c64 <xTaskRemoveFromEventList>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d001      	beq.n	8009184 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009180:	f000 feb2 	bl	8009ee8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009184:	7bbb      	ldrb	r3, [r7, #14]
 8009186:	3b01      	subs	r3, #1
 8009188:	b2db      	uxtb	r3, r3
 800918a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800918c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009190:	2b00      	cmp	r3, #0
 8009192:	dce9      	bgt.n	8009168 <prvUnlockQueue+0x60>
 8009194:	e000      	b.n	8009198 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009196:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	22ff      	movs	r2, #255	@ 0xff
 800919c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80091a0:	f001 fe44 	bl	800ae2c <vPortExitCritical>
}
 80091a4:	bf00      	nop
 80091a6:	3710      	adds	r7, #16
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091b4:	f001 fe08 	bl	800adc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d102      	bne.n	80091c6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80091c0:	2301      	movs	r3, #1
 80091c2:	60fb      	str	r3, [r7, #12]
 80091c4:	e001      	b.n	80091ca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80091c6:	2300      	movs	r3, #0
 80091c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091ca:	f001 fe2f 	bl	800ae2c <vPortExitCritical>

	return xReturn;
 80091ce:	68fb      	ldr	r3, [r7, #12]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3710      	adds	r7, #16
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091e0:	f001 fdf2 	bl	800adc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ec:	429a      	cmp	r2, r3
 80091ee:	d102      	bne.n	80091f6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80091f0:	2301      	movs	r3, #1
 80091f2:	60fb      	str	r3, [r7, #12]
 80091f4:	e001      	b.n	80091fa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80091f6:	2300      	movs	r3, #0
 80091f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091fa:	f001 fe17 	bl	800ae2c <vPortExitCritical>

	return xReturn;
 80091fe:	68fb      	ldr	r3, [r7, #12]
}
 8009200:	4618      	mov	r0, r3
 8009202:	3710      	adds	r7, #16
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009208:	b480      	push	{r7}
 800920a:	b085      	sub	sp, #20
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009212:	2300      	movs	r3, #0
 8009214:	60fb      	str	r3, [r7, #12]
 8009216:	e014      	b.n	8009242 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009218:	4a0f      	ldr	r2, [pc, #60]	@ (8009258 <vQueueAddToRegistry+0x50>)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d10b      	bne.n	800923c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009224:	490c      	ldr	r1, [pc, #48]	@ (8009258 <vQueueAddToRegistry+0x50>)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	683a      	ldr	r2, [r7, #0]
 800922a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800922e:	4a0a      	ldr	r2, [pc, #40]	@ (8009258 <vQueueAddToRegistry+0x50>)
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	00db      	lsls	r3, r3, #3
 8009234:	4413      	add	r3, r2
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800923a:	e006      	b.n	800924a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	3301      	adds	r3, #1
 8009240:	60fb      	str	r3, [r7, #12]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2b07      	cmp	r3, #7
 8009246:	d9e7      	bls.n	8009218 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009248:	bf00      	nop
 800924a:	bf00      	nop
 800924c:	3714      	adds	r7, #20
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr
 8009256:	bf00      	nop
 8009258:	20000f0c 	.word	0x20000f0c

0800925c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800925c:	b580      	push	{r7, lr}
 800925e:	b086      	sub	sp, #24
 8009260:	af00      	add	r7, sp, #0
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800926c:	f001 fdac 	bl	800adc8 <vPortEnterCritical>
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009276:	b25b      	sxtb	r3, r3
 8009278:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800927c:	d103      	bne.n	8009286 <vQueueWaitForMessageRestricted+0x2a>
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	2200      	movs	r2, #0
 8009282:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800928c:	b25b      	sxtb	r3, r3
 800928e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009292:	d103      	bne.n	800929c <vQueueWaitForMessageRestricted+0x40>
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800929c:	f001 fdc6 	bl	800ae2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d106      	bne.n	80092b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	3324      	adds	r3, #36	@ 0x24
 80092ac:	687a      	ldr	r2, [r7, #4]
 80092ae:	68b9      	ldr	r1, [r7, #8]
 80092b0:	4618      	mov	r0, r3
 80092b2:	f000 fcab 	bl	8009c0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80092b6:	6978      	ldr	r0, [r7, #20]
 80092b8:	f7ff ff26 	bl	8009108 <prvUnlockQueue>
	}
 80092bc:	bf00      	nop
 80092be:	3718      	adds	r7, #24
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b08e      	sub	sp, #56	@ 0x38
 80092c8:	af04      	add	r7, sp, #16
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	607a      	str	r2, [r7, #4]
 80092d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80092d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d10b      	bne.n	80092f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80092d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092dc:	f383 8811 	msr	BASEPRI, r3
 80092e0:	f3bf 8f6f 	isb	sy
 80092e4:	f3bf 8f4f 	dsb	sy
 80092e8:	623b      	str	r3, [r7, #32]
}
 80092ea:	bf00      	nop
 80092ec:	bf00      	nop
 80092ee:	e7fd      	b.n	80092ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80092f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d10b      	bne.n	800930e <xTaskCreateStatic+0x4a>
	__asm volatile
 80092f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092fa:	f383 8811 	msr	BASEPRI, r3
 80092fe:	f3bf 8f6f 	isb	sy
 8009302:	f3bf 8f4f 	dsb	sy
 8009306:	61fb      	str	r3, [r7, #28]
}
 8009308:	bf00      	nop
 800930a:	bf00      	nop
 800930c:	e7fd      	b.n	800930a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800930e:	23a8      	movs	r3, #168	@ 0xa8
 8009310:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	2ba8      	cmp	r3, #168	@ 0xa8
 8009316:	d00b      	beq.n	8009330 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	61bb      	str	r3, [r7, #24]
}
 800932a:	bf00      	nop
 800932c:	bf00      	nop
 800932e:	e7fd      	b.n	800932c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009330:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009334:	2b00      	cmp	r3, #0
 8009336:	d01e      	beq.n	8009376 <xTaskCreateStatic+0xb2>
 8009338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800933a:	2b00      	cmp	r3, #0
 800933c:	d01b      	beq.n	8009376 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800933e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009340:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009344:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009346:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934a:	2202      	movs	r2, #2
 800934c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009350:	2300      	movs	r3, #0
 8009352:	9303      	str	r3, [sp, #12]
 8009354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009356:	9302      	str	r3, [sp, #8]
 8009358:	f107 0314 	add.w	r3, r7, #20
 800935c:	9301      	str	r3, [sp, #4]
 800935e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	68b9      	ldr	r1, [r7, #8]
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f000 f851 	bl	8009410 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800936e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009370:	f000 f8f6 	bl	8009560 <prvAddNewTaskToReadyList>
 8009374:	e001      	b.n	800937a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009376:	2300      	movs	r3, #0
 8009378:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800937a:	697b      	ldr	r3, [r7, #20]
	}
 800937c:	4618      	mov	r0, r3
 800937e:	3728      	adds	r7, #40	@ 0x28
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009384:	b580      	push	{r7, lr}
 8009386:	b08c      	sub	sp, #48	@ 0x30
 8009388:	af04      	add	r7, sp, #16
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	603b      	str	r3, [r7, #0]
 8009390:	4613      	mov	r3, r2
 8009392:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009394:	88fb      	ldrh	r3, [r7, #6]
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	4618      	mov	r0, r3
 800939a:	f001 fe37 	bl	800b00c <pvPortMalloc>
 800939e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d00e      	beq.n	80093c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80093a6:	20a8      	movs	r0, #168	@ 0xa8
 80093a8:	f001 fe30 	bl	800b00c <pvPortMalloc>
 80093ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d003      	beq.n	80093bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80093b4:	69fb      	ldr	r3, [r7, #28]
 80093b6:	697a      	ldr	r2, [r7, #20]
 80093b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80093ba:	e005      	b.n	80093c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80093bc:	6978      	ldr	r0, [r7, #20]
 80093be:	f001 fef3 	bl	800b1a8 <vPortFree>
 80093c2:	e001      	b.n	80093c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80093c4:	2300      	movs	r3, #0
 80093c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d017      	beq.n	80093fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	2200      	movs	r2, #0
 80093d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80093d6:	88fa      	ldrh	r2, [r7, #6]
 80093d8:	2300      	movs	r3, #0
 80093da:	9303      	str	r3, [sp, #12]
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	9302      	str	r3, [sp, #8]
 80093e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093e2:	9301      	str	r3, [sp, #4]
 80093e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093e6:	9300      	str	r3, [sp, #0]
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	68b9      	ldr	r1, [r7, #8]
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f000 f80f 	bl	8009410 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80093f2:	69f8      	ldr	r0, [r7, #28]
 80093f4:	f000 f8b4 	bl	8009560 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80093f8:	2301      	movs	r3, #1
 80093fa:	61bb      	str	r3, [r7, #24]
 80093fc:	e002      	b.n	8009404 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80093fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009402:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009404:	69bb      	ldr	r3, [r7, #24]
	}
 8009406:	4618      	mov	r0, r3
 8009408:	3720      	adds	r7, #32
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
	...

08009410 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b088      	sub	sp, #32
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	607a      	str	r2, [r7, #4]
 800941c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800941e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009420:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	461a      	mov	r2, r3
 8009428:	21a5      	movs	r1, #165	@ 0xa5
 800942a:	f002 f89b 	bl	800b564 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800942e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009438:	3b01      	subs	r3, #1
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	4413      	add	r3, r2
 800943e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009440:	69bb      	ldr	r3, [r7, #24]
 8009442:	f023 0307 	bic.w	r3, r3, #7
 8009446:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	f003 0307 	and.w	r3, r3, #7
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00b      	beq.n	800946a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009456:	f383 8811 	msr	BASEPRI, r3
 800945a:	f3bf 8f6f 	isb	sy
 800945e:	f3bf 8f4f 	dsb	sy
 8009462:	617b      	str	r3, [r7, #20]
}
 8009464:	bf00      	nop
 8009466:	bf00      	nop
 8009468:	e7fd      	b.n	8009466 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d01f      	beq.n	80094b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009470:	2300      	movs	r3, #0
 8009472:	61fb      	str	r3, [r7, #28]
 8009474:	e012      	b.n	800949c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	69fb      	ldr	r3, [r7, #28]
 800947a:	4413      	add	r3, r2
 800947c:	7819      	ldrb	r1, [r3, #0]
 800947e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009480:	69fb      	ldr	r3, [r7, #28]
 8009482:	4413      	add	r3, r2
 8009484:	3334      	adds	r3, #52	@ 0x34
 8009486:	460a      	mov	r2, r1
 8009488:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	4413      	add	r3, r2
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d006      	beq.n	80094a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	3301      	adds	r3, #1
 800949a:	61fb      	str	r3, [r7, #28]
 800949c:	69fb      	ldr	r3, [r7, #28]
 800949e:	2b0f      	cmp	r3, #15
 80094a0:	d9e9      	bls.n	8009476 <prvInitialiseNewTask+0x66>
 80094a2:	e000      	b.n	80094a6 <prvInitialiseNewTask+0x96>
			{
				break;
 80094a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80094a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80094ae:	e003      	b.n	80094b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80094b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80094b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ba:	2b37      	cmp	r3, #55	@ 0x37
 80094bc:	d901      	bls.n	80094c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80094be:	2337      	movs	r3, #55	@ 0x37
 80094c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80094c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80094c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80094ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d0:	2200      	movs	r2, #0
 80094d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80094d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d6:	3304      	adds	r3, #4
 80094d8:	4618      	mov	r0, r3
 80094da:	f7fe ffce 	bl	800847a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80094de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094e0:	3318      	adds	r3, #24
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fe ffc9 	bl	800847a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80094e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80094f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80094fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009500:	2200      	movs	r2, #0
 8009502:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009508:	2200      	movs	r2, #0
 800950a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800950e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009510:	3354      	adds	r3, #84	@ 0x54
 8009512:	224c      	movs	r2, #76	@ 0x4c
 8009514:	2100      	movs	r1, #0
 8009516:	4618      	mov	r0, r3
 8009518:	f002 f824 	bl	800b564 <memset>
 800951c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951e:	4a0d      	ldr	r2, [pc, #52]	@ (8009554 <prvInitialiseNewTask+0x144>)
 8009520:	659a      	str	r2, [r3, #88]	@ 0x58
 8009522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009524:	4a0c      	ldr	r2, [pc, #48]	@ (8009558 <prvInitialiseNewTask+0x148>)
 8009526:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952a:	4a0c      	ldr	r2, [pc, #48]	@ (800955c <prvInitialiseNewTask+0x14c>)
 800952c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800952e:	683a      	ldr	r2, [r7, #0]
 8009530:	68f9      	ldr	r1, [r7, #12]
 8009532:	69b8      	ldr	r0, [r7, #24]
 8009534:	f001 fb14 	bl	800ab60 <pxPortInitialiseStack>
 8009538:	4602      	mov	r2, r0
 800953a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800953c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800953e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009540:	2b00      	cmp	r3, #0
 8009542:	d002      	beq.n	800954a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009548:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800954a:	bf00      	nop
 800954c:	3720      	adds	r7, #32
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
 8009552:	bf00      	nop
 8009554:	20002d18 	.word	0x20002d18
 8009558:	20002d80 	.word	0x20002d80
 800955c:	20002de8 	.word	0x20002de8

08009560 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009568:	f001 fc2e 	bl	800adc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800956c:	4b2d      	ldr	r3, [pc, #180]	@ (8009624 <prvAddNewTaskToReadyList+0xc4>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	3301      	adds	r3, #1
 8009572:	4a2c      	ldr	r2, [pc, #176]	@ (8009624 <prvAddNewTaskToReadyList+0xc4>)
 8009574:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009576:	4b2c      	ldr	r3, [pc, #176]	@ (8009628 <prvAddNewTaskToReadyList+0xc8>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d109      	bne.n	8009592 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800957e:	4a2a      	ldr	r2, [pc, #168]	@ (8009628 <prvAddNewTaskToReadyList+0xc8>)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009584:	4b27      	ldr	r3, [pc, #156]	@ (8009624 <prvAddNewTaskToReadyList+0xc4>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	2b01      	cmp	r3, #1
 800958a:	d110      	bne.n	80095ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800958c:	f000 fcd0 	bl	8009f30 <prvInitialiseTaskLists>
 8009590:	e00d      	b.n	80095ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009592:	4b26      	ldr	r3, [pc, #152]	@ (800962c <prvAddNewTaskToReadyList+0xcc>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d109      	bne.n	80095ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800959a:	4b23      	ldr	r3, [pc, #140]	@ (8009628 <prvAddNewTaskToReadyList+0xc8>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d802      	bhi.n	80095ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80095a8:	4a1f      	ldr	r2, [pc, #124]	@ (8009628 <prvAddNewTaskToReadyList+0xc8>)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80095ae:	4b20      	ldr	r3, [pc, #128]	@ (8009630 <prvAddNewTaskToReadyList+0xd0>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	3301      	adds	r3, #1
 80095b4:	4a1e      	ldr	r2, [pc, #120]	@ (8009630 <prvAddNewTaskToReadyList+0xd0>)
 80095b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80095b8:	4b1d      	ldr	r3, [pc, #116]	@ (8009630 <prvAddNewTaskToReadyList+0xd0>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c4:	4b1b      	ldr	r3, [pc, #108]	@ (8009634 <prvAddNewTaskToReadyList+0xd4>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d903      	bls.n	80095d4 <prvAddNewTaskToReadyList+0x74>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d0:	4a18      	ldr	r2, [pc, #96]	@ (8009634 <prvAddNewTaskToReadyList+0xd4>)
 80095d2:	6013      	str	r3, [r2, #0]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d8:	4613      	mov	r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	4413      	add	r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	4a15      	ldr	r2, [pc, #84]	@ (8009638 <prvAddNewTaskToReadyList+0xd8>)
 80095e2:	441a      	add	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	3304      	adds	r3, #4
 80095e8:	4619      	mov	r1, r3
 80095ea:	4610      	mov	r0, r2
 80095ec:	f7fe ff52 	bl	8008494 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80095f0:	f001 fc1c 	bl	800ae2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80095f4:	4b0d      	ldr	r3, [pc, #52]	@ (800962c <prvAddNewTaskToReadyList+0xcc>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d00e      	beq.n	800961a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80095fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009628 <prvAddNewTaskToReadyList+0xc8>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009606:	429a      	cmp	r2, r3
 8009608:	d207      	bcs.n	800961a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800960a:	4b0c      	ldr	r3, [pc, #48]	@ (800963c <prvAddNewTaskToReadyList+0xdc>)
 800960c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009610:	601a      	str	r2, [r3, #0]
 8009612:	f3bf 8f4f 	dsb	sy
 8009616:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800961a:	bf00      	nop
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20001420 	.word	0x20001420
 8009628:	20000f4c 	.word	0x20000f4c
 800962c:	2000142c 	.word	0x2000142c
 8009630:	2000143c 	.word	0x2000143c
 8009634:	20001428 	.word	0x20001428
 8009638:	20000f50 	.word	0x20000f50
 800963c:	e000ed04 	.word	0xe000ed04

08009640 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009648:	2300      	movs	r3, #0
 800964a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d018      	beq.n	8009684 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009652:	4b14      	ldr	r3, [pc, #80]	@ (80096a4 <vTaskDelay+0x64>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d00b      	beq.n	8009672 <vTaskDelay+0x32>
	__asm volatile
 800965a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800965e:	f383 8811 	msr	BASEPRI, r3
 8009662:	f3bf 8f6f 	isb	sy
 8009666:	f3bf 8f4f 	dsb	sy
 800966a:	60bb      	str	r3, [r7, #8]
}
 800966c:	bf00      	nop
 800966e:	bf00      	nop
 8009670:	e7fd      	b.n	800966e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009672:	f000 f88b 	bl	800978c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009676:	2100      	movs	r1, #0
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 fec3 	bl	800a404 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800967e:	f000 f893 	bl	80097a8 <xTaskResumeAll>
 8009682:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d107      	bne.n	800969a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800968a:	4b07      	ldr	r3, [pc, #28]	@ (80096a8 <vTaskDelay+0x68>)
 800968c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009690:	601a      	str	r2, [r3, #0]
 8009692:	f3bf 8f4f 	dsb	sy
 8009696:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800969a:	bf00      	nop
 800969c:	3710      	adds	r7, #16
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	20001448 	.word	0x20001448
 80096a8:	e000ed04 	.word	0xe000ed04

080096ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b08a      	sub	sp, #40	@ 0x28
 80096b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80096b2:	2300      	movs	r3, #0
 80096b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80096b6:	2300      	movs	r3, #0
 80096b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80096ba:	463a      	mov	r2, r7
 80096bc:	1d39      	adds	r1, r7, #4
 80096be:	f107 0308 	add.w	r3, r7, #8
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fe fcb2 	bl	800802c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	68ba      	ldr	r2, [r7, #8]
 80096ce:	9202      	str	r2, [sp, #8]
 80096d0:	9301      	str	r3, [sp, #4]
 80096d2:	2300      	movs	r3, #0
 80096d4:	9300      	str	r3, [sp, #0]
 80096d6:	2300      	movs	r3, #0
 80096d8:	460a      	mov	r2, r1
 80096da:	4924      	ldr	r1, [pc, #144]	@ (800976c <vTaskStartScheduler+0xc0>)
 80096dc:	4824      	ldr	r0, [pc, #144]	@ (8009770 <vTaskStartScheduler+0xc4>)
 80096de:	f7ff fdf1 	bl	80092c4 <xTaskCreateStatic>
 80096e2:	4603      	mov	r3, r0
 80096e4:	4a23      	ldr	r2, [pc, #140]	@ (8009774 <vTaskStartScheduler+0xc8>)
 80096e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80096e8:	4b22      	ldr	r3, [pc, #136]	@ (8009774 <vTaskStartScheduler+0xc8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80096f0:	2301      	movs	r3, #1
 80096f2:	617b      	str	r3, [r7, #20]
 80096f4:	e001      	b.n	80096fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80096f6:	2300      	movs	r3, #0
 80096f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d102      	bne.n	8009706 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009700:	f000 fed4 	bl	800a4ac <xTimerCreateTimerTask>
 8009704:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	2b01      	cmp	r3, #1
 800970a:	d11b      	bne.n	8009744 <vTaskStartScheduler+0x98>
	__asm volatile
 800970c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009710:	f383 8811 	msr	BASEPRI, r3
 8009714:	f3bf 8f6f 	isb	sy
 8009718:	f3bf 8f4f 	dsb	sy
 800971c:	613b      	str	r3, [r7, #16]
}
 800971e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009720:	4b15      	ldr	r3, [pc, #84]	@ (8009778 <vTaskStartScheduler+0xcc>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	3354      	adds	r3, #84	@ 0x54
 8009726:	4a15      	ldr	r2, [pc, #84]	@ (800977c <vTaskStartScheduler+0xd0>)
 8009728:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800972a:	4b15      	ldr	r3, [pc, #84]	@ (8009780 <vTaskStartScheduler+0xd4>)
 800972c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009730:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009732:	4b14      	ldr	r3, [pc, #80]	@ (8009784 <vTaskStartScheduler+0xd8>)
 8009734:	2201      	movs	r2, #1
 8009736:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009738:	4b13      	ldr	r3, [pc, #76]	@ (8009788 <vTaskStartScheduler+0xdc>)
 800973a:	2200      	movs	r2, #0
 800973c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800973e:	f001 fa9f 	bl	800ac80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009742:	e00f      	b.n	8009764 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800974a:	d10b      	bne.n	8009764 <vTaskStartScheduler+0xb8>
	__asm volatile
 800974c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009750:	f383 8811 	msr	BASEPRI, r3
 8009754:	f3bf 8f6f 	isb	sy
 8009758:	f3bf 8f4f 	dsb	sy
 800975c:	60fb      	str	r3, [r7, #12]
}
 800975e:	bf00      	nop
 8009760:	bf00      	nop
 8009762:	e7fd      	b.n	8009760 <vTaskStartScheduler+0xb4>
}
 8009764:	bf00      	nop
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}
 800976c:	0800b7fc 	.word	0x0800b7fc
 8009770:	08009f01 	.word	0x08009f01
 8009774:	20001444 	.word	0x20001444
 8009778:	20000f4c 	.word	0x20000f4c
 800977c:	20000010 	.word	0x20000010
 8009780:	20001440 	.word	0x20001440
 8009784:	2000142c 	.word	0x2000142c
 8009788:	20001424 	.word	0x20001424

0800978c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800978c:	b480      	push	{r7}
 800978e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009790:	4b04      	ldr	r3, [pc, #16]	@ (80097a4 <vTaskSuspendAll+0x18>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	3301      	adds	r3, #1
 8009796:	4a03      	ldr	r2, [pc, #12]	@ (80097a4 <vTaskSuspendAll+0x18>)
 8009798:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800979a:	bf00      	nop
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr
 80097a4:	20001448 	.word	0x20001448

080097a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80097ae:	2300      	movs	r3, #0
 80097b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80097b2:	2300      	movs	r3, #0
 80097b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80097b6:	4b42      	ldr	r3, [pc, #264]	@ (80098c0 <xTaskResumeAll+0x118>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d10b      	bne.n	80097d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80097be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	603b      	str	r3, [r7, #0]
}
 80097d0:	bf00      	nop
 80097d2:	bf00      	nop
 80097d4:	e7fd      	b.n	80097d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80097d6:	f001 faf7 	bl	800adc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80097da:	4b39      	ldr	r3, [pc, #228]	@ (80098c0 <xTaskResumeAll+0x118>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	3b01      	subs	r3, #1
 80097e0:	4a37      	ldr	r2, [pc, #220]	@ (80098c0 <xTaskResumeAll+0x118>)
 80097e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097e4:	4b36      	ldr	r3, [pc, #216]	@ (80098c0 <xTaskResumeAll+0x118>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d162      	bne.n	80098b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80097ec:	4b35      	ldr	r3, [pc, #212]	@ (80098c4 <xTaskResumeAll+0x11c>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d05e      	beq.n	80098b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80097f4:	e02f      	b.n	8009856 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097f6:	4b34      	ldr	r3, [pc, #208]	@ (80098c8 <xTaskResumeAll+0x120>)
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	3318      	adds	r3, #24
 8009802:	4618      	mov	r0, r3
 8009804:	f7fe fea3 	bl	800854e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	3304      	adds	r3, #4
 800980c:	4618      	mov	r0, r3
 800980e:	f7fe fe9e 	bl	800854e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009816:	4b2d      	ldr	r3, [pc, #180]	@ (80098cc <xTaskResumeAll+0x124>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	429a      	cmp	r2, r3
 800981c:	d903      	bls.n	8009826 <xTaskResumeAll+0x7e>
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009822:	4a2a      	ldr	r2, [pc, #168]	@ (80098cc <xTaskResumeAll+0x124>)
 8009824:	6013      	str	r3, [r2, #0]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800982a:	4613      	mov	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	4413      	add	r3, r2
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	4a27      	ldr	r2, [pc, #156]	@ (80098d0 <xTaskResumeAll+0x128>)
 8009834:	441a      	add	r2, r3
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	3304      	adds	r3, #4
 800983a:	4619      	mov	r1, r3
 800983c:	4610      	mov	r0, r2
 800983e:	f7fe fe29 	bl	8008494 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009846:	4b23      	ldr	r3, [pc, #140]	@ (80098d4 <xTaskResumeAll+0x12c>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984c:	429a      	cmp	r2, r3
 800984e:	d302      	bcc.n	8009856 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009850:	4b21      	ldr	r3, [pc, #132]	@ (80098d8 <xTaskResumeAll+0x130>)
 8009852:	2201      	movs	r2, #1
 8009854:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009856:	4b1c      	ldr	r3, [pc, #112]	@ (80098c8 <xTaskResumeAll+0x120>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1cb      	bne.n	80097f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d001      	beq.n	8009868 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009864:	f000 fc08 	bl	800a078 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009868:	4b1c      	ldr	r3, [pc, #112]	@ (80098dc <xTaskResumeAll+0x134>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d010      	beq.n	8009896 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009874:	f000 f846 	bl	8009904 <xTaskIncrementTick>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d002      	beq.n	8009884 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800987e:	4b16      	ldr	r3, [pc, #88]	@ (80098d8 <xTaskResumeAll+0x130>)
 8009880:	2201      	movs	r2, #1
 8009882:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	3b01      	subs	r3, #1
 8009888:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d1f1      	bne.n	8009874 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009890:	4b12      	ldr	r3, [pc, #72]	@ (80098dc <xTaskResumeAll+0x134>)
 8009892:	2200      	movs	r2, #0
 8009894:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009896:	4b10      	ldr	r3, [pc, #64]	@ (80098d8 <xTaskResumeAll+0x130>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d009      	beq.n	80098b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800989e:	2301      	movs	r3, #1
 80098a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80098a2:	4b0f      	ldr	r3, [pc, #60]	@ (80098e0 <xTaskResumeAll+0x138>)
 80098a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a8:	601a      	str	r2, [r3, #0]
 80098aa:	f3bf 8f4f 	dsb	sy
 80098ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098b2:	f001 fabb 	bl	800ae2c <vPortExitCritical>

	return xAlreadyYielded;
 80098b6:	68bb      	ldr	r3, [r7, #8]
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3710      	adds	r7, #16
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}
 80098c0:	20001448 	.word	0x20001448
 80098c4:	20001420 	.word	0x20001420
 80098c8:	200013e0 	.word	0x200013e0
 80098cc:	20001428 	.word	0x20001428
 80098d0:	20000f50 	.word	0x20000f50
 80098d4:	20000f4c 	.word	0x20000f4c
 80098d8:	20001434 	.word	0x20001434
 80098dc:	20001430 	.word	0x20001430
 80098e0:	e000ed04 	.word	0xe000ed04

080098e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80098ea:	4b05      	ldr	r3, [pc, #20]	@ (8009900 <xTaskGetTickCount+0x1c>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80098f0:	687b      	ldr	r3, [r7, #4]
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	20001424 	.word	0x20001424

08009904 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b086      	sub	sp, #24
 8009908:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800990a:	2300      	movs	r3, #0
 800990c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800990e:	4b4f      	ldr	r3, [pc, #316]	@ (8009a4c <xTaskIncrementTick+0x148>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	f040 8090 	bne.w	8009a38 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009918:	4b4d      	ldr	r3, [pc, #308]	@ (8009a50 <xTaskIncrementTick+0x14c>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	3301      	adds	r3, #1
 800991e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009920:	4a4b      	ldr	r2, [pc, #300]	@ (8009a50 <xTaskIncrementTick+0x14c>)
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d121      	bne.n	8009970 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800992c:	4b49      	ldr	r3, [pc, #292]	@ (8009a54 <xTaskIncrementTick+0x150>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d00b      	beq.n	800994e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993a:	f383 8811 	msr	BASEPRI, r3
 800993e:	f3bf 8f6f 	isb	sy
 8009942:	f3bf 8f4f 	dsb	sy
 8009946:	603b      	str	r3, [r7, #0]
}
 8009948:	bf00      	nop
 800994a:	bf00      	nop
 800994c:	e7fd      	b.n	800994a <xTaskIncrementTick+0x46>
 800994e:	4b41      	ldr	r3, [pc, #260]	@ (8009a54 <xTaskIncrementTick+0x150>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	60fb      	str	r3, [r7, #12]
 8009954:	4b40      	ldr	r3, [pc, #256]	@ (8009a58 <xTaskIncrementTick+0x154>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a3e      	ldr	r2, [pc, #248]	@ (8009a54 <xTaskIncrementTick+0x150>)
 800995a:	6013      	str	r3, [r2, #0]
 800995c:	4a3e      	ldr	r2, [pc, #248]	@ (8009a58 <xTaskIncrementTick+0x154>)
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6013      	str	r3, [r2, #0]
 8009962:	4b3e      	ldr	r3, [pc, #248]	@ (8009a5c <xTaskIncrementTick+0x158>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3301      	adds	r3, #1
 8009968:	4a3c      	ldr	r2, [pc, #240]	@ (8009a5c <xTaskIncrementTick+0x158>)
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	f000 fb84 	bl	800a078 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009970:	4b3b      	ldr	r3, [pc, #236]	@ (8009a60 <xTaskIncrementTick+0x15c>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	429a      	cmp	r2, r3
 8009978:	d349      	bcc.n	8009a0e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800997a:	4b36      	ldr	r3, [pc, #216]	@ (8009a54 <xTaskIncrementTick+0x150>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d104      	bne.n	800998e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009984:	4b36      	ldr	r3, [pc, #216]	@ (8009a60 <xTaskIncrementTick+0x15c>)
 8009986:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800998a:	601a      	str	r2, [r3, #0]
					break;
 800998c:	e03f      	b.n	8009a0e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800998e:	4b31      	ldr	r3, [pc, #196]	@ (8009a54 <xTaskIncrementTick+0x150>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	68db      	ldr	r3, [r3, #12]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800999e:	693a      	ldr	r2, [r7, #16]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d203      	bcs.n	80099ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80099a6:	4a2e      	ldr	r2, [pc, #184]	@ (8009a60 <xTaskIncrementTick+0x15c>)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80099ac:	e02f      	b.n	8009a0e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	3304      	adds	r3, #4
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7fe fdcb 	bl	800854e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d004      	beq.n	80099ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	3318      	adds	r3, #24
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7fe fdc2 	bl	800854e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ce:	4b25      	ldr	r3, [pc, #148]	@ (8009a64 <xTaskIncrementTick+0x160>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d903      	bls.n	80099de <xTaskIncrementTick+0xda>
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099da:	4a22      	ldr	r2, [pc, #136]	@ (8009a64 <xTaskIncrementTick+0x160>)
 80099dc:	6013      	str	r3, [r2, #0]
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099e2:	4613      	mov	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	4413      	add	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009a68 <xTaskIncrementTick+0x164>)
 80099ec:	441a      	add	r2, r3
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	3304      	adds	r3, #4
 80099f2:	4619      	mov	r1, r3
 80099f4:	4610      	mov	r0, r2
 80099f6:	f7fe fd4d 	bl	8008494 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099fe:	4b1b      	ldr	r3, [pc, #108]	@ (8009a6c <xTaskIncrementTick+0x168>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a04:	429a      	cmp	r2, r3
 8009a06:	d3b8      	bcc.n	800997a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a0c:	e7b5      	b.n	800997a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009a0e:	4b17      	ldr	r3, [pc, #92]	@ (8009a6c <xTaskIncrementTick+0x168>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a14:	4914      	ldr	r1, [pc, #80]	@ (8009a68 <xTaskIncrementTick+0x164>)
 8009a16:	4613      	mov	r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	4413      	add	r3, r2
 8009a1c:	009b      	lsls	r3, r3, #2
 8009a1e:	440b      	add	r3, r1
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d901      	bls.n	8009a2a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009a26:	2301      	movs	r3, #1
 8009a28:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009a2a:	4b11      	ldr	r3, [pc, #68]	@ (8009a70 <xTaskIncrementTick+0x16c>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d007      	beq.n	8009a42 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009a32:	2301      	movs	r3, #1
 8009a34:	617b      	str	r3, [r7, #20]
 8009a36:	e004      	b.n	8009a42 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009a38:	4b0e      	ldr	r3, [pc, #56]	@ (8009a74 <xTaskIncrementTick+0x170>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	3301      	adds	r3, #1
 8009a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8009a74 <xTaskIncrementTick+0x170>)
 8009a40:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009a42:	697b      	ldr	r3, [r7, #20]
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3718      	adds	r7, #24
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}
 8009a4c:	20001448 	.word	0x20001448
 8009a50:	20001424 	.word	0x20001424
 8009a54:	200013d8 	.word	0x200013d8
 8009a58:	200013dc 	.word	0x200013dc
 8009a5c:	20001438 	.word	0x20001438
 8009a60:	20001440 	.word	0x20001440
 8009a64:	20001428 	.word	0x20001428
 8009a68:	20000f50 	.word	0x20000f50
 8009a6c:	20000f4c 	.word	0x20000f4c
 8009a70:	20001434 	.word	0x20001434
 8009a74:	20001430 	.word	0x20001430

08009a78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8009b2c <vTaskSwitchContext+0xb4>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d003      	beq.n	8009a8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009a86:	4b2a      	ldr	r3, [pc, #168]	@ (8009b30 <vTaskSwitchContext+0xb8>)
 8009a88:	2201      	movs	r2, #1
 8009a8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009a8c:	e047      	b.n	8009b1e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009a8e:	4b28      	ldr	r3, [pc, #160]	@ (8009b30 <vTaskSwitchContext+0xb8>)
 8009a90:	2200      	movs	r2, #0
 8009a92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a94:	4b27      	ldr	r3, [pc, #156]	@ (8009b34 <vTaskSwitchContext+0xbc>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	60fb      	str	r3, [r7, #12]
 8009a9a:	e011      	b.n	8009ac0 <vTaskSwitchContext+0x48>
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d10b      	bne.n	8009aba <vTaskSwitchContext+0x42>
	__asm volatile
 8009aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa6:	f383 8811 	msr	BASEPRI, r3
 8009aaa:	f3bf 8f6f 	isb	sy
 8009aae:	f3bf 8f4f 	dsb	sy
 8009ab2:	607b      	str	r3, [r7, #4]
}
 8009ab4:	bf00      	nop
 8009ab6:	bf00      	nop
 8009ab8:	e7fd      	b.n	8009ab6 <vTaskSwitchContext+0x3e>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3b01      	subs	r3, #1
 8009abe:	60fb      	str	r3, [r7, #12]
 8009ac0:	491d      	ldr	r1, [pc, #116]	@ (8009b38 <vTaskSwitchContext+0xc0>)
 8009ac2:	68fa      	ldr	r2, [r7, #12]
 8009ac4:	4613      	mov	r3, r2
 8009ac6:	009b      	lsls	r3, r3, #2
 8009ac8:	4413      	add	r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	440b      	add	r3, r1
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d0e3      	beq.n	8009a9c <vTaskSwitchContext+0x24>
 8009ad4:	68fa      	ldr	r2, [r7, #12]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	4413      	add	r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	4a16      	ldr	r2, [pc, #88]	@ (8009b38 <vTaskSwitchContext+0xc0>)
 8009ae0:	4413      	add	r3, r2
 8009ae2:	60bb      	str	r3, [r7, #8]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	685a      	ldr	r2, [r3, #4]
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	605a      	str	r2, [r3, #4]
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	685a      	ldr	r2, [r3, #4]
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	3308      	adds	r3, #8
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d104      	bne.n	8009b04 <vTaskSwitchContext+0x8c>
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	685a      	ldr	r2, [r3, #4]
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	605a      	str	r2, [r3, #4]
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8009b3c <vTaskSwitchContext+0xc4>)
 8009b0c:	6013      	str	r3, [r2, #0]
 8009b0e:	4a09      	ldr	r2, [pc, #36]	@ (8009b34 <vTaskSwitchContext+0xbc>)
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009b14:	4b09      	ldr	r3, [pc, #36]	@ (8009b3c <vTaskSwitchContext+0xc4>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	3354      	adds	r3, #84	@ 0x54
 8009b1a:	4a09      	ldr	r2, [pc, #36]	@ (8009b40 <vTaskSwitchContext+0xc8>)
 8009b1c:	6013      	str	r3, [r2, #0]
}
 8009b1e:	bf00      	nop
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	20001448 	.word	0x20001448
 8009b30:	20001434 	.word	0x20001434
 8009b34:	20001428 	.word	0x20001428
 8009b38:	20000f50 	.word	0x20000f50
 8009b3c:	20000f4c 	.word	0x20000f4c
 8009b40:	20000010 	.word	0x20000010

08009b44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d10b      	bne.n	8009b6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b58:	f383 8811 	msr	BASEPRI, r3
 8009b5c:	f3bf 8f6f 	isb	sy
 8009b60:	f3bf 8f4f 	dsb	sy
 8009b64:	60fb      	str	r3, [r7, #12]
}
 8009b66:	bf00      	nop
 8009b68:	bf00      	nop
 8009b6a:	e7fd      	b.n	8009b68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009b6c:	4b07      	ldr	r3, [pc, #28]	@ (8009b8c <vTaskPlaceOnEventList+0x48>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	3318      	adds	r3, #24
 8009b72:	4619      	mov	r1, r3
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f7fe fcb1 	bl	80084dc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009b7a:	2101      	movs	r1, #1
 8009b7c:	6838      	ldr	r0, [r7, #0]
 8009b7e:	f000 fc41 	bl	800a404 <prvAddCurrentTaskToDelayedList>
}
 8009b82:	bf00      	nop
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}
 8009b8a:	bf00      	nop
 8009b8c:	20000f4c 	.word	0x20000f4c

08009b90 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b086      	sub	sp, #24
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	60f8      	str	r0, [r7, #12]
 8009b98:	60b9      	str	r1, [r7, #8]
 8009b9a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d10b      	bne.n	8009bba <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8009ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba6:	f383 8811 	msr	BASEPRI, r3
 8009baa:	f3bf 8f6f 	isb	sy
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	617b      	str	r3, [r7, #20]
}
 8009bb4:	bf00      	nop
 8009bb6:	bf00      	nop
 8009bb8:	e7fd      	b.n	8009bb6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009bba:	4b12      	ldr	r3, [pc, #72]	@ (8009c04 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10b      	bne.n	8009bda <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8009bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	613b      	str	r3, [r7, #16]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009bda:	4b0b      	ldr	r3, [pc, #44]	@ (8009c08 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	68ba      	ldr	r2, [r7, #8]
 8009be0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009be4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009be6:	4b08      	ldr	r3, [pc, #32]	@ (8009c08 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	3318      	adds	r3, #24
 8009bec:	4619      	mov	r1, r3
 8009bee:	68f8      	ldr	r0, [r7, #12]
 8009bf0:	f7fe fc50 	bl	8008494 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009bf4:	2101      	movs	r1, #1
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 fc04 	bl	800a404 <prvAddCurrentTaskToDelayedList>
}
 8009bfc:	bf00      	nop
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	20001448 	.word	0x20001448
 8009c08:	20000f4c 	.word	0x20000f4c

08009c0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b086      	sub	sp, #24
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d10b      	bne.n	8009c36 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c22:	f383 8811 	msr	BASEPRI, r3
 8009c26:	f3bf 8f6f 	isb	sy
 8009c2a:	f3bf 8f4f 	dsb	sy
 8009c2e:	617b      	str	r3, [r7, #20]
}
 8009c30:	bf00      	nop
 8009c32:	bf00      	nop
 8009c34:	e7fd      	b.n	8009c32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c36:	4b0a      	ldr	r3, [pc, #40]	@ (8009c60 <vTaskPlaceOnEventListRestricted+0x54>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	3318      	adds	r3, #24
 8009c3c:	4619      	mov	r1, r3
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f7fe fc28 	bl	8008494 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d002      	beq.n	8009c50 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009c4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009c50:	6879      	ldr	r1, [r7, #4]
 8009c52:	68b8      	ldr	r0, [r7, #8]
 8009c54:	f000 fbd6 	bl	800a404 <prvAddCurrentTaskToDelayedList>
	}
 8009c58:	bf00      	nop
 8009c5a:	3718      	adds	r7, #24
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}
 8009c60:	20000f4c 	.word	0x20000f4c

08009c64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b086      	sub	sp, #24
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	68db      	ldr	r3, [r3, #12]
 8009c72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10b      	bne.n	8009c92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7e:	f383 8811 	msr	BASEPRI, r3
 8009c82:	f3bf 8f6f 	isb	sy
 8009c86:	f3bf 8f4f 	dsb	sy
 8009c8a:	60fb      	str	r3, [r7, #12]
}
 8009c8c:	bf00      	nop
 8009c8e:	bf00      	nop
 8009c90:	e7fd      	b.n	8009c8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	3318      	adds	r3, #24
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7fe fc59 	bl	800854e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8009d14 <xTaskRemoveFromEventList+0xb0>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d11d      	bne.n	8009ce0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7fe fc50 	bl	800854e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009cae:	693b      	ldr	r3, [r7, #16]
 8009cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb2:	4b19      	ldr	r3, [pc, #100]	@ (8009d18 <xTaskRemoveFromEventList+0xb4>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d903      	bls.n	8009cc2 <xTaskRemoveFromEventList+0x5e>
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cbe:	4a16      	ldr	r2, [pc, #88]	@ (8009d18 <xTaskRemoveFromEventList+0xb4>)
 8009cc0:	6013      	str	r3, [r2, #0]
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	4413      	add	r3, r2
 8009ccc:	009b      	lsls	r3, r3, #2
 8009cce:	4a13      	ldr	r2, [pc, #76]	@ (8009d1c <xTaskRemoveFromEventList+0xb8>)
 8009cd0:	441a      	add	r2, r3
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	4610      	mov	r0, r2
 8009cda:	f7fe fbdb 	bl	8008494 <vListInsertEnd>
 8009cde:	e005      	b.n	8009cec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	3318      	adds	r3, #24
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	480e      	ldr	r0, [pc, #56]	@ (8009d20 <xTaskRemoveFromEventList+0xbc>)
 8009ce8:	f7fe fbd4 	bl	8008494 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8009d24 <xTaskRemoveFromEventList+0xc0>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d905      	bls.n	8009d06 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8009d28 <xTaskRemoveFromEventList+0xc4>)
 8009d00:	2201      	movs	r2, #1
 8009d02:	601a      	str	r2, [r3, #0]
 8009d04:	e001      	b.n	8009d0a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009d06:	2300      	movs	r3, #0
 8009d08:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d0a:	697b      	ldr	r3, [r7, #20]
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3718      	adds	r7, #24
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	20001448 	.word	0x20001448
 8009d18:	20001428 	.word	0x20001428
 8009d1c:	20000f50 	.word	0x20000f50
 8009d20:	200013e0 	.word	0x200013e0
 8009d24:	20000f4c 	.word	0x20000f4c
 8009d28:	20001434 	.word	0x20001434

08009d2c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b086      	sub	sp, #24
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009d36:	4b2a      	ldr	r3, [pc, #168]	@ (8009de0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d10b      	bne.n	8009d56 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	613b      	str	r3, [r7, #16]
}
 8009d50:	bf00      	nop
 8009d52:	bf00      	nop
 8009d54:	e7fd      	b.n	8009d52 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	68db      	ldr	r3, [r3, #12]
 8009d64:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d10b      	bne.n	8009d84 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8009d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d70:	f383 8811 	msr	BASEPRI, r3
 8009d74:	f3bf 8f6f 	isb	sy
 8009d78:	f3bf 8f4f 	dsb	sy
 8009d7c:	60fb      	str	r3, [r7, #12]
}
 8009d7e:	bf00      	nop
 8009d80:	bf00      	nop
 8009d82:	e7fd      	b.n	8009d80 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f7fe fbe2 	bl	800854e <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	3304      	adds	r3, #4
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f7fe fbdd 	bl	800854e <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d98:	4b12      	ldr	r3, [pc, #72]	@ (8009de4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d903      	bls.n	8009da8 <vTaskRemoveFromUnorderedEventList+0x7c>
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da4:	4a0f      	ldr	r2, [pc, #60]	@ (8009de4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009da6:	6013      	str	r3, [r2, #0]
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dac:	4613      	mov	r3, r2
 8009dae:	009b      	lsls	r3, r3, #2
 8009db0:	4413      	add	r3, r2
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4a0c      	ldr	r2, [pc, #48]	@ (8009de8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009db6:	441a      	add	r2, r3
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	3304      	adds	r3, #4
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	4610      	mov	r0, r2
 8009dc0:	f7fe fb68 	bl	8008494 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dc8:	4b08      	ldr	r3, [pc, #32]	@ (8009dec <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d902      	bls.n	8009dd8 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009dd2:	4b07      	ldr	r3, [pc, #28]	@ (8009df0 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	601a      	str	r2, [r3, #0]
	}
}
 8009dd8:	bf00      	nop
 8009dda:	3718      	adds	r7, #24
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	20001448 	.word	0x20001448
 8009de4:	20001428 	.word	0x20001428
 8009de8:	20000f50 	.word	0x20000f50
 8009dec:	20000f4c 	.word	0x20000f4c
 8009df0:	20001434 	.word	0x20001434

08009df4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009dfc:	4b06      	ldr	r3, [pc, #24]	@ (8009e18 <vTaskInternalSetTimeOutState+0x24>)
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e04:	4b05      	ldr	r3, [pc, #20]	@ (8009e1c <vTaskInternalSetTimeOutState+0x28>)
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	605a      	str	r2, [r3, #4]
}
 8009e0c:	bf00      	nop
 8009e0e:	370c      	adds	r7, #12
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr
 8009e18:	20001438 	.word	0x20001438
 8009e1c:	20001424 	.word	0x20001424

08009e20 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b088      	sub	sp, #32
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d10b      	bne.n	8009e48 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e34:	f383 8811 	msr	BASEPRI, r3
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	613b      	str	r3, [r7, #16]
}
 8009e42:	bf00      	nop
 8009e44:	bf00      	nop
 8009e46:	e7fd      	b.n	8009e44 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d10b      	bne.n	8009e66 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e52:	f383 8811 	msr	BASEPRI, r3
 8009e56:	f3bf 8f6f 	isb	sy
 8009e5a:	f3bf 8f4f 	dsb	sy
 8009e5e:	60fb      	str	r3, [r7, #12]
}
 8009e60:	bf00      	nop
 8009e62:	bf00      	nop
 8009e64:	e7fd      	b.n	8009e62 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009e66:	f000 ffaf 	bl	800adc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8009ee0 <xTaskCheckForTimeOut+0xc0>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	69ba      	ldr	r2, [r7, #24]
 8009e76:	1ad3      	subs	r3, r2, r3
 8009e78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e82:	d102      	bne.n	8009e8a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e84:	2300      	movs	r3, #0
 8009e86:	61fb      	str	r3, [r7, #28]
 8009e88:	e023      	b.n	8009ed2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	4b15      	ldr	r3, [pc, #84]	@ (8009ee4 <xTaskCheckForTimeOut+0xc4>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d007      	beq.n	8009ea6 <xTaskCheckForTimeOut+0x86>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	69ba      	ldr	r2, [r7, #24]
 8009e9c:	429a      	cmp	r2, r3
 8009e9e:	d302      	bcc.n	8009ea6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	61fb      	str	r3, [r7, #28]
 8009ea4:	e015      	b.n	8009ed2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	697a      	ldr	r2, [r7, #20]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d20b      	bcs.n	8009ec8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	1ad2      	subs	r2, r2, r3
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f7ff ff99 	bl	8009df4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	61fb      	str	r3, [r7, #28]
 8009ec6:	e004      	b.n	8009ed2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009ed2:	f000 ffab 	bl	800ae2c <vPortExitCritical>

	return xReturn;
 8009ed6:	69fb      	ldr	r3, [r7, #28]
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3720      	adds	r7, #32
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	20001424 	.word	0x20001424
 8009ee4:	20001438 	.word	0x20001438

08009ee8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009ee8:	b480      	push	{r7}
 8009eea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009eec:	4b03      	ldr	r3, [pc, #12]	@ (8009efc <vTaskMissedYield+0x14>)
 8009eee:	2201      	movs	r2, #1
 8009ef0:	601a      	str	r2, [r3, #0]
}
 8009ef2:	bf00      	nop
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr
 8009efc:	20001434 	.word	0x20001434

08009f00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f08:	f000 f852 	bl	8009fb0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f0c:	4b06      	ldr	r3, [pc, #24]	@ (8009f28 <prvIdleTask+0x28>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b01      	cmp	r3, #1
 8009f12:	d9f9      	bls.n	8009f08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f14:	4b05      	ldr	r3, [pc, #20]	@ (8009f2c <prvIdleTask+0x2c>)
 8009f16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f1a:	601a      	str	r2, [r3, #0]
 8009f1c:	f3bf 8f4f 	dsb	sy
 8009f20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f24:	e7f0      	b.n	8009f08 <prvIdleTask+0x8>
 8009f26:	bf00      	nop
 8009f28:	20000f50 	.word	0x20000f50
 8009f2c:	e000ed04 	.word	0xe000ed04

08009f30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b082      	sub	sp, #8
 8009f34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f36:	2300      	movs	r3, #0
 8009f38:	607b      	str	r3, [r7, #4]
 8009f3a:	e00c      	b.n	8009f56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	4613      	mov	r3, r2
 8009f40:	009b      	lsls	r3, r3, #2
 8009f42:	4413      	add	r3, r2
 8009f44:	009b      	lsls	r3, r3, #2
 8009f46:	4a12      	ldr	r2, [pc, #72]	@ (8009f90 <prvInitialiseTaskLists+0x60>)
 8009f48:	4413      	add	r3, r2
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7fe fa75 	bl	800843a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	3301      	adds	r3, #1
 8009f54:	607b      	str	r3, [r7, #4]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2b37      	cmp	r3, #55	@ 0x37
 8009f5a:	d9ef      	bls.n	8009f3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f5c:	480d      	ldr	r0, [pc, #52]	@ (8009f94 <prvInitialiseTaskLists+0x64>)
 8009f5e:	f7fe fa6c 	bl	800843a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f62:	480d      	ldr	r0, [pc, #52]	@ (8009f98 <prvInitialiseTaskLists+0x68>)
 8009f64:	f7fe fa69 	bl	800843a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f68:	480c      	ldr	r0, [pc, #48]	@ (8009f9c <prvInitialiseTaskLists+0x6c>)
 8009f6a:	f7fe fa66 	bl	800843a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f6e:	480c      	ldr	r0, [pc, #48]	@ (8009fa0 <prvInitialiseTaskLists+0x70>)
 8009f70:	f7fe fa63 	bl	800843a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f74:	480b      	ldr	r0, [pc, #44]	@ (8009fa4 <prvInitialiseTaskLists+0x74>)
 8009f76:	f7fe fa60 	bl	800843a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009fa8 <prvInitialiseTaskLists+0x78>)
 8009f7c:	4a05      	ldr	r2, [pc, #20]	@ (8009f94 <prvInitialiseTaskLists+0x64>)
 8009f7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f80:	4b0a      	ldr	r3, [pc, #40]	@ (8009fac <prvInitialiseTaskLists+0x7c>)
 8009f82:	4a05      	ldr	r2, [pc, #20]	@ (8009f98 <prvInitialiseTaskLists+0x68>)
 8009f84:	601a      	str	r2, [r3, #0]
}
 8009f86:	bf00      	nop
 8009f88:	3708      	adds	r7, #8
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	bf00      	nop
 8009f90:	20000f50 	.word	0x20000f50
 8009f94:	200013b0 	.word	0x200013b0
 8009f98:	200013c4 	.word	0x200013c4
 8009f9c:	200013e0 	.word	0x200013e0
 8009fa0:	200013f4 	.word	0x200013f4
 8009fa4:	2000140c 	.word	0x2000140c
 8009fa8:	200013d8 	.word	0x200013d8
 8009fac:	200013dc 	.word	0x200013dc

08009fb0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b082      	sub	sp, #8
 8009fb4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fb6:	e019      	b.n	8009fec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009fb8:	f000 ff06 	bl	800adc8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fbc:	4b10      	ldr	r3, [pc, #64]	@ (800a000 <prvCheckTasksWaitingTermination+0x50>)
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	68db      	ldr	r3, [r3, #12]
 8009fc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	3304      	adds	r3, #4
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f7fe fac0 	bl	800854e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009fce:	4b0d      	ldr	r3, [pc, #52]	@ (800a004 <prvCheckTasksWaitingTermination+0x54>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	4a0b      	ldr	r2, [pc, #44]	@ (800a004 <prvCheckTasksWaitingTermination+0x54>)
 8009fd6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009fd8:	4b0b      	ldr	r3, [pc, #44]	@ (800a008 <prvCheckTasksWaitingTermination+0x58>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	3b01      	subs	r3, #1
 8009fde:	4a0a      	ldr	r2, [pc, #40]	@ (800a008 <prvCheckTasksWaitingTermination+0x58>)
 8009fe0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009fe2:	f000 ff23 	bl	800ae2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 f810 	bl	800a00c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fec:	4b06      	ldr	r3, [pc, #24]	@ (800a008 <prvCheckTasksWaitingTermination+0x58>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d1e1      	bne.n	8009fb8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ff4:	bf00      	nop
 8009ff6:	bf00      	nop
 8009ff8:	3708      	adds	r7, #8
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
 8009ffe:	bf00      	nop
 800a000:	200013f4 	.word	0x200013f4
 800a004:	20001420 	.word	0x20001420
 800a008:	20001408 	.word	0x20001408

0800a00c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	3354      	adds	r3, #84	@ 0x54
 800a018:	4618      	mov	r0, r3
 800a01a:	f001 fae1 	bl	800b5e0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a024:	2b00      	cmp	r3, #0
 800a026:	d108      	bne.n	800a03a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a02c:	4618      	mov	r0, r3
 800a02e:	f001 f8bb 	bl	800b1a8 <vPortFree>
				vPortFree( pxTCB );
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f001 f8b8 	bl	800b1a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a038:	e019      	b.n	800a06e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a040:	2b01      	cmp	r3, #1
 800a042:	d103      	bne.n	800a04c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f001 f8af 	bl	800b1a8 <vPortFree>
	}
 800a04a:	e010      	b.n	800a06e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a052:	2b02      	cmp	r3, #2
 800a054:	d00b      	beq.n	800a06e <prvDeleteTCB+0x62>
	__asm volatile
 800a056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	60fb      	str	r3, [r7, #12]
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	e7fd      	b.n	800a06a <prvDeleteTCB+0x5e>
	}
 800a06e:	bf00      	nop
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
	...

0800a078 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a07e:	4b0c      	ldr	r3, [pc, #48]	@ (800a0b0 <prvResetNextTaskUnblockTime+0x38>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d104      	bne.n	800a092 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a088:	4b0a      	ldr	r3, [pc, #40]	@ (800a0b4 <prvResetNextTaskUnblockTime+0x3c>)
 800a08a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a08e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a090:	e008      	b.n	800a0a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a092:	4b07      	ldr	r3, [pc, #28]	@ (800a0b0 <prvResetNextTaskUnblockTime+0x38>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	68db      	ldr	r3, [r3, #12]
 800a09a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	4a04      	ldr	r2, [pc, #16]	@ (800a0b4 <prvResetNextTaskUnblockTime+0x3c>)
 800a0a2:	6013      	str	r3, [r2, #0]
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr
 800a0b0:	200013d8 	.word	0x200013d8
 800a0b4:	20001440 	.word	0x20001440

0800a0b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b083      	sub	sp, #12
 800a0bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a0be:	4b0b      	ldr	r3, [pc, #44]	@ (800a0ec <xTaskGetSchedulerState+0x34>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d102      	bne.n	800a0cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	607b      	str	r3, [r7, #4]
 800a0ca:	e008      	b.n	800a0de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0cc:	4b08      	ldr	r3, [pc, #32]	@ (800a0f0 <xTaskGetSchedulerState+0x38>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d102      	bne.n	800a0da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	607b      	str	r3, [r7, #4]
 800a0d8:	e001      	b.n	800a0de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a0de:	687b      	ldr	r3, [r7, #4]
	}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	370c      	adds	r7, #12
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr
 800a0ec:	2000142c 	.word	0x2000142c
 800a0f0:	20001448 	.word	0x20001448

0800a0f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b084      	sub	sp, #16
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a100:	2300      	movs	r3, #0
 800a102:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d051      	beq.n	800a1ae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a10e:	4b2a      	ldr	r3, [pc, #168]	@ (800a1b8 <xTaskPriorityInherit+0xc4>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a114:	429a      	cmp	r2, r3
 800a116:	d241      	bcs.n	800a19c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	699b      	ldr	r3, [r3, #24]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	db06      	blt.n	800a12e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a120:	4b25      	ldr	r3, [pc, #148]	@ (800a1b8 <xTaskPriorityInherit+0xc4>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a126:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	6959      	ldr	r1, [r3, #20]
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a136:	4613      	mov	r3, r2
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	4413      	add	r3, r2
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	4a1f      	ldr	r2, [pc, #124]	@ (800a1bc <xTaskPriorityInherit+0xc8>)
 800a140:	4413      	add	r3, r2
 800a142:	4299      	cmp	r1, r3
 800a144:	d122      	bne.n	800a18c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	3304      	adds	r3, #4
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7fe f9ff 	bl	800854e <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a150:	4b19      	ldr	r3, [pc, #100]	@ (800a1b8 <xTaskPriorityInherit+0xc4>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a15e:	4b18      	ldr	r3, [pc, #96]	@ (800a1c0 <xTaskPriorityInherit+0xcc>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	429a      	cmp	r2, r3
 800a164:	d903      	bls.n	800a16e <xTaskPriorityInherit+0x7a>
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16a:	4a15      	ldr	r2, [pc, #84]	@ (800a1c0 <xTaskPriorityInherit+0xcc>)
 800a16c:	6013      	str	r3, [r2, #0]
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a172:	4613      	mov	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	4413      	add	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	4a10      	ldr	r2, [pc, #64]	@ (800a1bc <xTaskPriorityInherit+0xc8>)
 800a17c:	441a      	add	r2, r3
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	3304      	adds	r3, #4
 800a182:	4619      	mov	r1, r3
 800a184:	4610      	mov	r0, r2
 800a186:	f7fe f985 	bl	8008494 <vListInsertEnd>
 800a18a:	e004      	b.n	800a196 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a18c:	4b0a      	ldr	r3, [pc, #40]	@ (800a1b8 <xTaskPriorityInherit+0xc4>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a196:	2301      	movs	r3, #1
 800a198:	60fb      	str	r3, [r7, #12]
 800a19a:	e008      	b.n	800a1ae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a1a0:	4b05      	ldr	r3, [pc, #20]	@ (800a1b8 <xTaskPriorityInherit+0xc4>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d201      	bcs.n	800a1ae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
	}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3710      	adds	r7, #16
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	20000f4c 	.word	0x20000f4c
 800a1bc:	20000f50 	.word	0x20000f50
 800a1c0:	20001428 	.word	0x20001428

0800a1c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b086      	sub	sp, #24
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d058      	beq.n	800a28c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a1da:	4b2f      	ldr	r3, [pc, #188]	@ (800a298 <xTaskPriorityDisinherit+0xd4>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	693a      	ldr	r2, [r7, #16]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d00b      	beq.n	800a1fc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a1e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e8:	f383 8811 	msr	BASEPRI, r3
 800a1ec:	f3bf 8f6f 	isb	sy
 800a1f0:	f3bf 8f4f 	dsb	sy
 800a1f4:	60fb      	str	r3, [r7, #12]
}
 800a1f6:	bf00      	nop
 800a1f8:	bf00      	nop
 800a1fa:	e7fd      	b.n	800a1f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a200:	2b00      	cmp	r3, #0
 800a202:	d10b      	bne.n	800a21c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a208:	f383 8811 	msr	BASEPRI, r3
 800a20c:	f3bf 8f6f 	isb	sy
 800a210:	f3bf 8f4f 	dsb	sy
 800a214:	60bb      	str	r3, [r7, #8]
}
 800a216:	bf00      	nop
 800a218:	bf00      	nop
 800a21a:	e7fd      	b.n	800a218 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a220:	1e5a      	subs	r2, r3, #1
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a22e:	429a      	cmp	r2, r3
 800a230:	d02c      	beq.n	800a28c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a236:	2b00      	cmp	r3, #0
 800a238:	d128      	bne.n	800a28c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	3304      	adds	r3, #4
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe f985 	bl	800854e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a250:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a25c:	4b0f      	ldr	r3, [pc, #60]	@ (800a29c <xTaskPriorityDisinherit+0xd8>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	429a      	cmp	r2, r3
 800a262:	d903      	bls.n	800a26c <xTaskPriorityDisinherit+0xa8>
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a268:	4a0c      	ldr	r2, [pc, #48]	@ (800a29c <xTaskPriorityDisinherit+0xd8>)
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a270:	4613      	mov	r3, r2
 800a272:	009b      	lsls	r3, r3, #2
 800a274:	4413      	add	r3, r2
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	4a09      	ldr	r2, [pc, #36]	@ (800a2a0 <xTaskPriorityDisinherit+0xdc>)
 800a27a:	441a      	add	r2, r3
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	3304      	adds	r3, #4
 800a280:	4619      	mov	r1, r3
 800a282:	4610      	mov	r0, r2
 800a284:	f7fe f906 	bl	8008494 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a288:	2301      	movs	r3, #1
 800a28a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a28c:	697b      	ldr	r3, [r7, #20]
	}
 800a28e:	4618      	mov	r0, r3
 800a290:	3718      	adds	r7, #24
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	20000f4c 	.word	0x20000f4c
 800a29c:	20001428 	.word	0x20001428
 800a2a0:	20000f50 	.word	0x20000f50

0800a2a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b088      	sub	sp, #32
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d06c      	beq.n	800a396 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10b      	bne.n	800a2dc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	60fb      	str	r3, [r7, #12]
}
 800a2d6:	bf00      	nop
 800a2d8:	bf00      	nop
 800a2da:	e7fd      	b.n	800a2d8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a2dc:	69bb      	ldr	r3, [r7, #24]
 800a2de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2e0:	683a      	ldr	r2, [r7, #0]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d902      	bls.n	800a2ec <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	61fb      	str	r3, [r7, #28]
 800a2ea:	e002      	b.n	800a2f2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a2ec:	69bb      	ldr	r3, [r7, #24]
 800a2ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2f6:	69fa      	ldr	r2, [r7, #28]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d04c      	beq.n	800a396 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a2fc:	69bb      	ldr	r3, [r7, #24]
 800a2fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a300:	697a      	ldr	r2, [r7, #20]
 800a302:	429a      	cmp	r2, r3
 800a304:	d147      	bne.n	800a396 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a306:	4b26      	ldr	r3, [pc, #152]	@ (800a3a0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	69ba      	ldr	r2, [r7, #24]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d10b      	bne.n	800a328 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a314:	f383 8811 	msr	BASEPRI, r3
 800a318:	f3bf 8f6f 	isb	sy
 800a31c:	f3bf 8f4f 	dsb	sy
 800a320:	60bb      	str	r3, [r7, #8]
}
 800a322:	bf00      	nop
 800a324:	bf00      	nop
 800a326:	e7fd      	b.n	800a324 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a32c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a32e:	69bb      	ldr	r3, [r7, #24]
 800a330:	69fa      	ldr	r2, [r7, #28]
 800a332:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	699b      	ldr	r3, [r3, #24]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	db04      	blt.n	800a346 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a33c:	69fb      	ldr	r3, [r7, #28]
 800a33e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a346:	69bb      	ldr	r3, [r7, #24]
 800a348:	6959      	ldr	r1, [r3, #20]
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	4613      	mov	r3, r2
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	4413      	add	r3, r2
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	4a13      	ldr	r2, [pc, #76]	@ (800a3a4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a356:	4413      	add	r3, r2
 800a358:	4299      	cmp	r1, r3
 800a35a:	d11c      	bne.n	800a396 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a35c:	69bb      	ldr	r3, [r7, #24]
 800a35e:	3304      	adds	r3, #4
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe f8f4 	bl	800854e <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a366:	69bb      	ldr	r3, [r7, #24]
 800a368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a36a:	4b0f      	ldr	r3, [pc, #60]	@ (800a3a8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d903      	bls.n	800a37a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a372:	69bb      	ldr	r3, [r7, #24]
 800a374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a376:	4a0c      	ldr	r2, [pc, #48]	@ (800a3a8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a378:	6013      	str	r3, [r2, #0]
 800a37a:	69bb      	ldr	r3, [r7, #24]
 800a37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a37e:	4613      	mov	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	4413      	add	r3, r2
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	4a07      	ldr	r2, [pc, #28]	@ (800a3a4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a388:	441a      	add	r2, r3
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	3304      	adds	r3, #4
 800a38e:	4619      	mov	r1, r3
 800a390:	4610      	mov	r0, r2
 800a392:	f7fe f87f 	bl	8008494 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a396:	bf00      	nop
 800a398:	3720      	adds	r7, #32
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	20000f4c 	.word	0x20000f4c
 800a3a4:	20000f50 	.word	0x20000f50
 800a3a8:	20001428 	.word	0x20001428

0800a3ac <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a3b2:	4b09      	ldr	r3, [pc, #36]	@ (800a3d8 <uxTaskResetEventItemValue+0x2c>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3ba:	4b07      	ldr	r3, [pc, #28]	@ (800a3d8 <uxTaskResetEventItemValue+0x2c>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3c0:	4b05      	ldr	r3, [pc, #20]	@ (800a3d8 <uxTaskResetEventItemValue+0x2c>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800a3c8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a3ca:	687b      	ldr	r3, [r7, #4]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	370c      	adds	r7, #12
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr
 800a3d8:	20000f4c 	.word	0x20000f4c

0800a3dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a3dc:	b480      	push	{r7}
 800a3de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a3e0:	4b07      	ldr	r3, [pc, #28]	@ (800a400 <pvTaskIncrementMutexHeldCount+0x24>)
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d004      	beq.n	800a3f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a3e8:	4b05      	ldr	r3, [pc, #20]	@ (800a400 <pvTaskIncrementMutexHeldCount+0x24>)
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a3ee:	3201      	adds	r2, #1
 800a3f0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a3f2:	4b03      	ldr	r3, [pc, #12]	@ (800a400 <pvTaskIncrementMutexHeldCount+0x24>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
	}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	20000f4c 	.word	0x20000f4c

0800a404 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a40e:	4b21      	ldr	r3, [pc, #132]	@ (800a494 <prvAddCurrentTaskToDelayedList+0x90>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a414:	4b20      	ldr	r3, [pc, #128]	@ (800a498 <prvAddCurrentTaskToDelayedList+0x94>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	3304      	adds	r3, #4
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7fe f897 	bl	800854e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a426:	d10a      	bne.n	800a43e <prvAddCurrentTaskToDelayedList+0x3a>
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d007      	beq.n	800a43e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a42e:	4b1a      	ldr	r3, [pc, #104]	@ (800a498 <prvAddCurrentTaskToDelayedList+0x94>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	3304      	adds	r3, #4
 800a434:	4619      	mov	r1, r3
 800a436:	4819      	ldr	r0, [pc, #100]	@ (800a49c <prvAddCurrentTaskToDelayedList+0x98>)
 800a438:	f7fe f82c 	bl	8008494 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a43c:	e026      	b.n	800a48c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a43e:	68fa      	ldr	r2, [r7, #12]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4413      	add	r3, r2
 800a444:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a446:	4b14      	ldr	r3, [pc, #80]	@ (800a498 <prvAddCurrentTaskToDelayedList+0x94>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	68ba      	ldr	r2, [r7, #8]
 800a44c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	429a      	cmp	r2, r3
 800a454:	d209      	bcs.n	800a46a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a456:	4b12      	ldr	r3, [pc, #72]	@ (800a4a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a458:	681a      	ldr	r2, [r3, #0]
 800a45a:	4b0f      	ldr	r3, [pc, #60]	@ (800a498 <prvAddCurrentTaskToDelayedList+0x94>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	3304      	adds	r3, #4
 800a460:	4619      	mov	r1, r3
 800a462:	4610      	mov	r0, r2
 800a464:	f7fe f83a 	bl	80084dc <vListInsert>
}
 800a468:	e010      	b.n	800a48c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a46a:	4b0e      	ldr	r3, [pc, #56]	@ (800a4a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	4b0a      	ldr	r3, [pc, #40]	@ (800a498 <prvAddCurrentTaskToDelayedList+0x94>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3304      	adds	r3, #4
 800a474:	4619      	mov	r1, r3
 800a476:	4610      	mov	r0, r2
 800a478:	f7fe f830 	bl	80084dc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a47c:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	68ba      	ldr	r2, [r7, #8]
 800a482:	429a      	cmp	r2, r3
 800a484:	d202      	bcs.n	800a48c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a486:	4a08      	ldr	r2, [pc, #32]	@ (800a4a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	6013      	str	r3, [r2, #0]
}
 800a48c:	bf00      	nop
 800a48e:	3710      	adds	r7, #16
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	20001424 	.word	0x20001424
 800a498:	20000f4c 	.word	0x20000f4c
 800a49c:	2000140c 	.word	0x2000140c
 800a4a0:	200013dc 	.word	0x200013dc
 800a4a4:	200013d8 	.word	0x200013d8
 800a4a8:	20001440 	.word	0x20001440

0800a4ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b08a      	sub	sp, #40	@ 0x28
 800a4b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a4b6:	f000 fb13 	bl	800aae0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a4ba:	4b1d      	ldr	r3, [pc, #116]	@ (800a530 <xTimerCreateTimerTask+0x84>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d021      	beq.n	800a506 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a4ca:	1d3a      	adds	r2, r7, #4
 800a4cc:	f107 0108 	add.w	r1, r7, #8
 800a4d0:	f107 030c 	add.w	r3, r7, #12
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fd fdc3 	bl	8008060 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a4da:	6879      	ldr	r1, [r7, #4]
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	9202      	str	r2, [sp, #8]
 800a4e2:	9301      	str	r3, [sp, #4]
 800a4e4:	2302      	movs	r3, #2
 800a4e6:	9300      	str	r3, [sp, #0]
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	460a      	mov	r2, r1
 800a4ec:	4911      	ldr	r1, [pc, #68]	@ (800a534 <xTimerCreateTimerTask+0x88>)
 800a4ee:	4812      	ldr	r0, [pc, #72]	@ (800a538 <xTimerCreateTimerTask+0x8c>)
 800a4f0:	f7fe fee8 	bl	80092c4 <xTaskCreateStatic>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	4a11      	ldr	r2, [pc, #68]	@ (800a53c <xTimerCreateTimerTask+0x90>)
 800a4f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a4fa:	4b10      	ldr	r3, [pc, #64]	@ (800a53c <xTimerCreateTimerTask+0x90>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d001      	beq.n	800a506 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a502:	2301      	movs	r3, #1
 800a504:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d10b      	bne.n	800a524 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a50c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a510:	f383 8811 	msr	BASEPRI, r3
 800a514:	f3bf 8f6f 	isb	sy
 800a518:	f3bf 8f4f 	dsb	sy
 800a51c:	613b      	str	r3, [r7, #16]
}
 800a51e:	bf00      	nop
 800a520:	bf00      	nop
 800a522:	e7fd      	b.n	800a520 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a524:	697b      	ldr	r3, [r7, #20]
}
 800a526:	4618      	mov	r0, r3
 800a528:	3718      	adds	r7, #24
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	2000147c 	.word	0x2000147c
 800a534:	0800b804 	.word	0x0800b804
 800a538:	0800a679 	.word	0x0800a679
 800a53c:	20001480 	.word	0x20001480

0800a540 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b08a      	sub	sp, #40	@ 0x28
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	607a      	str	r2, [r7, #4]
 800a54c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a54e:	2300      	movs	r3, #0
 800a550:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10b      	bne.n	800a570 <xTimerGenericCommand+0x30>
	__asm volatile
 800a558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55c:	f383 8811 	msr	BASEPRI, r3
 800a560:	f3bf 8f6f 	isb	sy
 800a564:	f3bf 8f4f 	dsb	sy
 800a568:	623b      	str	r3, [r7, #32]
}
 800a56a:	bf00      	nop
 800a56c:	bf00      	nop
 800a56e:	e7fd      	b.n	800a56c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a570:	4b19      	ldr	r3, [pc, #100]	@ (800a5d8 <xTimerGenericCommand+0x98>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d02a      	beq.n	800a5ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	2b05      	cmp	r3, #5
 800a588:	dc18      	bgt.n	800a5bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a58a:	f7ff fd95 	bl	800a0b8 <xTaskGetSchedulerState>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b02      	cmp	r3, #2
 800a592:	d109      	bne.n	800a5a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a594:	4b10      	ldr	r3, [pc, #64]	@ (800a5d8 <xTimerGenericCommand+0x98>)
 800a596:	6818      	ldr	r0, [r3, #0]
 800a598:	f107 0110 	add.w	r1, r7, #16
 800a59c:	2300      	movs	r3, #0
 800a59e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5a0:	f7fe f978 	bl	8008894 <xQueueGenericSend>
 800a5a4:	6278      	str	r0, [r7, #36]	@ 0x24
 800a5a6:	e012      	b.n	800a5ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a5a8:	4b0b      	ldr	r3, [pc, #44]	@ (800a5d8 <xTimerGenericCommand+0x98>)
 800a5aa:	6818      	ldr	r0, [r3, #0]
 800a5ac:	f107 0110 	add.w	r1, r7, #16
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f7fe f96e 	bl	8008894 <xQueueGenericSend>
 800a5b8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a5ba:	e008      	b.n	800a5ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a5bc:	4b06      	ldr	r3, [pc, #24]	@ (800a5d8 <xTimerGenericCommand+0x98>)
 800a5be:	6818      	ldr	r0, [r3, #0]
 800a5c0:	f107 0110 	add.w	r1, r7, #16
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	f7fe fa66 	bl	8008a98 <xQueueGenericSendFromISR>
 800a5cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3728      	adds	r7, #40	@ 0x28
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}
 800a5d8:	2000147c 	.word	0x2000147c

0800a5dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b088      	sub	sp, #32
 800a5e0:	af02      	add	r7, sp, #8
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5e6:	4b23      	ldr	r3, [pc, #140]	@ (800a674 <prvProcessExpiredTimer+0x98>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	68db      	ldr	r3, [r3, #12]
 800a5ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	3304      	adds	r3, #4
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7fd ffaa 	bl	800854e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a600:	f003 0304 	and.w	r3, r3, #4
 800a604:	2b00      	cmp	r3, #0
 800a606:	d023      	beq.n	800a650 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	699a      	ldr	r2, [r3, #24]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	18d1      	adds	r1, r2, r3
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	683a      	ldr	r2, [r7, #0]
 800a614:	6978      	ldr	r0, [r7, #20]
 800a616:	f000 f8d5 	bl	800a7c4 <prvInsertTimerInActiveList>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d020      	beq.n	800a662 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a620:	2300      	movs	r3, #0
 800a622:	9300      	str	r3, [sp, #0]
 800a624:	2300      	movs	r3, #0
 800a626:	687a      	ldr	r2, [r7, #4]
 800a628:	2100      	movs	r1, #0
 800a62a:	6978      	ldr	r0, [r7, #20]
 800a62c:	f7ff ff88 	bl	800a540 <xTimerGenericCommand>
 800a630:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d114      	bne.n	800a662 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a63c:	f383 8811 	msr	BASEPRI, r3
 800a640:	f3bf 8f6f 	isb	sy
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	60fb      	str	r3, [r7, #12]
}
 800a64a:	bf00      	nop
 800a64c:	bf00      	nop
 800a64e:	e7fd      	b.n	800a64c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a656:	f023 0301 	bic.w	r3, r3, #1
 800a65a:	b2da      	uxtb	r2, r3
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a662:	697b      	ldr	r3, [r7, #20]
 800a664:	6a1b      	ldr	r3, [r3, #32]
 800a666:	6978      	ldr	r0, [r7, #20]
 800a668:	4798      	blx	r3
}
 800a66a:	bf00      	nop
 800a66c:	3718      	adds	r7, #24
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
 800a672:	bf00      	nop
 800a674:	20001474 	.word	0x20001474

0800a678 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b084      	sub	sp, #16
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a680:	f107 0308 	add.w	r3, r7, #8
 800a684:	4618      	mov	r0, r3
 800a686:	f000 f859 	bl	800a73c <prvGetNextExpireTime>
 800a68a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	4619      	mov	r1, r3
 800a690:	68f8      	ldr	r0, [r7, #12]
 800a692:	f000 f805 	bl	800a6a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a696:	f000 f8d7 	bl	800a848 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a69a:	bf00      	nop
 800a69c:	e7f0      	b.n	800a680 <prvTimerTask+0x8>
	...

0800a6a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a6aa:	f7ff f86f 	bl	800978c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a6ae:	f107 0308 	add.w	r3, r7, #8
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f000 f866 	bl	800a784 <prvSampleTimeNow>
 800a6b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d130      	bne.n	800a722 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d10a      	bne.n	800a6dc <prvProcessTimerOrBlockTask+0x3c>
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d806      	bhi.n	800a6dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a6ce:	f7ff f86b 	bl	80097a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a6d2:	68f9      	ldr	r1, [r7, #12]
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f7ff ff81 	bl	800a5dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a6da:	e024      	b.n	800a726 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d008      	beq.n	800a6f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a6e2:	4b13      	ldr	r3, [pc, #76]	@ (800a730 <prvProcessTimerOrBlockTask+0x90>)
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d101      	bne.n	800a6f0 <prvProcessTimerOrBlockTask+0x50>
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e000      	b.n	800a6f2 <prvProcessTimerOrBlockTask+0x52>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a6f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a734 <prvProcessTimerOrBlockTask+0x94>)
 800a6f6:	6818      	ldr	r0, [r3, #0]
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	4619      	mov	r1, r3
 800a702:	f7fe fdab 	bl	800925c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a706:	f7ff f84f 	bl	80097a8 <xTaskResumeAll>
 800a70a:	4603      	mov	r3, r0
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d10a      	bne.n	800a726 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a710:	4b09      	ldr	r3, [pc, #36]	@ (800a738 <prvProcessTimerOrBlockTask+0x98>)
 800a712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a716:	601a      	str	r2, [r3, #0]
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	f3bf 8f6f 	isb	sy
}
 800a720:	e001      	b.n	800a726 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a722:	f7ff f841 	bl	80097a8 <xTaskResumeAll>
}
 800a726:	bf00      	nop
 800a728:	3710      	adds	r7, #16
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}
 800a72e:	bf00      	nop
 800a730:	20001478 	.word	0x20001478
 800a734:	2000147c 	.word	0x2000147c
 800a738:	e000ed04 	.word	0xe000ed04

0800a73c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a73c:	b480      	push	{r7}
 800a73e:	b085      	sub	sp, #20
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a744:	4b0e      	ldr	r3, [pc, #56]	@ (800a780 <prvGetNextExpireTime+0x44>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d101      	bne.n	800a752 <prvGetNextExpireTime+0x16>
 800a74e:	2201      	movs	r2, #1
 800a750:	e000      	b.n	800a754 <prvGetNextExpireTime+0x18>
 800a752:	2200      	movs	r2, #0
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d105      	bne.n	800a76c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a760:	4b07      	ldr	r3, [pc, #28]	@ (800a780 <prvGetNextExpireTime+0x44>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	e001      	b.n	800a770 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a76c:	2300      	movs	r3, #0
 800a76e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a770:	68fb      	ldr	r3, [r7, #12]
}
 800a772:	4618      	mov	r0, r3
 800a774:	3714      	adds	r7, #20
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	20001474 	.word	0x20001474

0800a784 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b084      	sub	sp, #16
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a78c:	f7ff f8aa 	bl	80098e4 <xTaskGetTickCount>
 800a790:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a792:	4b0b      	ldr	r3, [pc, #44]	@ (800a7c0 <prvSampleTimeNow+0x3c>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	429a      	cmp	r2, r3
 800a79a:	d205      	bcs.n	800a7a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a79c:	f000 f93a 	bl	800aa14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	601a      	str	r2, [r3, #0]
 800a7a6:	e002      	b.n	800a7ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a7ae:	4a04      	ldr	r2, [pc, #16]	@ (800a7c0 <prvSampleTimeNow+0x3c>)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	20001484 	.word	0x20001484

0800a7c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b086      	sub	sp, #24
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	60f8      	str	r0, [r7, #12]
 800a7cc:	60b9      	str	r1, [r7, #8]
 800a7ce:	607a      	str	r2, [r7, #4]
 800a7d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	68ba      	ldr	r2, [r7, #8]
 800a7da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a7e2:	68ba      	ldr	r2, [r7, #8]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d812      	bhi.n	800a810 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	1ad2      	subs	r2, r2, r3
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	699b      	ldr	r3, [r3, #24]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d302      	bcc.n	800a7fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	617b      	str	r3, [r7, #20]
 800a7fc:	e01b      	b.n	800a836 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a7fe:	4b10      	ldr	r3, [pc, #64]	@ (800a840 <prvInsertTimerInActiveList+0x7c>)
 800a800:	681a      	ldr	r2, [r3, #0]
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	3304      	adds	r3, #4
 800a806:	4619      	mov	r1, r3
 800a808:	4610      	mov	r0, r2
 800a80a:	f7fd fe67 	bl	80084dc <vListInsert>
 800a80e:	e012      	b.n	800a836 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a810:	687a      	ldr	r2, [r7, #4]
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	429a      	cmp	r2, r3
 800a816:	d206      	bcs.n	800a826 <prvInsertTimerInActiveList+0x62>
 800a818:	68ba      	ldr	r2, [r7, #8]
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d302      	bcc.n	800a826 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a820:	2301      	movs	r3, #1
 800a822:	617b      	str	r3, [r7, #20]
 800a824:	e007      	b.n	800a836 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a826:	4b07      	ldr	r3, [pc, #28]	@ (800a844 <prvInsertTimerInActiveList+0x80>)
 800a828:	681a      	ldr	r2, [r3, #0]
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	3304      	adds	r3, #4
 800a82e:	4619      	mov	r1, r3
 800a830:	4610      	mov	r0, r2
 800a832:	f7fd fe53 	bl	80084dc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a836:	697b      	ldr	r3, [r7, #20]
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3718      	adds	r7, #24
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	20001478 	.word	0x20001478
 800a844:	20001474 	.word	0x20001474

0800a848 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b08e      	sub	sp, #56	@ 0x38
 800a84c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a84e:	e0ce      	b.n	800a9ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2b00      	cmp	r3, #0
 800a854:	da19      	bge.n	800a88a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a856:	1d3b      	adds	r3, r7, #4
 800a858:	3304      	adds	r3, #4
 800a85a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d10b      	bne.n	800a87a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a866:	f383 8811 	msr	BASEPRI, r3
 800a86a:	f3bf 8f6f 	isb	sy
 800a86e:	f3bf 8f4f 	dsb	sy
 800a872:	61fb      	str	r3, [r7, #28]
}
 800a874:	bf00      	nop
 800a876:	bf00      	nop
 800a878:	e7fd      	b.n	800a876 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a880:	6850      	ldr	r0, [r2, #4]
 800a882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a884:	6892      	ldr	r2, [r2, #8]
 800a886:	4611      	mov	r1, r2
 800a888:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f2c0 80ae 	blt.w	800a9ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a898:	695b      	ldr	r3, [r3, #20]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d004      	beq.n	800a8a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a89e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7fd fe53 	bl	800854e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a8a8:	463b      	mov	r3, r7
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f7ff ff6a 	bl	800a784 <prvSampleTimeNow>
 800a8b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2b09      	cmp	r3, #9
 800a8b6:	f200 8097 	bhi.w	800a9e8 <prvProcessReceivedCommands+0x1a0>
 800a8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a8c0 <prvProcessReceivedCommands+0x78>)
 800a8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c0:	0800a8e9 	.word	0x0800a8e9
 800a8c4:	0800a8e9 	.word	0x0800a8e9
 800a8c8:	0800a8e9 	.word	0x0800a8e9
 800a8cc:	0800a95f 	.word	0x0800a95f
 800a8d0:	0800a973 	.word	0x0800a973
 800a8d4:	0800a9bf 	.word	0x0800a9bf
 800a8d8:	0800a8e9 	.word	0x0800a8e9
 800a8dc:	0800a8e9 	.word	0x0800a8e9
 800a8e0:	0800a95f 	.word	0x0800a95f
 800a8e4:	0800a973 	.word	0x0800a973
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a8ee:	f043 0301 	orr.w	r3, r3, #1
 800a8f2:	b2da      	uxtb	r2, r3
 800a8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fe:	699b      	ldr	r3, [r3, #24]
 800a900:	18d1      	adds	r1, r2, r3
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a908:	f7ff ff5c 	bl	800a7c4 <prvInsertTimerInActiveList>
 800a90c:	4603      	mov	r3, r0
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d06c      	beq.n	800a9ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a914:	6a1b      	ldr	r3, [r3, #32]
 800a916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a918:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a91a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a91c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a920:	f003 0304 	and.w	r3, r3, #4
 800a924:	2b00      	cmp	r3, #0
 800a926:	d061      	beq.n	800a9ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a928:	68ba      	ldr	r2, [r7, #8]
 800a92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a92c:	699b      	ldr	r3, [r3, #24]
 800a92e:	441a      	add	r2, r3
 800a930:	2300      	movs	r3, #0
 800a932:	9300      	str	r3, [sp, #0]
 800a934:	2300      	movs	r3, #0
 800a936:	2100      	movs	r1, #0
 800a938:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a93a:	f7ff fe01 	bl	800a540 <xTimerGenericCommand>
 800a93e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a940:	6a3b      	ldr	r3, [r7, #32]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d152      	bne.n	800a9ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a94a:	f383 8811 	msr	BASEPRI, r3
 800a94e:	f3bf 8f6f 	isb	sy
 800a952:	f3bf 8f4f 	dsb	sy
 800a956:	61bb      	str	r3, [r7, #24]
}
 800a958:	bf00      	nop
 800a95a:	bf00      	nop
 800a95c:	e7fd      	b.n	800a95a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a960:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a964:	f023 0301 	bic.w	r3, r3, #1
 800a968:	b2da      	uxtb	r2, r3
 800a96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a970:	e03d      	b.n	800a9ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a974:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a978:	f043 0301 	orr.w	r3, r3, #1
 800a97c:	b2da      	uxtb	r2, r3
 800a97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a980:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a984:	68ba      	ldr	r2, [r7, #8]
 800a986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a988:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a98a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d10b      	bne.n	800a9aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a996:	f383 8811 	msr	BASEPRI, r3
 800a99a:	f3bf 8f6f 	isb	sy
 800a99e:	f3bf 8f4f 	dsb	sy
 800a9a2:	617b      	str	r3, [r7, #20]
}
 800a9a4:	bf00      	nop
 800a9a6:	bf00      	nop
 800a9a8:	e7fd      	b.n	800a9a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a9aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ac:	699a      	ldr	r2, [r3, #24]
 800a9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b0:	18d1      	adds	r1, r2, r3
 800a9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9b8:	f7ff ff04 	bl	800a7c4 <prvInsertTimerInActiveList>
					break;
 800a9bc:	e017      	b.n	800a9ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9c4:	f003 0302 	and.w	r3, r3, #2
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d103      	bne.n	800a9d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a9cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9ce:	f000 fbeb 	bl	800b1a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a9d2:	e00c      	b.n	800a9ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9da:	f023 0301 	bic.w	r3, r3, #1
 800a9de:	b2da      	uxtb	r2, r3
 800a9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a9e6:	e002      	b.n	800a9ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a9e8:	bf00      	nop
 800a9ea:	e000      	b.n	800a9ee <prvProcessReceivedCommands+0x1a6>
					break;
 800a9ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a9ee:	4b08      	ldr	r3, [pc, #32]	@ (800aa10 <prvProcessReceivedCommands+0x1c8>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	1d39      	adds	r1, r7, #4
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7fe f8ec 	bl	8008bd4 <xQueueReceive>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f47f af26 	bne.w	800a850 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	3730      	adds	r7, #48	@ 0x30
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	2000147c 	.word	0x2000147c

0800aa14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b088      	sub	sp, #32
 800aa18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa1a:	e049      	b.n	800aab0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa1c:	4b2e      	ldr	r3, [pc, #184]	@ (800aad8 <prvSwitchTimerLists+0xc4>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68db      	ldr	r3, [r3, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa26:	4b2c      	ldr	r3, [pc, #176]	@ (800aad8 <prvSwitchTimerLists+0xc4>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	3304      	adds	r3, #4
 800aa34:	4618      	mov	r0, r3
 800aa36:	f7fd fd8a 	bl	800854e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	6a1b      	ldr	r3, [r3, #32]
 800aa3e:	68f8      	ldr	r0, [r7, #12]
 800aa40:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa48:	f003 0304 	and.w	r3, r3, #4
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d02f      	beq.n	800aab0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	699b      	ldr	r3, [r3, #24]
 800aa54:	693a      	ldr	r2, [r7, #16]
 800aa56:	4413      	add	r3, r2
 800aa58:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aa5a:	68ba      	ldr	r2, [r7, #8]
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d90e      	bls.n	800aa80 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	68ba      	ldr	r2, [r7, #8]
 800aa66:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa6e:	4b1a      	ldr	r3, [pc, #104]	@ (800aad8 <prvSwitchTimerLists+0xc4>)
 800aa70:	681a      	ldr	r2, [r3, #0]
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	3304      	adds	r3, #4
 800aa76:	4619      	mov	r1, r3
 800aa78:	4610      	mov	r0, r2
 800aa7a:	f7fd fd2f 	bl	80084dc <vListInsert>
 800aa7e:	e017      	b.n	800aab0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa80:	2300      	movs	r3, #0
 800aa82:	9300      	str	r3, [sp, #0]
 800aa84:	2300      	movs	r3, #0
 800aa86:	693a      	ldr	r2, [r7, #16]
 800aa88:	2100      	movs	r1, #0
 800aa8a:	68f8      	ldr	r0, [r7, #12]
 800aa8c:	f7ff fd58 	bl	800a540 <xTimerGenericCommand>
 800aa90:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10b      	bne.n	800aab0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800aa98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa9c:	f383 8811 	msr	BASEPRI, r3
 800aaa0:	f3bf 8f6f 	isb	sy
 800aaa4:	f3bf 8f4f 	dsb	sy
 800aaa8:	603b      	str	r3, [r7, #0]
}
 800aaaa:	bf00      	nop
 800aaac:	bf00      	nop
 800aaae:	e7fd      	b.n	800aaac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aab0:	4b09      	ldr	r3, [pc, #36]	@ (800aad8 <prvSwitchTimerLists+0xc4>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d1b0      	bne.n	800aa1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aaba:	4b07      	ldr	r3, [pc, #28]	@ (800aad8 <prvSwitchTimerLists+0xc4>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aac0:	4b06      	ldr	r3, [pc, #24]	@ (800aadc <prvSwitchTimerLists+0xc8>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a04      	ldr	r2, [pc, #16]	@ (800aad8 <prvSwitchTimerLists+0xc4>)
 800aac6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aac8:	4a04      	ldr	r2, [pc, #16]	@ (800aadc <prvSwitchTimerLists+0xc8>)
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	6013      	str	r3, [r2, #0]
}
 800aace:	bf00      	nop
 800aad0:	3718      	adds	r7, #24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	20001474 	.word	0x20001474
 800aadc:	20001478 	.word	0x20001478

0800aae0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b082      	sub	sp, #8
 800aae4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aae6:	f000 f96f 	bl	800adc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aaea:	4b15      	ldr	r3, [pc, #84]	@ (800ab40 <prvCheckForValidListAndQueue+0x60>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d120      	bne.n	800ab34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aaf2:	4814      	ldr	r0, [pc, #80]	@ (800ab44 <prvCheckForValidListAndQueue+0x64>)
 800aaf4:	f7fd fca1 	bl	800843a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aaf8:	4813      	ldr	r0, [pc, #76]	@ (800ab48 <prvCheckForValidListAndQueue+0x68>)
 800aafa:	f7fd fc9e 	bl	800843a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aafe:	4b13      	ldr	r3, [pc, #76]	@ (800ab4c <prvCheckForValidListAndQueue+0x6c>)
 800ab00:	4a10      	ldr	r2, [pc, #64]	@ (800ab44 <prvCheckForValidListAndQueue+0x64>)
 800ab02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ab04:	4b12      	ldr	r3, [pc, #72]	@ (800ab50 <prvCheckForValidListAndQueue+0x70>)
 800ab06:	4a10      	ldr	r2, [pc, #64]	@ (800ab48 <prvCheckForValidListAndQueue+0x68>)
 800ab08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	9300      	str	r3, [sp, #0]
 800ab0e:	4b11      	ldr	r3, [pc, #68]	@ (800ab54 <prvCheckForValidListAndQueue+0x74>)
 800ab10:	4a11      	ldr	r2, [pc, #68]	@ (800ab58 <prvCheckForValidListAndQueue+0x78>)
 800ab12:	2110      	movs	r1, #16
 800ab14:	200a      	movs	r0, #10
 800ab16:	f7fd fdaf 	bl	8008678 <xQueueGenericCreateStatic>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	4a08      	ldr	r2, [pc, #32]	@ (800ab40 <prvCheckForValidListAndQueue+0x60>)
 800ab1e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ab20:	4b07      	ldr	r3, [pc, #28]	@ (800ab40 <prvCheckForValidListAndQueue+0x60>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d005      	beq.n	800ab34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ab28:	4b05      	ldr	r3, [pc, #20]	@ (800ab40 <prvCheckForValidListAndQueue+0x60>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	490b      	ldr	r1, [pc, #44]	@ (800ab5c <prvCheckForValidListAndQueue+0x7c>)
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7fe fb6a 	bl	8009208 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab34:	f000 f97a 	bl	800ae2c <vPortExitCritical>
}
 800ab38:	bf00      	nop
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	2000147c 	.word	0x2000147c
 800ab44:	2000144c 	.word	0x2000144c
 800ab48:	20001460 	.word	0x20001460
 800ab4c:	20001474 	.word	0x20001474
 800ab50:	20001478 	.word	0x20001478
 800ab54:	20001528 	.word	0x20001528
 800ab58:	20001488 	.word	0x20001488
 800ab5c:	0800b80c 	.word	0x0800b80c

0800ab60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	60f8      	str	r0, [r7, #12]
 800ab68:	60b9      	str	r1, [r7, #8]
 800ab6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	3b04      	subs	r3, #4
 800ab70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ab78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	3b04      	subs	r3, #4
 800ab7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	f023 0201 	bic.w	r2, r3, #1
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	3b04      	subs	r3, #4
 800ab8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ab90:	4a0c      	ldr	r2, [pc, #48]	@ (800abc4 <pxPortInitialiseStack+0x64>)
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	3b14      	subs	r3, #20
 800ab9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	3b04      	subs	r3, #4
 800aba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f06f 0202 	mvn.w	r2, #2
 800abae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	3b20      	subs	r3, #32
 800abb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800abb6:	68fb      	ldr	r3, [r7, #12]
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3714      	adds	r7, #20
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr
 800abc4:	0800abc9 	.word	0x0800abc9

0800abc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800abc8:	b480      	push	{r7}
 800abca:	b085      	sub	sp, #20
 800abcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800abce:	2300      	movs	r3, #0
 800abd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800abd2:	4b13      	ldr	r3, [pc, #76]	@ (800ac20 <prvTaskExitError+0x58>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800abda:	d00b      	beq.n	800abf4 <prvTaskExitError+0x2c>
	__asm volatile
 800abdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abe0:	f383 8811 	msr	BASEPRI, r3
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	60fb      	str	r3, [r7, #12]
}
 800abee:	bf00      	nop
 800abf0:	bf00      	nop
 800abf2:	e7fd      	b.n	800abf0 <prvTaskExitError+0x28>
	__asm volatile
 800abf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf8:	f383 8811 	msr	BASEPRI, r3
 800abfc:	f3bf 8f6f 	isb	sy
 800ac00:	f3bf 8f4f 	dsb	sy
 800ac04:	60bb      	str	r3, [r7, #8]
}
 800ac06:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ac08:	bf00      	nop
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d0fc      	beq.n	800ac0a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac10:	bf00      	nop
 800ac12:	bf00      	nop
 800ac14:	3714      	adds	r7, #20
 800ac16:	46bd      	mov	sp, r7
 800ac18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop
 800ac20:	2000000c 	.word	0x2000000c
	...

0800ac30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ac30:	4b07      	ldr	r3, [pc, #28]	@ (800ac50 <pxCurrentTCBConst2>)
 800ac32:	6819      	ldr	r1, [r3, #0]
 800ac34:	6808      	ldr	r0, [r1, #0]
 800ac36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3a:	f380 8809 	msr	PSP, r0
 800ac3e:	f3bf 8f6f 	isb	sy
 800ac42:	f04f 0000 	mov.w	r0, #0
 800ac46:	f380 8811 	msr	BASEPRI, r0
 800ac4a:	4770      	bx	lr
 800ac4c:	f3af 8000 	nop.w

0800ac50 <pxCurrentTCBConst2>:
 800ac50:	20000f4c 	.word	0x20000f4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ac54:	bf00      	nop
 800ac56:	bf00      	nop

0800ac58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ac58:	4808      	ldr	r0, [pc, #32]	@ (800ac7c <prvPortStartFirstTask+0x24>)
 800ac5a:	6800      	ldr	r0, [r0, #0]
 800ac5c:	6800      	ldr	r0, [r0, #0]
 800ac5e:	f380 8808 	msr	MSP, r0
 800ac62:	f04f 0000 	mov.w	r0, #0
 800ac66:	f380 8814 	msr	CONTROL, r0
 800ac6a:	b662      	cpsie	i
 800ac6c:	b661      	cpsie	f
 800ac6e:	f3bf 8f4f 	dsb	sy
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	df00      	svc	0
 800ac78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ac7a:	bf00      	nop
 800ac7c:	e000ed08 	.word	0xe000ed08

0800ac80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b086      	sub	sp, #24
 800ac84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ac86:	4b47      	ldr	r3, [pc, #284]	@ (800ada4 <xPortStartScheduler+0x124>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a47      	ldr	r2, [pc, #284]	@ (800ada8 <xPortStartScheduler+0x128>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d10b      	bne.n	800aca8 <xPortStartScheduler+0x28>
	__asm volatile
 800ac90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac94:	f383 8811 	msr	BASEPRI, r3
 800ac98:	f3bf 8f6f 	isb	sy
 800ac9c:	f3bf 8f4f 	dsb	sy
 800aca0:	60fb      	str	r3, [r7, #12]
}
 800aca2:	bf00      	nop
 800aca4:	bf00      	nop
 800aca6:	e7fd      	b.n	800aca4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aca8:	4b3e      	ldr	r3, [pc, #248]	@ (800ada4 <xPortStartScheduler+0x124>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4a3f      	ldr	r2, [pc, #252]	@ (800adac <xPortStartScheduler+0x12c>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d10b      	bne.n	800acca <xPortStartScheduler+0x4a>
	__asm volatile
 800acb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb6:	f383 8811 	msr	BASEPRI, r3
 800acba:	f3bf 8f6f 	isb	sy
 800acbe:	f3bf 8f4f 	dsb	sy
 800acc2:	613b      	str	r3, [r7, #16]
}
 800acc4:	bf00      	nop
 800acc6:	bf00      	nop
 800acc8:	e7fd      	b.n	800acc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acca:	4b39      	ldr	r3, [pc, #228]	@ (800adb0 <xPortStartScheduler+0x130>)
 800accc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	b2db      	uxtb	r3, r3
 800acd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	22ff      	movs	r2, #255	@ 0xff
 800acda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ace4:	78fb      	ldrb	r3, [r7, #3]
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800acec:	b2da      	uxtb	r2, r3
 800acee:	4b31      	ldr	r3, [pc, #196]	@ (800adb4 <xPortStartScheduler+0x134>)
 800acf0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800acf2:	4b31      	ldr	r3, [pc, #196]	@ (800adb8 <xPortStartScheduler+0x138>)
 800acf4:	2207      	movs	r2, #7
 800acf6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800acf8:	e009      	b.n	800ad0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800acfa:	4b2f      	ldr	r3, [pc, #188]	@ (800adb8 <xPortStartScheduler+0x138>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3b01      	subs	r3, #1
 800ad00:	4a2d      	ldr	r2, [pc, #180]	@ (800adb8 <xPortStartScheduler+0x138>)
 800ad02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad04:	78fb      	ldrb	r3, [r7, #3]
 800ad06:	b2db      	uxtb	r3, r3
 800ad08:	005b      	lsls	r3, r3, #1
 800ad0a:	b2db      	uxtb	r3, r3
 800ad0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad0e:	78fb      	ldrb	r3, [r7, #3]
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad16:	2b80      	cmp	r3, #128	@ 0x80
 800ad18:	d0ef      	beq.n	800acfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad1a:	4b27      	ldr	r3, [pc, #156]	@ (800adb8 <xPortStartScheduler+0x138>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f1c3 0307 	rsb	r3, r3, #7
 800ad22:	2b04      	cmp	r3, #4
 800ad24:	d00b      	beq.n	800ad3e <xPortStartScheduler+0xbe>
	__asm volatile
 800ad26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad2a:	f383 8811 	msr	BASEPRI, r3
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f3bf 8f4f 	dsb	sy
 800ad36:	60bb      	str	r3, [r7, #8]
}
 800ad38:	bf00      	nop
 800ad3a:	bf00      	nop
 800ad3c:	e7fd      	b.n	800ad3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad3e:	4b1e      	ldr	r3, [pc, #120]	@ (800adb8 <xPortStartScheduler+0x138>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	021b      	lsls	r3, r3, #8
 800ad44:	4a1c      	ldr	r2, [pc, #112]	@ (800adb8 <xPortStartScheduler+0x138>)
 800ad46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad48:	4b1b      	ldr	r3, [pc, #108]	@ (800adb8 <xPortStartScheduler+0x138>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ad50:	4a19      	ldr	r2, [pc, #100]	@ (800adb8 <xPortStartScheduler+0x138>)
 800ad52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad5c:	4b17      	ldr	r3, [pc, #92]	@ (800adbc <xPortStartScheduler+0x13c>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a16      	ldr	r2, [pc, #88]	@ (800adbc <xPortStartScheduler+0x13c>)
 800ad62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ad66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad68:	4b14      	ldr	r3, [pc, #80]	@ (800adbc <xPortStartScheduler+0x13c>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a13      	ldr	r2, [pc, #76]	@ (800adbc <xPortStartScheduler+0x13c>)
 800ad6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ad72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad74:	f000 f8da 	bl	800af2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ad78:	4b11      	ldr	r3, [pc, #68]	@ (800adc0 <xPortStartScheduler+0x140>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ad7e:	f000 f8f9 	bl	800af74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ad82:	4b10      	ldr	r3, [pc, #64]	@ (800adc4 <xPortStartScheduler+0x144>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a0f      	ldr	r2, [pc, #60]	@ (800adc4 <xPortStartScheduler+0x144>)
 800ad88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ad8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ad8e:	f7ff ff63 	bl	800ac58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ad92:	f7fe fe71 	bl	8009a78 <vTaskSwitchContext>
	prvTaskExitError();
 800ad96:	f7ff ff17 	bl	800abc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ad9a:	2300      	movs	r3, #0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3718      	adds	r7, #24
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	e000ed00 	.word	0xe000ed00
 800ada8:	410fc271 	.word	0x410fc271
 800adac:	410fc270 	.word	0x410fc270
 800adb0:	e000e400 	.word	0xe000e400
 800adb4:	20001578 	.word	0x20001578
 800adb8:	2000157c 	.word	0x2000157c
 800adbc:	e000ed20 	.word	0xe000ed20
 800adc0:	2000000c 	.word	0x2000000c
 800adc4:	e000ef34 	.word	0xe000ef34

0800adc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800adc8:	b480      	push	{r7}
 800adca:	b083      	sub	sp, #12
 800adcc:	af00      	add	r7, sp, #0
	__asm volatile
 800adce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add2:	f383 8811 	msr	BASEPRI, r3
 800add6:	f3bf 8f6f 	isb	sy
 800adda:	f3bf 8f4f 	dsb	sy
 800adde:	607b      	str	r3, [r7, #4]
}
 800ade0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ade2:	4b10      	ldr	r3, [pc, #64]	@ (800ae24 <vPortEnterCritical+0x5c>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	3301      	adds	r3, #1
 800ade8:	4a0e      	ldr	r2, [pc, #56]	@ (800ae24 <vPortEnterCritical+0x5c>)
 800adea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800adec:	4b0d      	ldr	r3, [pc, #52]	@ (800ae24 <vPortEnterCritical+0x5c>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d110      	bne.n	800ae16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800adf4:	4b0c      	ldr	r3, [pc, #48]	@ (800ae28 <vPortEnterCritical+0x60>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	b2db      	uxtb	r3, r3
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d00b      	beq.n	800ae16 <vPortEnterCritical+0x4e>
	__asm volatile
 800adfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae02:	f383 8811 	msr	BASEPRI, r3
 800ae06:	f3bf 8f6f 	isb	sy
 800ae0a:	f3bf 8f4f 	dsb	sy
 800ae0e:	603b      	str	r3, [r7, #0]
}
 800ae10:	bf00      	nop
 800ae12:	bf00      	nop
 800ae14:	e7fd      	b.n	800ae12 <vPortEnterCritical+0x4a>
	}
}
 800ae16:	bf00      	nop
 800ae18:	370c      	adds	r7, #12
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop
 800ae24:	2000000c 	.word	0x2000000c
 800ae28:	e000ed04 	.word	0xe000ed04

0800ae2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae32:	4b12      	ldr	r3, [pc, #72]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d10b      	bne.n	800ae52 <vPortExitCritical+0x26>
	__asm volatile
 800ae3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3e:	f383 8811 	msr	BASEPRI, r3
 800ae42:	f3bf 8f6f 	isb	sy
 800ae46:	f3bf 8f4f 	dsb	sy
 800ae4a:	607b      	str	r3, [r7, #4]
}
 800ae4c:	bf00      	nop
 800ae4e:	bf00      	nop
 800ae50:	e7fd      	b.n	800ae4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ae52:	4b0a      	ldr	r3, [pc, #40]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	3b01      	subs	r3, #1
 800ae58:	4a08      	ldr	r2, [pc, #32]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae5c:	4b07      	ldr	r3, [pc, #28]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d105      	bne.n	800ae70 <vPortExitCritical+0x44>
 800ae64:	2300      	movs	r3, #0
 800ae66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	f383 8811 	msr	BASEPRI, r3
}
 800ae6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae70:	bf00      	nop
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr
 800ae7c:	2000000c 	.word	0x2000000c

0800ae80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ae80:	f3ef 8009 	mrs	r0, PSP
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	4b15      	ldr	r3, [pc, #84]	@ (800aee0 <pxCurrentTCBConst>)
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	f01e 0f10 	tst.w	lr, #16
 800ae90:	bf08      	it	eq
 800ae92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ae96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae9a:	6010      	str	r0, [r2, #0]
 800ae9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aea0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aea4:	f380 8811 	msr	BASEPRI, r0
 800aea8:	f3bf 8f4f 	dsb	sy
 800aeac:	f3bf 8f6f 	isb	sy
 800aeb0:	f7fe fde2 	bl	8009a78 <vTaskSwitchContext>
 800aeb4:	f04f 0000 	mov.w	r0, #0
 800aeb8:	f380 8811 	msr	BASEPRI, r0
 800aebc:	bc09      	pop	{r0, r3}
 800aebe:	6819      	ldr	r1, [r3, #0]
 800aec0:	6808      	ldr	r0, [r1, #0]
 800aec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec6:	f01e 0f10 	tst.w	lr, #16
 800aeca:	bf08      	it	eq
 800aecc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aed0:	f380 8809 	msr	PSP, r0
 800aed4:	f3bf 8f6f 	isb	sy
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	f3af 8000 	nop.w

0800aee0 <pxCurrentTCBConst>:
 800aee0:	20000f4c 	.word	0x20000f4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aee4:	bf00      	nop
 800aee6:	bf00      	nop

0800aee8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
	__asm volatile
 800aeee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef2:	f383 8811 	msr	BASEPRI, r3
 800aef6:	f3bf 8f6f 	isb	sy
 800aefa:	f3bf 8f4f 	dsb	sy
 800aefe:	607b      	str	r3, [r7, #4]
}
 800af00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af02:	f7fe fcff 	bl	8009904 <xTaskIncrementTick>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d003      	beq.n	800af14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af0c:	4b06      	ldr	r3, [pc, #24]	@ (800af28 <xPortSysTickHandler+0x40>)
 800af0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af12:	601a      	str	r2, [r3, #0]
 800af14:	2300      	movs	r3, #0
 800af16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	f383 8811 	msr	BASEPRI, r3
}
 800af1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af20:	bf00      	nop
 800af22:	3708      	adds	r7, #8
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	e000ed04 	.word	0xe000ed04

0800af2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af2c:	b480      	push	{r7}
 800af2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af30:	4b0b      	ldr	r3, [pc, #44]	@ (800af60 <vPortSetupTimerInterrupt+0x34>)
 800af32:	2200      	movs	r2, #0
 800af34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af36:	4b0b      	ldr	r3, [pc, #44]	@ (800af64 <vPortSetupTimerInterrupt+0x38>)
 800af38:	2200      	movs	r2, #0
 800af3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af3c:	4b0a      	ldr	r3, [pc, #40]	@ (800af68 <vPortSetupTimerInterrupt+0x3c>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4a0a      	ldr	r2, [pc, #40]	@ (800af6c <vPortSetupTimerInterrupt+0x40>)
 800af42:	fba2 2303 	umull	r2, r3, r2, r3
 800af46:	099b      	lsrs	r3, r3, #6
 800af48:	4a09      	ldr	r2, [pc, #36]	@ (800af70 <vPortSetupTimerInterrupt+0x44>)
 800af4a:	3b01      	subs	r3, #1
 800af4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af4e:	4b04      	ldr	r3, [pc, #16]	@ (800af60 <vPortSetupTimerInterrupt+0x34>)
 800af50:	2207      	movs	r2, #7
 800af52:	601a      	str	r2, [r3, #0]
}
 800af54:	bf00      	nop
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop
 800af60:	e000e010 	.word	0xe000e010
 800af64:	e000e018 	.word	0xe000e018
 800af68:	20000000 	.word	0x20000000
 800af6c:	10624dd3 	.word	0x10624dd3
 800af70:	e000e014 	.word	0xe000e014

0800af74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800af74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800af84 <vPortEnableVFP+0x10>
 800af78:	6801      	ldr	r1, [r0, #0]
 800af7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800af7e:	6001      	str	r1, [r0, #0]
 800af80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800af82:	bf00      	nop
 800af84:	e000ed88 	.word	0xe000ed88

0800af88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800af88:	b480      	push	{r7}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800af8e:	f3ef 8305 	mrs	r3, IPSR
 800af92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	2b0f      	cmp	r3, #15
 800af98:	d915      	bls.n	800afc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af9a:	4a18      	ldr	r2, [pc, #96]	@ (800affc <vPortValidateInterruptPriority+0x74>)
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	4413      	add	r3, r2
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800afa4:	4b16      	ldr	r3, [pc, #88]	@ (800b000 <vPortValidateInterruptPriority+0x78>)
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	7afa      	ldrb	r2, [r7, #11]
 800afaa:	429a      	cmp	r2, r3
 800afac:	d20b      	bcs.n	800afc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800afae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb2:	f383 8811 	msr	BASEPRI, r3
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	f3bf 8f4f 	dsb	sy
 800afbe:	607b      	str	r3, [r7, #4]
}
 800afc0:	bf00      	nop
 800afc2:	bf00      	nop
 800afc4:	e7fd      	b.n	800afc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800afc6:	4b0f      	ldr	r3, [pc, #60]	@ (800b004 <vPortValidateInterruptPriority+0x7c>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800afce:	4b0e      	ldr	r3, [pc, #56]	@ (800b008 <vPortValidateInterruptPriority+0x80>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	d90b      	bls.n	800afee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800afd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afda:	f383 8811 	msr	BASEPRI, r3
 800afde:	f3bf 8f6f 	isb	sy
 800afe2:	f3bf 8f4f 	dsb	sy
 800afe6:	603b      	str	r3, [r7, #0]
}
 800afe8:	bf00      	nop
 800afea:	bf00      	nop
 800afec:	e7fd      	b.n	800afea <vPortValidateInterruptPriority+0x62>
	}
 800afee:	bf00      	nop
 800aff0:	3714      	adds	r7, #20
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	e000e3f0 	.word	0xe000e3f0
 800b000:	20001578 	.word	0x20001578
 800b004:	e000ed0c 	.word	0xe000ed0c
 800b008:	2000157c 	.word	0x2000157c

0800b00c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b08a      	sub	sp, #40	@ 0x28
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b014:	2300      	movs	r3, #0
 800b016:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b018:	f7fe fbb8 	bl	800978c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b01c:	4b5c      	ldr	r3, [pc, #368]	@ (800b190 <pvPortMalloc+0x184>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d101      	bne.n	800b028 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b024:	f000 f924 	bl	800b270 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b028:	4b5a      	ldr	r3, [pc, #360]	@ (800b194 <pvPortMalloc+0x188>)
 800b02a:	681a      	ldr	r2, [r3, #0]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	4013      	ands	r3, r2
 800b030:	2b00      	cmp	r3, #0
 800b032:	f040 8095 	bne.w	800b160 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d01e      	beq.n	800b07a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b03c:	2208      	movs	r2, #8
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	4413      	add	r3, r2
 800b042:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f003 0307 	and.w	r3, r3, #7
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d015      	beq.n	800b07a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f023 0307 	bic.w	r3, r3, #7
 800b054:	3308      	adds	r3, #8
 800b056:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	f003 0307 	and.w	r3, r3, #7
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d00b      	beq.n	800b07a <pvPortMalloc+0x6e>
	__asm volatile
 800b062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b066:	f383 8811 	msr	BASEPRI, r3
 800b06a:	f3bf 8f6f 	isb	sy
 800b06e:	f3bf 8f4f 	dsb	sy
 800b072:	617b      	str	r3, [r7, #20]
}
 800b074:	bf00      	nop
 800b076:	bf00      	nop
 800b078:	e7fd      	b.n	800b076 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d06f      	beq.n	800b160 <pvPortMalloc+0x154>
 800b080:	4b45      	ldr	r3, [pc, #276]	@ (800b198 <pvPortMalloc+0x18c>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	429a      	cmp	r2, r3
 800b088:	d86a      	bhi.n	800b160 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b08a:	4b44      	ldr	r3, [pc, #272]	@ (800b19c <pvPortMalloc+0x190>)
 800b08c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b08e:	4b43      	ldr	r3, [pc, #268]	@ (800b19c <pvPortMalloc+0x190>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b094:	e004      	b.n	800b0a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b098:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a2:	685b      	ldr	r3, [r3, #4]
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d903      	bls.n	800b0b2 <pvPortMalloc+0xa6>
 800b0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d1f1      	bne.n	800b096 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b0b2:	4b37      	ldr	r3, [pc, #220]	@ (800b190 <pvPortMalloc+0x184>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d051      	beq.n	800b160 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b0bc:	6a3b      	ldr	r3, [r7, #32]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	2208      	movs	r2, #8
 800b0c2:	4413      	add	r3, r2
 800b0c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c8:	681a      	ldr	r2, [r3, #0]
 800b0ca:	6a3b      	ldr	r3, [r7, #32]
 800b0cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0d0:	685a      	ldr	r2, [r3, #4]
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	1ad2      	subs	r2, r2, r3
 800b0d6:	2308      	movs	r3, #8
 800b0d8:	005b      	lsls	r3, r3, #1
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d920      	bls.n	800b120 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4413      	add	r3, r2
 800b0e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0e6:	69bb      	ldr	r3, [r7, #24]
 800b0e8:	f003 0307 	and.w	r3, r3, #7
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d00b      	beq.n	800b108 <pvPortMalloc+0xfc>
	__asm volatile
 800b0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0f4:	f383 8811 	msr	BASEPRI, r3
 800b0f8:	f3bf 8f6f 	isb	sy
 800b0fc:	f3bf 8f4f 	dsb	sy
 800b100:	613b      	str	r3, [r7, #16]
}
 800b102:	bf00      	nop
 800b104:	bf00      	nop
 800b106:	e7fd      	b.n	800b104 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10a:	685a      	ldr	r2, [r3, #4]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	1ad2      	subs	r2, r2, r3
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b11a:	69b8      	ldr	r0, [r7, #24]
 800b11c:	f000 f90a 	bl	800b334 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b120:	4b1d      	ldr	r3, [pc, #116]	@ (800b198 <pvPortMalloc+0x18c>)
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	1ad3      	subs	r3, r2, r3
 800b12a:	4a1b      	ldr	r2, [pc, #108]	@ (800b198 <pvPortMalloc+0x18c>)
 800b12c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b12e:	4b1a      	ldr	r3, [pc, #104]	@ (800b198 <pvPortMalloc+0x18c>)
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	4b1b      	ldr	r3, [pc, #108]	@ (800b1a0 <pvPortMalloc+0x194>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	429a      	cmp	r2, r3
 800b138:	d203      	bcs.n	800b142 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b13a:	4b17      	ldr	r3, [pc, #92]	@ (800b198 <pvPortMalloc+0x18c>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	4a18      	ldr	r2, [pc, #96]	@ (800b1a0 <pvPortMalloc+0x194>)
 800b140:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b144:	685a      	ldr	r2, [r3, #4]
 800b146:	4b13      	ldr	r3, [pc, #76]	@ (800b194 <pvPortMalloc+0x188>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	431a      	orrs	r2, r3
 800b14c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b14e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b152:	2200      	movs	r2, #0
 800b154:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b156:	4b13      	ldr	r3, [pc, #76]	@ (800b1a4 <pvPortMalloc+0x198>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	3301      	adds	r3, #1
 800b15c:	4a11      	ldr	r2, [pc, #68]	@ (800b1a4 <pvPortMalloc+0x198>)
 800b15e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b160:	f7fe fb22 	bl	80097a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	f003 0307 	and.w	r3, r3, #7
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d00b      	beq.n	800b186 <pvPortMalloc+0x17a>
	__asm volatile
 800b16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	60fb      	str	r3, [r7, #12]
}
 800b180:	bf00      	nop
 800b182:	bf00      	nop
 800b184:	e7fd      	b.n	800b182 <pvPortMalloc+0x176>
	return pvReturn;
 800b186:	69fb      	ldr	r3, [r7, #28]
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3728      	adds	r7, #40	@ 0x28
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	20002cf8 	.word	0x20002cf8
 800b194:	20002d0c 	.word	0x20002d0c
 800b198:	20002cfc 	.word	0x20002cfc
 800b19c:	20002cf0 	.word	0x20002cf0
 800b1a0:	20002d00 	.word	0x20002d00
 800b1a4:	20002d04 	.word	0x20002d04

0800b1a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b086      	sub	sp, #24
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d04f      	beq.n	800b25a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b1ba:	2308      	movs	r3, #8
 800b1bc:	425b      	negs	r3, r3
 800b1be:	697a      	ldr	r2, [r7, #20]
 800b1c0:	4413      	add	r3, r2
 800b1c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	685a      	ldr	r2, [r3, #4]
 800b1cc:	4b25      	ldr	r3, [pc, #148]	@ (800b264 <vPortFree+0xbc>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d10b      	bne.n	800b1ee <vPortFree+0x46>
	__asm volatile
 800b1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1da:	f383 8811 	msr	BASEPRI, r3
 800b1de:	f3bf 8f6f 	isb	sy
 800b1e2:	f3bf 8f4f 	dsb	sy
 800b1e6:	60fb      	str	r3, [r7, #12]
}
 800b1e8:	bf00      	nop
 800b1ea:	bf00      	nop
 800b1ec:	e7fd      	b.n	800b1ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d00b      	beq.n	800b20e <vPortFree+0x66>
	__asm volatile
 800b1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1fa:	f383 8811 	msr	BASEPRI, r3
 800b1fe:	f3bf 8f6f 	isb	sy
 800b202:	f3bf 8f4f 	dsb	sy
 800b206:	60bb      	str	r3, [r7, #8]
}
 800b208:	bf00      	nop
 800b20a:	bf00      	nop
 800b20c:	e7fd      	b.n	800b20a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	685a      	ldr	r2, [r3, #4]
 800b212:	4b14      	ldr	r3, [pc, #80]	@ (800b264 <vPortFree+0xbc>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4013      	ands	r3, r2
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d01e      	beq.n	800b25a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b21c:	693b      	ldr	r3, [r7, #16]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d11a      	bne.n	800b25a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b224:	693b      	ldr	r3, [r7, #16]
 800b226:	685a      	ldr	r2, [r3, #4]
 800b228:	4b0e      	ldr	r3, [pc, #56]	@ (800b264 <vPortFree+0xbc>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	43db      	mvns	r3, r3
 800b22e:	401a      	ands	r2, r3
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b234:	f7fe faaa 	bl	800978c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	685a      	ldr	r2, [r3, #4]
 800b23c:	4b0a      	ldr	r3, [pc, #40]	@ (800b268 <vPortFree+0xc0>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	4413      	add	r3, r2
 800b242:	4a09      	ldr	r2, [pc, #36]	@ (800b268 <vPortFree+0xc0>)
 800b244:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b246:	6938      	ldr	r0, [r7, #16]
 800b248:	f000 f874 	bl	800b334 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b24c:	4b07      	ldr	r3, [pc, #28]	@ (800b26c <vPortFree+0xc4>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	3301      	adds	r3, #1
 800b252:	4a06      	ldr	r2, [pc, #24]	@ (800b26c <vPortFree+0xc4>)
 800b254:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b256:	f7fe faa7 	bl	80097a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b25a:	bf00      	nop
 800b25c:	3718      	adds	r7, #24
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	20002d0c 	.word	0x20002d0c
 800b268:	20002cfc 	.word	0x20002cfc
 800b26c:	20002d08 	.word	0x20002d08

0800b270 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b270:	b480      	push	{r7}
 800b272:	b085      	sub	sp, #20
 800b274:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b276:	f241 7370 	movw	r3, #6000	@ 0x1770
 800b27a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b27c:	4b27      	ldr	r3, [pc, #156]	@ (800b31c <prvHeapInit+0xac>)
 800b27e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f003 0307 	and.w	r3, r3, #7
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00c      	beq.n	800b2a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	3307      	adds	r3, #7
 800b28e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f023 0307 	bic.w	r3, r3, #7
 800b296:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b298:	68ba      	ldr	r2, [r7, #8]
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	1ad3      	subs	r3, r2, r3
 800b29e:	4a1f      	ldr	r2, [pc, #124]	@ (800b31c <prvHeapInit+0xac>)
 800b2a0:	4413      	add	r3, r2
 800b2a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b2a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b320 <prvHeapInit+0xb0>)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b2ae:	4b1c      	ldr	r3, [pc, #112]	@ (800b320 <prvHeapInit+0xb0>)
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	68ba      	ldr	r2, [r7, #8]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b2bc:	2208      	movs	r2, #8
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	1a9b      	subs	r3, r3, r2
 800b2c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	f023 0307 	bic.w	r3, r3, #7
 800b2ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	4a15      	ldr	r2, [pc, #84]	@ (800b324 <prvHeapInit+0xb4>)
 800b2d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b2d2:	4b14      	ldr	r3, [pc, #80]	@ (800b324 <prvHeapInit+0xb4>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b2da:	4b12      	ldr	r3, [pc, #72]	@ (800b324 <prvHeapInit+0xb4>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	1ad2      	subs	r2, r2, r3
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b2f0:	4b0c      	ldr	r3, [pc, #48]	@ (800b324 <prvHeapInit+0xb4>)
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	4a0a      	ldr	r2, [pc, #40]	@ (800b328 <prvHeapInit+0xb8>)
 800b2fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	4a09      	ldr	r2, [pc, #36]	@ (800b32c <prvHeapInit+0xbc>)
 800b306:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b308:	4b09      	ldr	r3, [pc, #36]	@ (800b330 <prvHeapInit+0xc0>)
 800b30a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b30e:	601a      	str	r2, [r3, #0]
}
 800b310:	bf00      	nop
 800b312:	3714      	adds	r7, #20
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr
 800b31c:	20001580 	.word	0x20001580
 800b320:	20002cf0 	.word	0x20002cf0
 800b324:	20002cf8 	.word	0x20002cf8
 800b328:	20002d00 	.word	0x20002d00
 800b32c:	20002cfc 	.word	0x20002cfc
 800b330:	20002d0c 	.word	0x20002d0c

0800b334 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b334:	b480      	push	{r7}
 800b336:	b085      	sub	sp, #20
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b33c:	4b28      	ldr	r3, [pc, #160]	@ (800b3e0 <prvInsertBlockIntoFreeList+0xac>)
 800b33e:	60fb      	str	r3, [r7, #12]
 800b340:	e002      	b.n	800b348 <prvInsertBlockIntoFreeList+0x14>
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	60fb      	str	r3, [r7, #12]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	429a      	cmp	r2, r3
 800b350:	d8f7      	bhi.n	800b342 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	68ba      	ldr	r2, [r7, #8]
 800b35c:	4413      	add	r3, r2
 800b35e:	687a      	ldr	r2, [r7, #4]
 800b360:	429a      	cmp	r2, r3
 800b362:	d108      	bne.n	800b376 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	685a      	ldr	r2, [r3, #4]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	441a      	add	r2, r3
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	68ba      	ldr	r2, [r7, #8]
 800b380:	441a      	add	r2, r3
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	429a      	cmp	r2, r3
 800b388:	d118      	bne.n	800b3bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	4b15      	ldr	r3, [pc, #84]	@ (800b3e4 <prvInsertBlockIntoFreeList+0xb0>)
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	429a      	cmp	r2, r3
 800b394:	d00d      	beq.n	800b3b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	685a      	ldr	r2, [r3, #4]
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	441a      	add	r2, r3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	681a      	ldr	r2, [r3, #0]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	601a      	str	r2, [r3, #0]
 800b3b0:	e008      	b.n	800b3c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b3b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e4 <prvInsertBlockIntoFreeList+0xb0>)
 800b3b4:	681a      	ldr	r2, [r3, #0]
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	601a      	str	r2, [r3, #0]
 800b3ba:	e003      	b.n	800b3c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681a      	ldr	r2, [r3, #0]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b3c4:	68fa      	ldr	r2, [r7, #12]
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d002      	beq.n	800b3d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3d2:	bf00      	nop
 800b3d4:	3714      	adds	r7, #20
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr
 800b3de:	bf00      	nop
 800b3e0:	20002cf0 	.word	0x20002cf0
 800b3e4:	20002cf8 	.word	0x20002cf8

0800b3e8 <malloc>:
 800b3e8:	4b02      	ldr	r3, [pc, #8]	@ (800b3f4 <malloc+0xc>)
 800b3ea:	4601      	mov	r1, r0
 800b3ec:	6818      	ldr	r0, [r3, #0]
 800b3ee:	f000 b82d 	b.w	800b44c <_malloc_r>
 800b3f2:	bf00      	nop
 800b3f4:	20000010 	.word	0x20000010

0800b3f8 <free>:
 800b3f8:	4b02      	ldr	r3, [pc, #8]	@ (800b404 <free+0xc>)
 800b3fa:	4601      	mov	r1, r0
 800b3fc:	6818      	ldr	r0, [r3, #0]
 800b3fe:	f000 b95b 	b.w	800b6b8 <_free_r>
 800b402:	bf00      	nop
 800b404:	20000010 	.word	0x20000010

0800b408 <sbrk_aligned>:
 800b408:	b570      	push	{r4, r5, r6, lr}
 800b40a:	4e0f      	ldr	r6, [pc, #60]	@ (800b448 <sbrk_aligned+0x40>)
 800b40c:	460c      	mov	r4, r1
 800b40e:	6831      	ldr	r1, [r6, #0]
 800b410:	4605      	mov	r5, r0
 800b412:	b911      	cbnz	r1, 800b41a <sbrk_aligned+0x12>
 800b414:	f000 f8ae 	bl	800b574 <_sbrk_r>
 800b418:	6030      	str	r0, [r6, #0]
 800b41a:	4621      	mov	r1, r4
 800b41c:	4628      	mov	r0, r5
 800b41e:	f000 f8a9 	bl	800b574 <_sbrk_r>
 800b422:	1c43      	adds	r3, r0, #1
 800b424:	d103      	bne.n	800b42e <sbrk_aligned+0x26>
 800b426:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b42a:	4620      	mov	r0, r4
 800b42c:	bd70      	pop	{r4, r5, r6, pc}
 800b42e:	1cc4      	adds	r4, r0, #3
 800b430:	f024 0403 	bic.w	r4, r4, #3
 800b434:	42a0      	cmp	r0, r4
 800b436:	d0f8      	beq.n	800b42a <sbrk_aligned+0x22>
 800b438:	1a21      	subs	r1, r4, r0
 800b43a:	4628      	mov	r0, r5
 800b43c:	f000 f89a 	bl	800b574 <_sbrk_r>
 800b440:	3001      	adds	r0, #1
 800b442:	d1f2      	bne.n	800b42a <sbrk_aligned+0x22>
 800b444:	e7ef      	b.n	800b426 <sbrk_aligned+0x1e>
 800b446:	bf00      	nop
 800b448:	20002d10 	.word	0x20002d10

0800b44c <_malloc_r>:
 800b44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b450:	1ccd      	adds	r5, r1, #3
 800b452:	f025 0503 	bic.w	r5, r5, #3
 800b456:	3508      	adds	r5, #8
 800b458:	2d0c      	cmp	r5, #12
 800b45a:	bf38      	it	cc
 800b45c:	250c      	movcc	r5, #12
 800b45e:	2d00      	cmp	r5, #0
 800b460:	4606      	mov	r6, r0
 800b462:	db01      	blt.n	800b468 <_malloc_r+0x1c>
 800b464:	42a9      	cmp	r1, r5
 800b466:	d904      	bls.n	800b472 <_malloc_r+0x26>
 800b468:	230c      	movs	r3, #12
 800b46a:	6033      	str	r3, [r6, #0]
 800b46c:	2000      	movs	r0, #0
 800b46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b472:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b548 <_malloc_r+0xfc>
 800b476:	f000 f869 	bl	800b54c <__malloc_lock>
 800b47a:	f8d8 3000 	ldr.w	r3, [r8]
 800b47e:	461c      	mov	r4, r3
 800b480:	bb44      	cbnz	r4, 800b4d4 <_malloc_r+0x88>
 800b482:	4629      	mov	r1, r5
 800b484:	4630      	mov	r0, r6
 800b486:	f7ff ffbf 	bl	800b408 <sbrk_aligned>
 800b48a:	1c43      	adds	r3, r0, #1
 800b48c:	4604      	mov	r4, r0
 800b48e:	d158      	bne.n	800b542 <_malloc_r+0xf6>
 800b490:	f8d8 4000 	ldr.w	r4, [r8]
 800b494:	4627      	mov	r7, r4
 800b496:	2f00      	cmp	r7, #0
 800b498:	d143      	bne.n	800b522 <_malloc_r+0xd6>
 800b49a:	2c00      	cmp	r4, #0
 800b49c:	d04b      	beq.n	800b536 <_malloc_r+0xea>
 800b49e:	6823      	ldr	r3, [r4, #0]
 800b4a0:	4639      	mov	r1, r7
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	eb04 0903 	add.w	r9, r4, r3
 800b4a8:	f000 f864 	bl	800b574 <_sbrk_r>
 800b4ac:	4581      	cmp	r9, r0
 800b4ae:	d142      	bne.n	800b536 <_malloc_r+0xea>
 800b4b0:	6821      	ldr	r1, [r4, #0]
 800b4b2:	1a6d      	subs	r5, r5, r1
 800b4b4:	4629      	mov	r1, r5
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f7ff ffa6 	bl	800b408 <sbrk_aligned>
 800b4bc:	3001      	adds	r0, #1
 800b4be:	d03a      	beq.n	800b536 <_malloc_r+0xea>
 800b4c0:	6823      	ldr	r3, [r4, #0]
 800b4c2:	442b      	add	r3, r5
 800b4c4:	6023      	str	r3, [r4, #0]
 800b4c6:	f8d8 3000 	ldr.w	r3, [r8]
 800b4ca:	685a      	ldr	r2, [r3, #4]
 800b4cc:	bb62      	cbnz	r2, 800b528 <_malloc_r+0xdc>
 800b4ce:	f8c8 7000 	str.w	r7, [r8]
 800b4d2:	e00f      	b.n	800b4f4 <_malloc_r+0xa8>
 800b4d4:	6822      	ldr	r2, [r4, #0]
 800b4d6:	1b52      	subs	r2, r2, r5
 800b4d8:	d420      	bmi.n	800b51c <_malloc_r+0xd0>
 800b4da:	2a0b      	cmp	r2, #11
 800b4dc:	d917      	bls.n	800b50e <_malloc_r+0xc2>
 800b4de:	1961      	adds	r1, r4, r5
 800b4e0:	42a3      	cmp	r3, r4
 800b4e2:	6025      	str	r5, [r4, #0]
 800b4e4:	bf18      	it	ne
 800b4e6:	6059      	strne	r1, [r3, #4]
 800b4e8:	6863      	ldr	r3, [r4, #4]
 800b4ea:	bf08      	it	eq
 800b4ec:	f8c8 1000 	streq.w	r1, [r8]
 800b4f0:	5162      	str	r2, [r4, r5]
 800b4f2:	604b      	str	r3, [r1, #4]
 800b4f4:	4630      	mov	r0, r6
 800b4f6:	f000 f82f 	bl	800b558 <__malloc_unlock>
 800b4fa:	f104 000b 	add.w	r0, r4, #11
 800b4fe:	1d23      	adds	r3, r4, #4
 800b500:	f020 0007 	bic.w	r0, r0, #7
 800b504:	1ac2      	subs	r2, r0, r3
 800b506:	bf1c      	itt	ne
 800b508:	1a1b      	subne	r3, r3, r0
 800b50a:	50a3      	strne	r3, [r4, r2]
 800b50c:	e7af      	b.n	800b46e <_malloc_r+0x22>
 800b50e:	6862      	ldr	r2, [r4, #4]
 800b510:	42a3      	cmp	r3, r4
 800b512:	bf0c      	ite	eq
 800b514:	f8c8 2000 	streq.w	r2, [r8]
 800b518:	605a      	strne	r2, [r3, #4]
 800b51a:	e7eb      	b.n	800b4f4 <_malloc_r+0xa8>
 800b51c:	4623      	mov	r3, r4
 800b51e:	6864      	ldr	r4, [r4, #4]
 800b520:	e7ae      	b.n	800b480 <_malloc_r+0x34>
 800b522:	463c      	mov	r4, r7
 800b524:	687f      	ldr	r7, [r7, #4]
 800b526:	e7b6      	b.n	800b496 <_malloc_r+0x4a>
 800b528:	461a      	mov	r2, r3
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	42a3      	cmp	r3, r4
 800b52e:	d1fb      	bne.n	800b528 <_malloc_r+0xdc>
 800b530:	2300      	movs	r3, #0
 800b532:	6053      	str	r3, [r2, #4]
 800b534:	e7de      	b.n	800b4f4 <_malloc_r+0xa8>
 800b536:	230c      	movs	r3, #12
 800b538:	6033      	str	r3, [r6, #0]
 800b53a:	4630      	mov	r0, r6
 800b53c:	f000 f80c 	bl	800b558 <__malloc_unlock>
 800b540:	e794      	b.n	800b46c <_malloc_r+0x20>
 800b542:	6005      	str	r5, [r0, #0]
 800b544:	e7d6      	b.n	800b4f4 <_malloc_r+0xa8>
 800b546:	bf00      	nop
 800b548:	20002d14 	.word	0x20002d14

0800b54c <__malloc_lock>:
 800b54c:	4801      	ldr	r0, [pc, #4]	@ (800b554 <__malloc_lock+0x8>)
 800b54e:	f000 b845 	b.w	800b5dc <__retarget_lock_acquire_recursive>
 800b552:	bf00      	nop
 800b554:	20002e50 	.word	0x20002e50

0800b558 <__malloc_unlock>:
 800b558:	4801      	ldr	r0, [pc, #4]	@ (800b560 <__malloc_unlock+0x8>)
 800b55a:	f000 b840 	b.w	800b5de <__retarget_lock_release_recursive>
 800b55e:	bf00      	nop
 800b560:	20002e50 	.word	0x20002e50

0800b564 <memset>:
 800b564:	4402      	add	r2, r0
 800b566:	4603      	mov	r3, r0
 800b568:	4293      	cmp	r3, r2
 800b56a:	d100      	bne.n	800b56e <memset+0xa>
 800b56c:	4770      	bx	lr
 800b56e:	f803 1b01 	strb.w	r1, [r3], #1
 800b572:	e7f9      	b.n	800b568 <memset+0x4>

0800b574 <_sbrk_r>:
 800b574:	b538      	push	{r3, r4, r5, lr}
 800b576:	4d06      	ldr	r5, [pc, #24]	@ (800b590 <_sbrk_r+0x1c>)
 800b578:	2300      	movs	r3, #0
 800b57a:	4604      	mov	r4, r0
 800b57c:	4608      	mov	r0, r1
 800b57e:	602b      	str	r3, [r5, #0]
 800b580:	f000 f8e4 	bl	800b74c <_sbrk>
 800b584:	1c43      	adds	r3, r0, #1
 800b586:	d102      	bne.n	800b58e <_sbrk_r+0x1a>
 800b588:	682b      	ldr	r3, [r5, #0]
 800b58a:	b103      	cbz	r3, 800b58e <_sbrk_r+0x1a>
 800b58c:	6023      	str	r3, [r4, #0]
 800b58e:	bd38      	pop	{r3, r4, r5, pc}
 800b590:	20002e54 	.word	0x20002e54

0800b594 <__libc_init_array>:
 800b594:	b570      	push	{r4, r5, r6, lr}
 800b596:	4d0d      	ldr	r5, [pc, #52]	@ (800b5cc <__libc_init_array+0x38>)
 800b598:	4c0d      	ldr	r4, [pc, #52]	@ (800b5d0 <__libc_init_array+0x3c>)
 800b59a:	1b64      	subs	r4, r4, r5
 800b59c:	10a4      	asrs	r4, r4, #2
 800b59e:	2600      	movs	r6, #0
 800b5a0:	42a6      	cmp	r6, r4
 800b5a2:	d109      	bne.n	800b5b8 <__libc_init_array+0x24>
 800b5a4:	4d0b      	ldr	r5, [pc, #44]	@ (800b5d4 <__libc_init_array+0x40>)
 800b5a6:	4c0c      	ldr	r4, [pc, #48]	@ (800b5d8 <__libc_init_array+0x44>)
 800b5a8:	f000 f8de 	bl	800b768 <_init>
 800b5ac:	1b64      	subs	r4, r4, r5
 800b5ae:	10a4      	asrs	r4, r4, #2
 800b5b0:	2600      	movs	r6, #0
 800b5b2:	42a6      	cmp	r6, r4
 800b5b4:	d105      	bne.n	800b5c2 <__libc_init_array+0x2e>
 800b5b6:	bd70      	pop	{r4, r5, r6, pc}
 800b5b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5bc:	4798      	blx	r3
 800b5be:	3601      	adds	r6, #1
 800b5c0:	e7ee      	b.n	800b5a0 <__libc_init_array+0xc>
 800b5c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5c6:	4798      	blx	r3
 800b5c8:	3601      	adds	r6, #1
 800b5ca:	e7f2      	b.n	800b5b2 <__libc_init_array+0x1e>
 800b5cc:	0800bf38 	.word	0x0800bf38
 800b5d0:	0800bf38 	.word	0x0800bf38
 800b5d4:	0800bf38 	.word	0x0800bf38
 800b5d8:	0800bf3c 	.word	0x0800bf3c

0800b5dc <__retarget_lock_acquire_recursive>:
 800b5dc:	4770      	bx	lr

0800b5de <__retarget_lock_release_recursive>:
 800b5de:	4770      	bx	lr

0800b5e0 <_reclaim_reent>:
 800b5e0:	4b2d      	ldr	r3, [pc, #180]	@ (800b698 <_reclaim_reent+0xb8>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4283      	cmp	r3, r0
 800b5e6:	b570      	push	{r4, r5, r6, lr}
 800b5e8:	4604      	mov	r4, r0
 800b5ea:	d053      	beq.n	800b694 <_reclaim_reent+0xb4>
 800b5ec:	69c3      	ldr	r3, [r0, #28]
 800b5ee:	b31b      	cbz	r3, 800b638 <_reclaim_reent+0x58>
 800b5f0:	68db      	ldr	r3, [r3, #12]
 800b5f2:	b163      	cbz	r3, 800b60e <_reclaim_reent+0x2e>
 800b5f4:	2500      	movs	r5, #0
 800b5f6:	69e3      	ldr	r3, [r4, #28]
 800b5f8:	68db      	ldr	r3, [r3, #12]
 800b5fa:	5959      	ldr	r1, [r3, r5]
 800b5fc:	b9b1      	cbnz	r1, 800b62c <_reclaim_reent+0x4c>
 800b5fe:	3504      	adds	r5, #4
 800b600:	2d80      	cmp	r5, #128	@ 0x80
 800b602:	d1f8      	bne.n	800b5f6 <_reclaim_reent+0x16>
 800b604:	69e3      	ldr	r3, [r4, #28]
 800b606:	4620      	mov	r0, r4
 800b608:	68d9      	ldr	r1, [r3, #12]
 800b60a:	f000 f855 	bl	800b6b8 <_free_r>
 800b60e:	69e3      	ldr	r3, [r4, #28]
 800b610:	6819      	ldr	r1, [r3, #0]
 800b612:	b111      	cbz	r1, 800b61a <_reclaim_reent+0x3a>
 800b614:	4620      	mov	r0, r4
 800b616:	f000 f84f 	bl	800b6b8 <_free_r>
 800b61a:	69e3      	ldr	r3, [r4, #28]
 800b61c:	689d      	ldr	r5, [r3, #8]
 800b61e:	b15d      	cbz	r5, 800b638 <_reclaim_reent+0x58>
 800b620:	4629      	mov	r1, r5
 800b622:	4620      	mov	r0, r4
 800b624:	682d      	ldr	r5, [r5, #0]
 800b626:	f000 f847 	bl	800b6b8 <_free_r>
 800b62a:	e7f8      	b.n	800b61e <_reclaim_reent+0x3e>
 800b62c:	680e      	ldr	r6, [r1, #0]
 800b62e:	4620      	mov	r0, r4
 800b630:	f000 f842 	bl	800b6b8 <_free_r>
 800b634:	4631      	mov	r1, r6
 800b636:	e7e1      	b.n	800b5fc <_reclaim_reent+0x1c>
 800b638:	6961      	ldr	r1, [r4, #20]
 800b63a:	b111      	cbz	r1, 800b642 <_reclaim_reent+0x62>
 800b63c:	4620      	mov	r0, r4
 800b63e:	f000 f83b 	bl	800b6b8 <_free_r>
 800b642:	69e1      	ldr	r1, [r4, #28]
 800b644:	b111      	cbz	r1, 800b64c <_reclaim_reent+0x6c>
 800b646:	4620      	mov	r0, r4
 800b648:	f000 f836 	bl	800b6b8 <_free_r>
 800b64c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b64e:	b111      	cbz	r1, 800b656 <_reclaim_reent+0x76>
 800b650:	4620      	mov	r0, r4
 800b652:	f000 f831 	bl	800b6b8 <_free_r>
 800b656:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b658:	b111      	cbz	r1, 800b660 <_reclaim_reent+0x80>
 800b65a:	4620      	mov	r0, r4
 800b65c:	f000 f82c 	bl	800b6b8 <_free_r>
 800b660:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b662:	b111      	cbz	r1, 800b66a <_reclaim_reent+0x8a>
 800b664:	4620      	mov	r0, r4
 800b666:	f000 f827 	bl	800b6b8 <_free_r>
 800b66a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b66c:	b111      	cbz	r1, 800b674 <_reclaim_reent+0x94>
 800b66e:	4620      	mov	r0, r4
 800b670:	f000 f822 	bl	800b6b8 <_free_r>
 800b674:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b676:	b111      	cbz	r1, 800b67e <_reclaim_reent+0x9e>
 800b678:	4620      	mov	r0, r4
 800b67a:	f000 f81d 	bl	800b6b8 <_free_r>
 800b67e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b680:	b111      	cbz	r1, 800b688 <_reclaim_reent+0xa8>
 800b682:	4620      	mov	r0, r4
 800b684:	f000 f818 	bl	800b6b8 <_free_r>
 800b688:	6a23      	ldr	r3, [r4, #32]
 800b68a:	b11b      	cbz	r3, 800b694 <_reclaim_reent+0xb4>
 800b68c:	4620      	mov	r0, r4
 800b68e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b692:	4718      	bx	r3
 800b694:	bd70      	pop	{r4, r5, r6, pc}
 800b696:	bf00      	nop
 800b698:	20000010 	.word	0x20000010

0800b69c <memcpy>:
 800b69c:	440a      	add	r2, r1
 800b69e:	4291      	cmp	r1, r2
 800b6a0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b6a4:	d100      	bne.n	800b6a8 <memcpy+0xc>
 800b6a6:	4770      	bx	lr
 800b6a8:	b510      	push	{r4, lr}
 800b6aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6b2:	4291      	cmp	r1, r2
 800b6b4:	d1f9      	bne.n	800b6aa <memcpy+0xe>
 800b6b6:	bd10      	pop	{r4, pc}

0800b6b8 <_free_r>:
 800b6b8:	b538      	push	{r3, r4, r5, lr}
 800b6ba:	4605      	mov	r5, r0
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	d041      	beq.n	800b744 <_free_r+0x8c>
 800b6c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6c4:	1f0c      	subs	r4, r1, #4
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	bfb8      	it	lt
 800b6ca:	18e4      	addlt	r4, r4, r3
 800b6cc:	f7ff ff3e 	bl	800b54c <__malloc_lock>
 800b6d0:	4a1d      	ldr	r2, [pc, #116]	@ (800b748 <_free_r+0x90>)
 800b6d2:	6813      	ldr	r3, [r2, #0]
 800b6d4:	b933      	cbnz	r3, 800b6e4 <_free_r+0x2c>
 800b6d6:	6063      	str	r3, [r4, #4]
 800b6d8:	6014      	str	r4, [r2, #0]
 800b6da:	4628      	mov	r0, r5
 800b6dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6e0:	f7ff bf3a 	b.w	800b558 <__malloc_unlock>
 800b6e4:	42a3      	cmp	r3, r4
 800b6e6:	d908      	bls.n	800b6fa <_free_r+0x42>
 800b6e8:	6820      	ldr	r0, [r4, #0]
 800b6ea:	1821      	adds	r1, r4, r0
 800b6ec:	428b      	cmp	r3, r1
 800b6ee:	bf01      	itttt	eq
 800b6f0:	6819      	ldreq	r1, [r3, #0]
 800b6f2:	685b      	ldreq	r3, [r3, #4]
 800b6f4:	1809      	addeq	r1, r1, r0
 800b6f6:	6021      	streq	r1, [r4, #0]
 800b6f8:	e7ed      	b.n	800b6d6 <_free_r+0x1e>
 800b6fa:	461a      	mov	r2, r3
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	b10b      	cbz	r3, 800b704 <_free_r+0x4c>
 800b700:	42a3      	cmp	r3, r4
 800b702:	d9fa      	bls.n	800b6fa <_free_r+0x42>
 800b704:	6811      	ldr	r1, [r2, #0]
 800b706:	1850      	adds	r0, r2, r1
 800b708:	42a0      	cmp	r0, r4
 800b70a:	d10b      	bne.n	800b724 <_free_r+0x6c>
 800b70c:	6820      	ldr	r0, [r4, #0]
 800b70e:	4401      	add	r1, r0
 800b710:	1850      	adds	r0, r2, r1
 800b712:	4283      	cmp	r3, r0
 800b714:	6011      	str	r1, [r2, #0]
 800b716:	d1e0      	bne.n	800b6da <_free_r+0x22>
 800b718:	6818      	ldr	r0, [r3, #0]
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	6053      	str	r3, [r2, #4]
 800b71e:	4408      	add	r0, r1
 800b720:	6010      	str	r0, [r2, #0]
 800b722:	e7da      	b.n	800b6da <_free_r+0x22>
 800b724:	d902      	bls.n	800b72c <_free_r+0x74>
 800b726:	230c      	movs	r3, #12
 800b728:	602b      	str	r3, [r5, #0]
 800b72a:	e7d6      	b.n	800b6da <_free_r+0x22>
 800b72c:	6820      	ldr	r0, [r4, #0]
 800b72e:	1821      	adds	r1, r4, r0
 800b730:	428b      	cmp	r3, r1
 800b732:	bf04      	itt	eq
 800b734:	6819      	ldreq	r1, [r3, #0]
 800b736:	685b      	ldreq	r3, [r3, #4]
 800b738:	6063      	str	r3, [r4, #4]
 800b73a:	bf04      	itt	eq
 800b73c:	1809      	addeq	r1, r1, r0
 800b73e:	6021      	streq	r1, [r4, #0]
 800b740:	6054      	str	r4, [r2, #4]
 800b742:	e7ca      	b.n	800b6da <_free_r+0x22>
 800b744:	bd38      	pop	{r3, r4, r5, pc}
 800b746:	bf00      	nop
 800b748:	20002d14 	.word	0x20002d14

0800b74c <_sbrk>:
 800b74c:	4a04      	ldr	r2, [pc, #16]	@ (800b760 <_sbrk+0x14>)
 800b74e:	6811      	ldr	r1, [r2, #0]
 800b750:	4603      	mov	r3, r0
 800b752:	b909      	cbnz	r1, 800b758 <_sbrk+0xc>
 800b754:	4903      	ldr	r1, [pc, #12]	@ (800b764 <_sbrk+0x18>)
 800b756:	6011      	str	r1, [r2, #0]
 800b758:	6810      	ldr	r0, [r2, #0]
 800b75a:	4403      	add	r3, r0
 800b75c:	6013      	str	r3, [r2, #0]
 800b75e:	4770      	bx	lr
 800b760:	20002e58 	.word	0x20002e58
 800b764:	20002e60 	.word	0x20002e60

0800b768 <_init>:
 800b768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b76a:	bf00      	nop
 800b76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b76e:	bc08      	pop	{r3}
 800b770:	469e      	mov	lr, r3
 800b772:	4770      	bx	lr

0800b774 <_fini>:
 800b774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b776:	bf00      	nop
 800b778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b77a:	bc08      	pop	{r3}
 800b77c:	469e      	mov	lr, r3
 800b77e:	4770      	bx	lr
