-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_TOP_Pipeline_VITIS_LOOP_177_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    IN_r_TVALID : IN STD_LOGIC;
    OUT_r_TREADY : IN STD_LOGIC;
    IN_r_TDATA : IN STD_LOGIC_VECTOR (191 downto 0);
    IN_r_TREADY : OUT STD_LOGIC;
    OUT_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    OUT_r_TVALID : OUT STD_LOGIC;
    inreg_0_1_i : IN STD_LOGIC_VECTOR (63 downto 0);
    inreg_0_1_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    inreg_0_1_o_ap_vld : OUT STD_LOGIC;
    inreg_0_i : IN STD_LOGIC_VECTOR (63 downto 0);
    inreg_0_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    inreg_0_o_ap_vld : OUT STD_LOGIC;
    inreg_1_i : IN STD_LOGIC_VECTOR (63 downto 0);
    inreg_1_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    inreg_1_o_ap_vld : OUT STD_LOGIC;
    inreg_1_1_i : IN STD_LOGIC_VECTOR (63 downto 0);
    inreg_1_1_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    inreg_1_1_o_ap_vld : OUT STD_LOGIC;
    outreg_0_i : IN STD_LOGIC_VECTOR (57 downto 0);
    outreg_0_o : OUT STD_LOGIC_VECTOR (57 downto 0);
    outreg_0_o_ap_vld : OUT STD_LOGIC;
    outreg_1_i : IN STD_LOGIC_VECTOR (57 downto 0);
    outreg_1_o : OUT STD_LOGIC_VECTOR (57 downto 0);
    outreg_1_o_ap_vld : OUT STD_LOGIC;
    outreg_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_0_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_0_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_0_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_0_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_0_6 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_6 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_0_7 : IN STD_LOGIC_VECTOR (0 downto 0);
    outreg_1_7 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of TOP_TOP_Pipeline_VITIS_LOOP_177_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv58_0 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv59_0 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_1125 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1125_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln253_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal IN_r_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal OUT_r_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_3_reg_1129 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_reg_1129_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_reg_1134 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_reg_1134_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal operation_reg_1141 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1145 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1145_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal opcode_fu_555_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal opcode_reg_1153 : STD_LOGIC_VECTOR (6 downto 0);
    signal opcode_reg_1153_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_1_reg_1157 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_2_reg_1162 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_3_reg_1167 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_4_reg_1172 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_5_reg_1177 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_447_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_6_reg_1182 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln210_7_reg_1187 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_1_reg_1195 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_2_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_3_reg_1205 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_4_reg_1210 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_5_reg_1215 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_6_reg_1220 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln206_7_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_1_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_1_reg_1236_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_2_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_2_reg_1241_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_3_reg_1246 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_3_reg_1246_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_4_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_4_reg_1251_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_5_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_5_reg_1256_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_6_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_6_reg_1261_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_7_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln223_7_reg_1266_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_1_fu_586_p19 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p19 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_phi_mux_out_data_4_phi_fu_401_p8 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_phi_reg_pp0_iter0_out_data_4_reg_397 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_phi_reg_pp0_iter1_out_data_4_reg_397 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_phi_reg_pp0_iter2_out_data_4_reg_397 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p19 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outreg_0_8_fu_1011_p14 : STD_LOGIC_VECTOR (57 downto 0);
    signal tmp_8_fu_544_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_hls_data_fu_473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_466_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p6 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p8 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p10 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p12 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p14 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p16 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_1_fu_586_p17 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p6 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p8 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p10 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p12 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p14 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p16 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_fu_646_p17 : STD_LOGIC_VECTOR (57 downto 0);
    signal s1_fu_685_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal s2_fu_692_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal c1_fu_699_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_fu_703_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal c1_1_fu_713_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_1_fu_723_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln22_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_739_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal c1_2_fu_753_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_2_fu_763_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln27_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1_fu_779_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal c1_3_fu_793_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_3_fu_803_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln32_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln2_fu_819_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal c1_4_fu_833_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_4_fu_843_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln37_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln3_fu_859_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal c1_5_fu_873_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_5_fu_883_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_6_fu_907_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_6_fu_917_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln47_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_7_fu_941_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_7_fu_951_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln52_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln4_fu_899_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln5_fu_933_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln6_fu_967_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal score2_fu_747_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln17_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_993_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln58_1_fu_987_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln58_fu_981_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln57_fu_975_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal score5_fu_867_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal score4_fu_827_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal score3_fu_787_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln58_2_fu_1005_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_data_2_fu_1071_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p6 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p8 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p10 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p12 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p14 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p16 : STD_LOGIC_VECTOR (57 downto 0);
    signal out_data_2_fu_1071_p17 : STD_LOGIC_VECTOR (57 downto 0);
    signal or_ln251_1_fu_1111_p4 : STD_LOGIC_VECTOR (121 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_loop_init : STD_LOGIC;
    signal ap_condition_147 : BOOLEAN;
    signal ap_condition_201 : BOOLEAN;
    signal out_data_1_fu_586_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_fu_586_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_fu_646_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_fu_1071_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component TOP_sparsemux_17_3_58_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (57 downto 0);
        din1 : IN STD_LOGIC_VECTOR (57 downto 0);
        din2 : IN STD_LOGIC_VECTOR (57 downto 0);
        din3 : IN STD_LOGIC_VECTOR (57 downto 0);
        din4 : IN STD_LOGIC_VECTOR (57 downto 0);
        din5 : IN STD_LOGIC_VECTOR (57 downto 0);
        din6 : IN STD_LOGIC_VECTOR (57 downto 0);
        din7 : IN STD_LOGIC_VECTOR (57 downto 0);
        def : IN STD_LOGIC_VECTOR (57 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component TOP_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_17_3_58_1_1_U21 : component TOP_sparsemux_17_3_58_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 58,
        CASE1 => "001",
        din1_WIDTH => 58,
        CASE2 => "010",
        din2_WIDTH => 58,
        CASE3 => "011",
        din3_WIDTH => 58,
        CASE4 => "100",
        din4_WIDTH => 58,
        CASE5 => "101",
        din5_WIDTH => 58,
        CASE6 => "110",
        din6_WIDTH => 58,
        CASE7 => "111",
        din7_WIDTH => 58,
        def_WIDTH => 58,
        sel_WIDTH => 3,
        dout_WIDTH => 58)
    port map (
        din0 => grp_fu_466_p3,
        din1 => out_data_1_fu_586_p4,
        din2 => out_data_1_fu_586_p6,
        din3 => out_data_1_fu_586_p8,
        din4 => out_data_1_fu_586_p10,
        din5 => out_data_1_fu_586_p12,
        din6 => out_data_1_fu_586_p14,
        din7 => out_data_1_fu_586_p16,
        def => out_data_1_fu_586_p17,
        sel => tmp_5_reg_1134,
        dout => out_data_1_fu_586_p19);

    sparsemux_17_3_58_1_1_U22 : component TOP_sparsemux_17_3_58_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 58,
        CASE1 => "001",
        din1_WIDTH => 58,
        CASE2 => "010",
        din2_WIDTH => 58,
        CASE3 => "011",
        din3_WIDTH => 58,
        CASE4 => "100",
        din4_WIDTH => 58,
        CASE5 => "101",
        din5_WIDTH => 58,
        CASE6 => "110",
        din6_WIDTH => 58,
        CASE7 => "111",
        din7_WIDTH => 58,
        def_WIDTH => 58,
        sel_WIDTH => 3,
        dout_WIDTH => 58)
    port map (
        din0 => grp_fu_466_p3,
        din1 => out_data_fu_646_p4,
        din2 => out_data_fu_646_p6,
        din3 => out_data_fu_646_p8,
        din4 => out_data_fu_646_p10,
        din5 => out_data_fu_646_p12,
        din6 => out_data_fu_646_p14,
        din7 => out_data_fu_646_p16,
        def => out_data_fu_646_p17,
        sel => tmp_5_reg_1134,
        dout => out_data_fu_646_p19);

    sparsemux_17_3_58_1_1_U23 : component TOP_sparsemux_17_3_58_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 58,
        CASE1 => "001",
        din1_WIDTH => 58,
        CASE2 => "010",
        din2_WIDTH => 58,
        CASE3 => "011",
        din3_WIDTH => 58,
        CASE4 => "100",
        din4_WIDTH => 58,
        CASE5 => "101",
        din5_WIDTH => 58,
        CASE6 => "110",
        din6_WIDTH => 58,
        CASE7 => "111",
        din7_WIDTH => 58,
        def_WIDTH => 58,
        sel_WIDTH => 3,
        dout_WIDTH => 58)
    port map (
        din0 => out_data_2_fu_1071_p2,
        din1 => out_data_2_fu_1071_p4,
        din2 => out_data_2_fu_1071_p6,
        din3 => out_data_2_fu_1071_p8,
        din4 => out_data_2_fu_1071_p10,
        din5 => out_data_2_fu_1071_p12,
        din6 => out_data_2_fu_1071_p14,
        din7 => out_data_2_fu_1071_p16,
        def => out_data_2_fu_1071_p17,
        sel => tmp_5_reg_1134_pp0_iter1_reg,
        dout => out_data_2_fu_1071_p19);

    flow_control_loop_pipe_sequential_init_U : component TOP_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_out_data_4_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_147)) then
                if (((tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (opcode_fu_555_p1 = ap_const_lv7_B))) then 
                    ap_phi_reg_pp0_iter1_out_data_4_reg_397 <= ap_const_lv58_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_out_data_4_reg_397 <= ap_phi_reg_pp0_iter0_out_data_4_reg_397;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_out_data_4_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_201)) then
                if (((tmp_reg_1125 = ap_const_lv1_1) and (opcode_reg_1153 = ap_const_lv7_5B))) then 
                    ap_phi_reg_pp0_iter2_out_data_4_reg_397 <= out_data_1_fu_586_p19;
                elsif (((tmp_reg_1125 = ap_const_lv1_1) and (opcode_reg_1153 = ap_const_lv7_2B))) then 
                    ap_phi_reg_pp0_iter2_out_data_4_reg_397 <= out_data_fu_646_p19;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_out_data_4_reg_397 <= ap_phi_reg_pp0_iter1_out_data_4_reg_397;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                opcode_reg_1153 <= opcode_fu_555_p1;
                opcode_reg_1153_pp0_iter1_reg <= opcode_reg_1153;
                operation_reg_1141 <= IN_r_TDATA(30 downto 30);
                select_ln223_1_reg_1236_pp0_iter1_reg <= select_ln223_1_reg_1236;
                select_ln223_2_reg_1241_pp0_iter1_reg <= select_ln223_2_reg_1241;
                select_ln223_3_reg_1246_pp0_iter1_reg <= select_ln223_3_reg_1246;
                select_ln223_4_reg_1251_pp0_iter1_reg <= select_ln223_4_reg_1251;
                select_ln223_5_reg_1256_pp0_iter1_reg <= select_ln223_5_reg_1256;
                select_ln223_6_reg_1261_pp0_iter1_reg <= select_ln223_6_reg_1261;
                select_ln223_7_reg_1266_pp0_iter1_reg <= select_ln223_7_reg_1266;
                tmp_2_reg_1145 <= IN_r_TDATA(31 downto 31);
                tmp_2_reg_1145_pp0_iter1_reg <= tmp_2_reg_1145;
                tmp_3_reg_1129 <= IN_r_TDATA(11 downto 7);
                tmp_3_reg_1129_pp0_iter1_reg <= tmp_3_reg_1129;
                tmp_5_reg_1134 <= IN_r_TDATA(14 downto 12);
                tmp_5_reg_1134_pp0_iter1_reg <= tmp_5_reg_1134;
                tmp_reg_1125 <= tmp_nbreadreq_fu_214_p3;
                tmp_reg_1125_pp0_iter1_reg <= tmp_reg_1125;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln206_1_reg_1195 <= grp_fu_412_p3;
                select_ln206_2_reg_1200 <= grp_fu_419_p3;
                select_ln206_3_reg_1205 <= grp_fu_426_p3;
                select_ln206_4_reg_1210 <= grp_fu_433_p3;
                select_ln206_5_reg_1215 <= grp_fu_440_p3;
                select_ln206_6_reg_1220 <= grp_fu_447_p3;
                select_ln206_7_reg_1225 <= grp_fu_454_p3;
                select_ln210_1_reg_1157 <= grp_fu_412_p3;
                select_ln210_2_reg_1162 <= grp_fu_419_p3;
                select_ln210_3_reg_1167 <= grp_fu_426_p3;
                select_ln210_4_reg_1172 <= grp_fu_433_p3;
                select_ln210_5_reg_1177 <= grp_fu_440_p3;
                select_ln210_6_reg_1182 <= grp_fu_447_p3;
                select_ln210_7_reg_1187 <= grp_fu_454_p3;
                select_ln223_1_reg_1236 <= grp_fu_412_p3;
                select_ln223_2_reg_1241 <= grp_fu_419_p3;
                select_ln223_3_reg_1246 <= grp_fu_426_p3;
                select_ln223_4_reg_1251 <= grp_fu_433_p3;
                select_ln223_5_reg_1256 <= grp_fu_440_p3;
                select_ln223_6_reg_1261 <= grp_fu_447_p3;
                select_ln223_7_reg_1266 <= grp_fu_454_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    IN_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, IN_r_TVALID, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            IN_r_TDATA_blk_n <= IN_r_TVALID;
        else 
            IN_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    IN_r_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            IN_r_TREADY <= ap_const_logic_1;
        else 
            IN_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    OUT_r_TDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln251_1_fu_1111_p4),128));

    OUT_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, OUT_r_TREADY, tmp_reg_1125_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_1125_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            OUT_r_TDATA_blk_n <= OUT_r_TREADY;
        else 
            OUT_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    OUT_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_reg_1125_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_1125_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            OUT_r_TVALID <= ap_const_logic_1;
        else 
            OUT_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_block_state3_io, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2))) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_block_state3_io, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2))) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(IN_r_TVALID, tmp_nbreadreq_fu_214_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (ap_const_logic_0 = IN_r_TVALID));
    end process;


    ap_block_state3_io_assign_proc : process(OUT_r_TREADY, tmp_reg_1125_pp0_iter1_reg)
    begin
                ap_block_state3_io <= ((tmp_reg_1125_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = OUT_r_TREADY));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(OUT_r_TREADY, tmp_reg_1125_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((tmp_reg_1125_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_0 = OUT_r_TREADY));
    end process;


    ap_condition_147_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_147 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_201_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_201 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0_subdone, icmp_ln253_fu_559_p2, ap_start_int)
    begin
        if (((icmp_ln253_fu_559_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_out_data_4_phi_fu_401_p8_assign_proc : process(tmp_reg_1125_pp0_iter1_reg, opcode_reg_1153_pp0_iter1_reg, ap_phi_reg_pp0_iter2_out_data_4_reg_397, out_data_2_fu_1071_p19)
    begin
        if ((not((opcode_reg_1153_pp0_iter1_reg = ap_const_lv7_5B)) and not((opcode_reg_1153_pp0_iter1_reg = ap_const_lv7_2B)) and not((opcode_reg_1153_pp0_iter1_reg = ap_const_lv7_B)) and (tmp_reg_1125_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_phi_mux_out_data_4_phi_fu_401_p8 <= out_data_2_fu_1071_p19;
        else 
            ap_phi_mux_out_data_4_phi_fu_401_p8 <= ap_phi_reg_pp0_iter2_out_data_4_reg_397;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_out_data_4_reg_397 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    c1_1_fu_713_p4 <= s1_fu_685_p3(15 downto 8);
    c1_2_fu_753_p4 <= s1_fu_685_p3(23 downto 16);
    c1_3_fu_793_p4 <= s1_fu_685_p3(31 downto 24);
    c1_4_fu_833_p4 <= s1_fu_685_p3(39 downto 32);
    c1_5_fu_873_p4 <= s1_fu_685_p3(47 downto 40);
    c1_6_fu_907_p4 <= s1_fu_685_p3(55 downto 48);
    c1_7_fu_941_p4 <= s1_fu_685_p3(63 downto 56);
    c1_fu_699_p1 <= s1_fu_685_p3(8 - 1 downto 0);
    c2_1_fu_723_p4 <= s2_fu_692_p3(15 downto 8);
    c2_2_fu_763_p4 <= s2_fu_692_p3(23 downto 16);
    c2_3_fu_803_p4 <= s2_fu_692_p3(31 downto 24);
    c2_4_fu_843_p4 <= s2_fu_692_p3(39 downto 32);
    c2_5_fu_883_p4 <= s2_fu_692_p3(47 downto 40);
    c2_6_fu_917_p4 <= s2_fu_692_p3(55 downto 48);
    c2_7_fu_951_p4 <= s2_fu_692_p3(63 downto 56);
    c2_fu_703_p1 <= s2_fu_692_p3(8 - 1 downto 0);
    grp_fu_412_p3 <= 
        outreg_1_1 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_1;
    grp_fu_419_p3 <= 
        outreg_1_2 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_2;
    grp_fu_426_p3 <= 
        outreg_1_3 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_3;
    grp_fu_433_p3 <= 
        outreg_1_4 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_4;
    grp_fu_440_p3 <= 
        outreg_1_5 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_5;
    grp_fu_447_p3 <= 
        outreg_1_6 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_6;
    grp_fu_454_p3 <= 
        outreg_1_7 when (tmp_2_fu_529_p3(0) = '1') else 
        outreg_0_7;
    grp_fu_461_p2 <= "1" when (tmp_8_fu_544_p4 = ap_const_lv4_0) else "0";
    grp_fu_466_p3 <= 
        outreg_1_i when (tmp_2_reg_1145(0) = '1') else 
        outreg_0_i;
    icmp_ln17_fu_707_p2 <= "1" when (c1_fu_699_p1 = c2_fu_703_p1) else "0";
    icmp_ln22_fu_733_p2 <= "1" when (c1_1_fu_713_p4 = c2_1_fu_723_p4) else "0";
    icmp_ln253_fu_559_p2 <= "1" when (in_hls_data_fu_473_p1 = ap_const_lv64_0) else "0";
    icmp_ln27_fu_773_p2 <= "1" when (c1_2_fu_753_p4 = c2_2_fu_763_p4) else "0";
    icmp_ln32_fu_813_p2 <= "1" when (c1_3_fu_793_p4 = c2_3_fu_803_p4) else "0";
    icmp_ln37_fu_853_p2 <= "1" when (c1_4_fu_833_p4 = c2_4_fu_843_p4) else "0";
    icmp_ln42_fu_893_p2 <= "1" when (c1_5_fu_873_p4 = c2_5_fu_883_p4) else "0";
    icmp_ln47_fu_927_p2 <= "1" when (c1_6_fu_907_p4 = c2_6_fu_917_p4) else "0";
    icmp_ln52_fu_961_p2 <= "1" when (c1_7_fu_941_p4 = c2_7_fu_951_p4) else "0";
    in_hls_data_fu_473_p1 <= IN_r_TDATA(64 - 1 downto 0);

    inreg_0_1_o_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, IN_r_TDATA, inreg_0_1_i, tmp_2_fu_529_p3, opcode_fu_555_p1, ap_block_pp0_stage0_01001, grp_fu_461_p2, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or (not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_0)))) then 
            inreg_0_1_o <= IN_r_TDATA(191 downto 128);
        else 
            inreg_0_1_o <= inreg_0_1_i;
        end if; 
    end process;


    inreg_0_1_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0_11001, tmp_2_fu_529_p3, opcode_fu_555_p1, grp_fu_461_p2, ap_start_int)
    begin
        if (((not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)))) then 
            inreg_0_1_o_ap_vld <= ap_const_logic_1;
        else 
            inreg_0_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    inreg_0_o_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, IN_r_TDATA, inreg_0_i, tmp_2_fu_529_p3, opcode_fu_555_p1, ap_block_pp0_stage0_01001, grp_fu_461_p2, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or (not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_0)))) then 
            inreg_0_o <= IN_r_TDATA(127 downto 64);
        else 
            inreg_0_o <= inreg_0_i;
        end if; 
    end process;


    inreg_0_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0_11001, tmp_2_fu_529_p3, opcode_fu_555_p1, grp_fu_461_p2, ap_start_int)
    begin
        if (((not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_0)))) then 
            inreg_0_o_ap_vld <= ap_const_logic_1;
        else 
            inreg_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    inreg_1_1_o_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, IN_r_TDATA, inreg_1_1_i, tmp_2_fu_529_p3, opcode_fu_555_p1, ap_block_pp0_stage0_01001, grp_fu_461_p2, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or (not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_1)))) then 
            inreg_1_1_o <= IN_r_TDATA(191 downto 128);
        else 
            inreg_1_1_o <= inreg_1_1_i;
        end if; 
    end process;


    inreg_1_1_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0_11001, tmp_2_fu_529_p3, opcode_fu_555_p1, grp_fu_461_p2, ap_start_int)
    begin
        if (((not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)))) then 
            inreg_1_1_o_ap_vld <= ap_const_logic_1;
        else 
            inreg_1_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    inreg_1_o_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, IN_r_TDATA, inreg_1_i, tmp_2_fu_529_p3, opcode_fu_555_p1, ap_block_pp0_stage0_01001, grp_fu_461_p2, ap_start_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or (not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_1)))) then 
            inreg_1_o <= IN_r_TDATA(127 downto 64);
        else 
            inreg_1_o <= inreg_1_i;
        end if; 
    end process;


    inreg_1_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_214_p3, ap_block_pp0_stage0_11001, tmp_2_fu_529_p3, opcode_fu_555_p1, grp_fu_461_p2, ap_start_int)
    begin
        if (((not((opcode_fu_555_p1 = ap_const_lv7_2B)) and not((opcode_fu_555_p1 = ap_const_lv7_5B)) and not((opcode_fu_555_p1 = ap_const_lv7_B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_5B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (grp_fu_461_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (opcode_fu_555_p1 = ap_const_lv7_B) and (tmp_2_fu_529_p3 = ap_const_lv1_1)))) then 
            inreg_1_o_ap_vld <= ap_const_logic_1;
        else 
            inreg_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    opcode_fu_555_p1 <= IN_r_TDATA(7 - 1 downto 0);
    or_ln251_1_fu_1111_p4 <= ((ap_phi_mux_out_data_4_phi_fu_401_p8 & ap_const_lv59_0) & tmp_3_reg_1129_pp0_iter1_reg);
    or_ln57_fu_975_p2 <= (shl_ln4_fu_899_p3 or ap_const_lv2_1);
    or_ln58_1_fu_987_p2 <= (shl_ln6_fu_967_p3 or ap_const_lv2_1);
    or_ln58_2_fu_1005_p2 <= (tmp1_fu_993_p5 or ap_const_lv10_1);
    or_ln58_fu_981_p2 <= (shl_ln5_fu_933_p3 or ap_const_lv2_1);
    out_data_1_fu_586_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_4_reg_1172),58));
    out_data_1_fu_586_p12 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_5_reg_1177),58));
    out_data_1_fu_586_p14 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_6_reg_1182),58));
    out_data_1_fu_586_p16 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_7_reg_1187),58));
    out_data_1_fu_586_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    out_data_1_fu_586_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_1_reg_1157),58));
    out_data_1_fu_586_p6 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_2_reg_1162),58));
    out_data_1_fu_586_p8 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln210_3_reg_1167),58));
    out_data_2_fu_1071_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_4_reg_1251_pp0_iter1_reg),58));
    out_data_2_fu_1071_p12 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_5_reg_1256_pp0_iter1_reg),58));
    out_data_2_fu_1071_p14 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_6_reg_1261_pp0_iter1_reg),58));
    out_data_2_fu_1071_p16 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_7_reg_1266_pp0_iter1_reg),58));
    out_data_2_fu_1071_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    out_data_2_fu_1071_p2 <= 
        outreg_1_i when (tmp_2_reg_1145_pp0_iter1_reg(0) = '1') else 
        outreg_0_i;
    out_data_2_fu_1071_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_1_reg_1236_pp0_iter1_reg),58));
    out_data_2_fu_1071_p6 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_2_reg_1241_pp0_iter1_reg),58));
    out_data_2_fu_1071_p8 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln223_3_reg_1246_pp0_iter1_reg),58));
    out_data_fu_646_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_4_reg_1210),58));
    out_data_fu_646_p12 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_5_reg_1215),58));
    out_data_fu_646_p14 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_6_reg_1220),58));
    out_data_fu_646_p16 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_7_reg_1225),58));
    out_data_fu_646_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    out_data_fu_646_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_1_reg_1195),58));
    out_data_fu_646_p6 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_2_reg_1200),58));
    out_data_fu_646_p8 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln206_3_reg_1205),58));
    outreg_0_8_fu_1011_p14 <= ((((((((((((or_ln58_1_fu_987_p2 & ap_const_lv6_0) & or_ln58_fu_981_p2) & ap_const_lv6_0) & or_ln57_fu_975_p2) & ap_const_lv6_0) & score5_fu_867_p2) & ap_const_lv6_0) & score4_fu_827_p2) & ap_const_lv6_0) & score3_fu_787_p2) & ap_const_lv6_0) & or_ln58_2_fu_1005_p2);

    outreg_0_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1125, outreg_0_i, operation_reg_1141, tmp_2_reg_1145, opcode_reg_1153, ap_block_pp0_stage0_01001, outreg_0_8_fu_1011_p14)
    begin
        if ((not((opcode_reg_1153 = ap_const_lv7_B)) and not((opcode_reg_1153 = ap_const_lv7_5B)) and not((opcode_reg_1153 = ap_const_lv7_2B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_reg_1125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_reg_1145 = ap_const_lv1_0) and (operation_reg_1141 = ap_const_lv1_0))) then 
            outreg_0_o <= outreg_0_8_fu_1011_p14;
        else 
            outreg_0_o <= outreg_0_i;
        end if; 
    end process;


    outreg_0_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1125, ap_block_pp0_stage0_11001, operation_reg_1141, tmp_2_reg_1145, opcode_reg_1153)
    begin
        if ((not((opcode_reg_1153 = ap_const_lv7_B)) and not((opcode_reg_1153 = ap_const_lv7_5B)) and not((opcode_reg_1153 = ap_const_lv7_2B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_1125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_reg_1145 = ap_const_lv1_0) and (operation_reg_1141 = ap_const_lv1_0))) then 
            outreg_0_o_ap_vld <= ap_const_logic_1;
        else 
            outreg_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outreg_1_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1125, outreg_1_i, operation_reg_1141, tmp_2_reg_1145, opcode_reg_1153, ap_block_pp0_stage0_01001, outreg_0_8_fu_1011_p14)
    begin
        if ((not((opcode_reg_1153 = ap_const_lv7_B)) and not((opcode_reg_1153 = ap_const_lv7_5B)) and not((opcode_reg_1153 = ap_const_lv7_2B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_reg_1125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_reg_1145 = ap_const_lv1_1) and (operation_reg_1141 = ap_const_lv1_0))) then 
            outreg_1_o <= outreg_0_8_fu_1011_p14;
        else 
            outreg_1_o <= outreg_1_i;
        end if; 
    end process;


    outreg_1_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1125, ap_block_pp0_stage0_11001, operation_reg_1141, tmp_2_reg_1145, opcode_reg_1153)
    begin
        if ((not((opcode_reg_1153 = ap_const_lv7_B)) and not((opcode_reg_1153 = ap_const_lv7_5B)) and not((opcode_reg_1153 = ap_const_lv7_2B)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_1125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_reg_1145 = ap_const_lv1_1) and (operation_reg_1141 = ap_const_lv1_0))) then 
            outreg_1_o_ap_vld <= ap_const_logic_1;
        else 
            outreg_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    s1_fu_685_p3 <= 
        inreg_1_i when (tmp_2_reg_1145(0) = '1') else 
        inreg_0_i;
    s2_fu_692_p3 <= 
        inreg_1_1_i when (tmp_2_reg_1145(0) = '1') else 
        inreg_0_1_i;
    score2_fu_747_p2 <= (shl_ln_fu_739_p3 or ap_const_lv2_1);
    score3_fu_787_p2 <= (shl_ln1_fu_779_p3 or ap_const_lv2_1);
    score4_fu_827_p2 <= (shl_ln2_fu_819_p3 or ap_const_lv2_1);
    score5_fu_867_p2 <= (shl_ln3_fu_859_p3 or ap_const_lv2_1);
    shl_ln1_fu_779_p3 <= (icmp_ln27_fu_773_p2 & ap_const_lv1_0);
    shl_ln2_fu_819_p3 <= (icmp_ln32_fu_813_p2 & ap_const_lv1_0);
    shl_ln3_fu_859_p3 <= (icmp_ln37_fu_853_p2 & ap_const_lv1_0);
    shl_ln4_fu_899_p3 <= (icmp_ln42_fu_893_p2 & ap_const_lv1_0);
    shl_ln5_fu_933_p3 <= (icmp_ln47_fu_927_p2 & ap_const_lv1_0);
    shl_ln6_fu_967_p3 <= (icmp_ln52_fu_961_p2 & ap_const_lv1_0);
    shl_ln_fu_739_p3 <= (icmp_ln22_fu_733_p2 & ap_const_lv1_0);
    tmp1_fu_993_p5 <= (((score2_fu_747_p2 & ap_const_lv6_0) & icmp_ln17_fu_707_p2) & ap_const_lv1_0);
    tmp_2_fu_529_p3 <= IN_r_TDATA(31 downto 31);
    tmp_8_fu_544_p4 <= IN_r_TDATA(29 downto 26);
    tmp_nbreadreq_fu_214_p3 <= (0=>(IN_r_TVALID), others=>'-');
end behav;
