Classic Timing Analyzer report for bike
Thu Dec 06 14:11:29 2018
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'in'
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.419 ns                                       ; clk           ; b[8]          ; --         ; in       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.476 ns                                       ; speed[9]~reg0 ; speed[9]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.312 ns                                      ; rst           ; N[8]          ; --         ; in       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 236.97 MHz ( period = 4.220 ns )               ; c[1]          ; speed[9]~reg0 ; clk        ; clk      ; 0            ;
; Clock Setup: 'in'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0]          ; b[8]          ; in         ; in       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; in              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in'                                                                                                                                                                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[8] ; in         ; in       ; None                        ; None                      ; 1.014 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[8] ; in         ; in       ; None                        ; None                      ; 1.014 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[8] ; in         ; in       ; None                        ; None                      ; 1.014 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[3] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[3] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[3] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[4] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[4] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[4] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[5] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[5] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[5] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[5] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[5] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[5] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[6] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[6] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[6] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[4] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[5] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[3] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[4] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[4] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[5] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[5] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[3] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[3] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[3] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[4] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[5] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[3] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[4] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[3] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[3] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[4] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[4] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[5] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[5] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[3] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[3] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[4] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[4] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[7] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[7] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[7] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[2] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[3] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[4] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[3] ; N[5] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[4] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[5] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[2] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[2] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[3] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[3] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[4] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[4] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[3] ; a[5] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[3] ; b[5] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[4] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[4] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[5] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[5] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[1] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[2] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[3] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[3] ; N[4] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[4] ; N[5] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[5] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[6] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[1] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[1] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[2] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[2] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[3] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[3] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[3] ; a[4] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[3] ; b[4] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[4] ; a[5] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[4] ; b[5] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[5] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[5] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[6] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[6] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[0] ; N[0] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[1] ; N[1] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[2] ; N[2] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[3] ; N[3] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[4] ; N[4] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[5] ; N[5] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[6] ; N[6] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[7] ; N[7] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; N[8] ; N[8] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[0] ; a[0] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[0] ; b[0] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[1] ; a[1] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[1] ; b[1] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[2] ; a[2] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[2] ; b[2] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[3] ; a[3] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[3] ; b[3] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[4] ; a[4] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[4] ; b[4] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[5] ; a[5] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[5] ; b[5] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[6] ; a[6] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[6] ; b[6] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[7] ; a[7] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[7] ; b[7] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; a[8] ; a[8] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; b[8] ; b[8] ; in         ; in       ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                        ;
+-------+------------------------------------------------+------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 236.97 MHz ( period = 4.220 ns )               ; c[1] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 240.96 MHz ( period = 4.150 ns )               ; c[1] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; 248.76 MHz ( period = 4.020 ns )               ; c[1] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; 251.00 MHz ( period = 3.984 ns )               ; c[0] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 255.10 MHz ( period = 3.920 ns )               ; c[1] ; speed[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; 255.49 MHz ( period = 3.914 ns )               ; c[0] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; 259.74 MHz ( period = 3.850 ns )               ; c[1] ; speed[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; 260.15 MHz ( period = 3.844 ns )               ; c[0] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; 264.97 MHz ( period = 3.774 ns )               ; c[0] ; speed[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; 267.67 MHz ( period = 3.736 ns )               ; c[1] ; speed[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; 268.10 MHz ( period = 3.730 ns )               ; c[2] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; c[0] ; speed[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.669 ns                ;
; N/A   ; 273.22 MHz ( period = 3.660 ns )               ; c[2] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; 273.22 MHz ( period = 3.660 ns )               ; c[3] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns )               ; c[0] ; speed[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; 278.55 MHz ( period = 3.590 ns )               ; c[3] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; 281.21 MHz ( period = 3.556 ns )               ; c[1] ; speed[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 282.81 MHz ( period = 3.536 ns )               ; c[0] ; speed[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; 283.29 MHz ( period = 3.530 ns )               ; c[2] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.582 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; c[4] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.576 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns )               ; c[3] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; 290.02 MHz ( period = 3.448 ns )               ; c[4] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; 291.55 MHz ( period = 3.430 ns )               ; c[2] ; speed[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns )               ; c[5] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns )               ; c[2] ; speed[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns )               ; c[4] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; c[5] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 298.33 MHz ( period = 3.352 ns )               ; c[6] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; 298.51 MHz ( period = 3.350 ns )               ; c[3] ; speed[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; 308.07 MHz ( period = 3.246 ns )               ; c[2] ; speed[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 308.07 MHz ( period = 3.246 ns )               ; c[4] ; speed[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; 308.26 MHz ( period = 3.244 ns )               ; c[5] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; 308.83 MHz ( period = 3.238 ns )               ; c[7] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; 309.02 MHz ( period = 3.236 ns )               ; c[3] ; speed[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; c[6] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.425 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; c[3] ; speed[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; c[5] ; speed[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; 322.37 MHz ( period = 3.102 ns )               ; c[6] ; speed[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; 323.21 MHz ( period = 3.094 ns )               ; c[4] ; speed[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; 334.00 MHz ( period = 2.994 ns )               ; c[2] ; speed[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; 336.25 MHz ( period = 2.974 ns )               ; c[7] ; speed[8]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; c[8] ; speed[9]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; 428.45 MHz ( period = 2.334 ns )               ; c[0] ; speed[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.983 ns                ;
; N/A   ; 494.56 MHz ( period = 2.022 ns )               ; c[1] ; speed[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; c[0] ; speed[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
+-------+------------------------------------------------+------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; 5.419 ns   ; clk  ; b[0] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[1] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[2] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[3] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[4] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[5] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[6] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[7] ; in       ;
; N/A   ; None         ; 5.419 ns   ; clk  ; b[8] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[0] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[1] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[2] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[3] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[4] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[5] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[6] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[7] ; in       ;
; N/A   ; None         ; 5.399 ns   ; rst  ; b[8] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[0] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[1] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[2] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[3] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[4] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[5] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[6] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[7] ; in       ;
; N/A   ; None         ; 5.029 ns   ; clk  ; a[8] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[0] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[1] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[2] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[3] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[4] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[5] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[6] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[7] ; in       ;
; N/A   ; None         ; 4.892 ns   ; rst  ; a[8] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[0] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[1] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[2] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[3] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[4] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[5] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[6] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[7] ; in       ;
; N/A   ; None         ; 3.551 ns   ; rst  ; N[8] ; in       ;
+-------+--------------+------------+------+------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 6.476 ns   ; speed[9]~reg0 ; speed[9] ; clk        ;
; N/A   ; None         ; 6.358 ns   ; speed[6]~reg0 ; speed[6] ; clk        ;
; N/A   ; None         ; 6.342 ns   ; num[9]~reg0   ; num[9]   ; clk        ;
; N/A   ; None         ; 6.339 ns   ; speed[7]~reg0 ; speed[7] ; clk        ;
; N/A   ; None         ; 6.175 ns   ; speed[1]~reg0 ; speed[1] ; clk        ;
; N/A   ; None         ; 6.155 ns   ; speed[4]~reg0 ; speed[4] ; clk        ;
; N/A   ; None         ; 6.143 ns   ; speed[3]~reg0 ; speed[3] ; clk        ;
; N/A   ; None         ; 6.143 ns   ; num[4]~reg0   ; num[4]   ; clk        ;
; N/A   ; None         ; 6.103 ns   ; speed[8]~reg0 ; speed[8] ; clk        ;
; N/A   ; None         ; 5.887 ns   ; speed[5]~reg0 ; speed[5] ; clk        ;
; N/A   ; None         ; 5.852 ns   ; speed[2]~reg0 ; speed[2] ; clk        ;
; N/A   ; None         ; 5.661 ns   ; num[8]~reg0   ; num[8]   ; clk        ;
; N/A   ; None         ; 5.655 ns   ; num[7]~reg0   ; num[7]   ; clk        ;
; N/A   ; None         ; 5.652 ns   ; num[5]~reg0   ; num[5]   ; clk        ;
; N/A   ; None         ; 5.431 ns   ; num[6]~reg0   ; num[6]   ; clk        ;
; N/A   ; None         ; 5.428 ns   ; num[3]~reg0   ; num[3]   ; clk        ;
; N/A   ; None         ; 5.340 ns   ; num[1]~reg0   ; num[1]   ; clk        ;
; N/A   ; None         ; 5.178 ns   ; num[2]~reg0   ; num[2]   ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; -3.312 ns ; rst  ; N[0] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[1] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[2] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[3] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[4] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[5] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[6] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[7] ; in       ;
; N/A           ; None        ; -3.312 ns ; rst  ; N[8] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[0] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[1] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[2] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[3] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[4] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[5] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[6] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[7] ; in       ;
; N/A           ; None        ; -4.653 ns ; rst  ; a[8] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[0] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[1] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[2] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[3] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[4] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[5] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[6] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[7] ; in       ;
; N/A           ; None        ; -4.790 ns ; clk  ; a[8] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[0] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[1] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[2] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[3] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[4] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[5] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[6] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[7] ; in       ;
; N/A           ; None        ; -5.160 ns ; rst  ; b[8] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[0] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[1] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[2] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[3] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[4] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[5] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[6] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[7] ; in       ;
; N/A           ; None        ; -5.180 ns ; clk  ; b[8] ; in       ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Thu Dec 06 14:11:29 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bike -c bike --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "in" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Info: Clock "in" Internal fmax is restricted to 500.0 MHz between source register "N[0]" and destination register "N[8]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.014 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X23_Y3_N0; Fanout = 2; COMB Node = 'Add0~137'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X23_Y3_N2; Fanout = 2; COMB Node = 'Add0~141'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X23_Y3_N4; Fanout = 2; COMB Node = 'Add0~145'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X23_Y3_N6; Fanout = 2; COMB Node = 'Add0~149'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X23_Y3_N8; Fanout = 2; COMB Node = 'Add0~153'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X23_Y3_N10; Fanout = 2; COMB Node = 'Add0~157'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X23_Y3_N12; Fanout = 2; COMB Node = 'Add0~161'
            Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.792 ns; Loc. = LCCOMB_X23_Y3_N14; Fanout = 1; COMB Node = 'Add0~165'
            Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 0.917 ns; Loc. = LCCOMB_X23_Y3_N16; Fanout = 1; COMB Node = 'Add0~168'
            Info: 11: + IC(0.000 ns) + CELL(0.097 ns) = 1.014 ns; Loc. = LCFF_X23_Y3_N17; Fanout = 2; REG Node = 'N[8]'
            Info: Total cell delay = 1.014 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "in" to destination register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y3_N17; Fanout = 2; REG Node = 'N[8]'
                Info: Total cell delay = 1.482 ns ( 59.35 % )
                Info: Total interconnect delay = 1.015 ns ( 40.65 % )
            Info: - Longest clock path from clock "in" to source register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N[0]'
                Info: Total cell delay = 1.482 ns ( 59.35 % )
                Info: Total interconnect delay = 1.015 ns ( 40.65 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clk" has Internal fmax of 236.97 MHz between source register "c[1]" and destination register "speed[9]~reg0" (period= 4.22 ns)
    Info: + Longest register to register delay is 1.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 2; REG Node = 'c[1]'
        Info: 2: + IC(0.359 ns) + CELL(0.309 ns) = 0.668 ns; Loc. = LCCOMB_X37_Y13_N2; Fanout = 2; COMB Node = 'Add4~141'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.703 ns; Loc. = LCCOMB_X37_Y13_N4; Fanout = 2; COMB Node = 'Add4~145'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.738 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 2; COMB Node = 'Add4~149'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.863 ns; Loc. = LCCOMB_X37_Y13_N8; Fanout = 4; COMB Node = 'Add4~152'
        Info: 6: + IC(0.371 ns) + CELL(0.436 ns) = 1.670 ns; Loc. = LCCOMB_X38_Y13_N24; Fanout = 2; COMB Node = 'Add5~123'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.705 ns; Loc. = LCCOMB_X38_Y13_N26; Fanout = 1; COMB Node = 'Add5~127'
        Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.830 ns; Loc. = LCCOMB_X38_Y13_N28; Fanout = 1; COMB Node = 'Add5~130'
        Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 1.927 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed[9]~reg0'
        Info: Total cell delay = 1.197 ns ( 62.12 % )
        Info: Total interconnect delay = 0.730 ns ( 37.88 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.497 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed[9]~reg0'
            Info: Total cell delay = 1.472 ns ( 58.95 % )
            Info: Total interconnect delay = 1.025 ns ( 41.05 % )
        Info: - Longest clock path from clock "clk" to source register is 2.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 2; REG Node = 'c[1]'
            Info: Total cell delay = 1.472 ns ( 58.97 % )
            Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "b[0]" (data pin = "clk", clock pin = "in") is 5.419 ns
    Info: + Longest pin to register delay is 7.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(4.526 ns) + CELL(0.272 ns) = 5.652 ns; Loc. = LCCOMB_X23_Y3_N24; Fanout = 9; COMB Node = 'b[0]~52'
        Info: 3: + IC(1.781 ns) + CELL(0.397 ns) = 7.830 ns; Loc. = LCFF_X34_Y14_N1; Fanout = 3; REG Node = 'b[0]'
        Info: Total cell delay = 1.523 ns ( 19.45 % )
        Info: Total interconnect delay = 6.307 ns ( 80.55 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "in" to destination register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X34_Y14_N1; Fanout = 3; REG Node = 'b[0]'
        Info: Total cell delay = 1.482 ns ( 59.26 % )
        Info: Total interconnect delay = 1.019 ns ( 40.74 % )
Info: tco from clock "clk" to destination pin "speed[9]" through register "speed[9]~reg0" is 6.476 ns
    Info: + Longest clock path from clock "clk" to source register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed[9]~reg0'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.885 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y13_N29; Fanout = 1; REG Node = 'speed[9]~reg0'
        Info: 2: + IC(1.741 ns) + CELL(2.144 ns) = 3.885 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'speed[9]'
        Info: Total cell delay = 2.144 ns ( 55.19 % )
        Info: Total interconnect delay = 1.741 ns ( 44.81 % )
Info: th for register "N[0]" (data pin = "rst", clock pin = "in") is -3.312 ns
    Info: + Longest clock path from clock "in" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'in'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 27; COMB Node = 'in~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N[0]'
        Info: Total cell delay = 1.482 ns ( 59.35 % )
        Info: Total interconnect delay = 1.015 ns ( 40.65 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 11; PIN Node = 'rst'
        Info: 2: + IC(4.742 ns) + CELL(0.397 ns) = 5.958 ns; Loc. = LCFF_X23_Y3_N1; Fanout = 5; REG Node = 'N[0]'
        Info: Total cell delay = 1.216 ns ( 20.41 % )
        Info: Total interconnect delay = 4.742 ns ( 79.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Thu Dec 06 14:11:29 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


