// Seed: 1932697046
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input tri id_16,
    output uwire id_17,
    output wire id_18
);
  assign id_0 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2
);
  assign id_0 = id_2;
  tri id_4;
  assign id_4 = 1;
  wire id_5;
  module_0(
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
