-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
-- Date        : Sat Jul 24 19:19:56 2021
-- Host        : ad2039 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_1/bd_7fd4_rx_0_sim_netlist.vhdl
-- Design      : bd_7fd4_rx_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_7fd4_rx_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end bd_7fd4_rx_0_xpm_cdc_async_rst;

architecture STRUCTURE of bd_7fd4_rx_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__10\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__10\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__11\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__11\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__7\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__7\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__8\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__8\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__9\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__9\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "ASYNC_RST";
end \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_7fd4_rx_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_7fd4_rx_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of bd_7fd4_rx_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_7fd4_rx_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_7fd4_rx_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_7fd4_rx_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_7fd4_rx_0_xpm_cdc_gray : entity is "GRAY";
end bd_7fd4_rx_0_xpm_cdc_gray;

architecture STRUCTURE of bd_7fd4_rx_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_gray__2\ : entity is "GRAY";
end \bd_7fd4_rx_0_xpm_cdc_gray__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_gray__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_gray__3\ : entity is "GRAY";
end \bd_7fd4_rx_0_xpm_cdc_gray__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_gray__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_gray__4\ : entity is "GRAY";
end \bd_7fd4_rx_0_xpm_cdc_gray__4\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_7fd4_rx_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_7fd4_rx_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_7fd4_rx_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_7fd4_rx_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_7fd4_rx_0_xpm_cdc_single : entity is "SINGLE";
end bd_7fd4_rx_0_xpm_cdc_single;

architecture STRUCTURE of bd_7fd4_rx_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__100\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__100\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__100\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__101\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__101\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__101\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__102\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__102\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__102\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__103\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__103\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__103\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__104\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__104\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__104\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__105\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__105\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__105\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__106\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__106\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__106\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__107\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__107\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__107\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__108\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__108\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__108\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__109\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__109\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__109\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__110\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__110\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__110\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__27\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__27\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__28\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__28\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__29\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__29\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__29\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__30\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__30\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__30\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__31\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__31\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__31\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__31\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__32\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__32\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__32\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__33\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__33\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__33\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__34\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__34\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__34\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__35\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__35\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__35\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__36\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__36\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__36\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__37\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__37\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__37\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__38\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__38\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__38\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__39\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__39\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__39\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__40\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__40\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__41\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__41\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__42\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__42\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__43\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__43\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__44\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__44\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__45\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__45\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__46\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__46\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__47\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__47\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__48\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__48\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__49\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__49\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__50\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__50\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__51\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__51\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__52\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__52\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__53\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__53\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__54\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__54\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__55\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__55\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__56\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__56\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__57\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__57\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__58\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__58\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__59\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__59\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__60\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__60\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__61\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__61\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__62\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__62\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__63\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__63\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__63\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__63\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__64\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__64\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__64\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__64\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__65\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__65\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__65\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__65\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__66\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__66\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__66\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__66\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__67\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__67\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__67\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__67\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__68\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__68\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__68\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__68\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__69\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__69\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__69\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__69\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__70\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__70\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__70\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__70\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__71\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__71\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__71\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__71\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__72\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__72\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__72\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__72\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__73\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__73\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__73\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__73\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__74\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__74\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__74\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__74\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__75\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__75\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__75\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__75\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__76\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__76\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__76\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__76\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__77\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__77\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__77\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__77\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__78\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__78\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__78\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__78\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__79\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__79\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__79\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__79\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__80\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__80\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__81\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__81\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__82\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__82\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__83\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__83\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__83\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__83\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__84\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__84\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__84\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__84\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__85\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__85\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__85\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__85\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__86\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__86\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__86\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__86\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__87\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__87\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__87\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__87\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__88\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__88\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__88\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__88\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__89\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__89\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__89\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__89\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__90\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__90\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__90\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__90\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__91\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__91\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__91\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__91\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__92\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__92\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__92\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__92\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__93\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__93\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__93\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__93\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__94\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__94\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__94\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__94\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__95\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__95\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__95\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__95\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__96\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__96\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__96\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__96\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__97\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__97\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__97\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__97\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__98\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__98\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__98\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__98\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__99\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__99\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__99\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__99\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ : entity is "SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end bd_7fd4_rx_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of bd_7fd4_rx_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 5) => B"000000000000000000000000000",
      DINADIN(4 downto 0) => din(4 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\,
      DOUTBDOUT(4 downto 0) => dout(4 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_bram_fifo_rstlogic is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_bram_fifo_rstlogic : entity is "bram_fifo_rstlogic";
end bd_7fd4_rx_0_bram_fifo_rstlogic;

architecture STRUCTURE of bd_7fd4_rx_0_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_compare__parameterized1\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_compare__parameterized1\ : entity is "compare";
end \bd_7fd4_rx_0_compare__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_compare__parameterized1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_compare__parameterized1_3\ is
  port (
    comp1 : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_compare__parameterized1_3\ : entity is "compare";
end \bd_7fd4_rx_0_compare__parameterized1_3\;

architecture STRUCTURE of \bd_7fd4_rx_0_compare__parameterized1_3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
  comp1 <= \^comp1\;
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^comp1\,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_0(5 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \^comp1\,
      I1 => wr_en,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_compare__parameterized1_4\ is
  port (
    \gaf.gaf0.ram_afull_i_reg\ : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    almost_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_compare__parameterized1_4\ : entity is "compare";
end \bd_7fd4_rx_0_compare__parameterized1_4\;

architecture STRUCTURE of \bd_7fd4_rx_0_compare__parameterized1_4\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FFFFFF00200020"
    )
        port map (
      I0 => p_0_in,
      I1 => \out\,
      I2 => wr_en,
      I3 => p_7_out,
      I4 => comp1,
      I5 => almost_full,
      O => \gaf.gaf0.ram_afull_i_reg\
    );
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => p_0_in,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_1(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_compare__parameterized1_5\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[0]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[4]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[10]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_compare__parameterized1_5\ : entity is "compare";
end \bd_7fd4_rx_0_compare__parameterized1_5\;

architecture STRUCTURE of \bd_7fd4_rx_0_compare__parameterized1_5\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc1.gsym.count_d2_reg[10]\,
      S(4) => \gcc0.gc1.gsym.count_d2_reg[8]\,
      S(3) => \gcc0.gc1.gsym.count_d2_reg[6]\,
      S(2) => \gcc0.gc1.gsym.count_d2_reg[4]\,
      S(1) => \gcc0.gc1.gsym.count_d2_reg[2]\,
      S(0) => \gcc0.gc1.gsym.count_d2_reg[0]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFCCC4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => E(0),
      I3 => comp1,
      I4 => wr_en,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_compare__parameterized1_6\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_compare__parameterized1_6\ : entity is "compare";
end \bd_7fd4_rx_0_compare__parameterized1_6\;

architecture STRUCTURE of \bd_7fd4_rx_0_compare__parameterized1_6\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_dmem is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_dmem : entity is "dmem";
end bd_7fd4_rx_0_dmem;

architecture STRUCTURE of bd_7fd4_rx_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_dmem_16 is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_dmem_16 : entity is "dmem";
end bd_7fd4_rx_0_dmem_16;

architecture STRUCTURE of bd_7fd4_rx_0_dmem_16 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_dmem_25 is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_dmem_25 : entity is "dmem";
end bd_7fd4_rx_0_dmem_25;

architecture STRUCTURE of bd_7fd4_rx_0_dmem_25 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_dmem_34 is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_dmem_34 : entity is "dmem";
end bd_7fd4_rx_0_dmem_34;

architecture STRUCTURE of bd_7fd4_rx_0_dmem_34 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_dmem__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_dmem__parameterized0\ : entity is "dmem";
end \bd_7fd4_rx_0_dmem__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(29 downto 28),
      DIB(1 downto 0) => din(31 downto 30),
      DIC(1 downto 0) => din(33 downto 32),
      DID(1 downto 0) => din(35 downto 34),
      DIE(1 downto 0) => din(37 downto 36),
      DIF(1 downto 0) => din(39 downto 38),
      DIG(1 downto 0) => din(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(29 downto 28),
      DOB(1 downto 0) => p_0_out(31 downto 30),
      DOC(1 downto 0) => p_0_out(33 downto 32),
      DOD(1 downto 0) => p_0_out(35 downto 34),
      DOE(1 downto 0) => p_0_out(37 downto 36),
      DOF(1 downto 0) => p_0_out(39 downto 38),
      DOG(1 downto 0) => p_0_out(41 downto 40),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => din(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => p_0_out(25 downto 24),
      DOG(1 downto 0) => p_0_out(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(24),
      Q => dout(24)
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(25),
      Q => dout(25)
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(26),
      Q => dout(26)
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(27),
      Q => dout(27)
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(28),
      Q => dout(28)
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(29),
      Q => dout(29)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(30),
      Q => dout(30)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(31),
      Q => dout(31)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(32),
      Q => dout(32)
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(33),
      Q => dout(33)
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(34),
      Q => dout(34)
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(35),
      Q => dout(35)
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(36),
      Q => dout(36)
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(37),
      Q => dout(37)
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(38),
      Q => dout(38)
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(39),
      Q => dout(39)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(40),
      Q => dout(40)
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(41),
      Q => dout(41)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_dmem__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_dmem__parameterized1\ : entity is "dmem";
end \bd_7fd4_rx_0_dmem__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_dmem__parameterized1\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => count_d2(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => count_d2(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pkt_valid : out STD_LOGIC;
    \errframedata_d1_reg[0]_0\ : out STD_LOGIC;
    \errframedata_d1_reg[1]_0\ : out STD_LOGIC;
    \errframedata_d1_reg[2]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 9 downto 0 );
    crc_rst : out STD_LOGIC;
    lp_wc0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    src_ff_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ERR_FRAME_DATA[1].errframedata_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_start : out STD_LOGIC;
    crc_partial0 : out STD_LOGIC;
    data_wip : out STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_wip_reg_reg : out STD_LOGIC;
    crc_en : out STD_LOGIC;
    phecc_start_d1_reg : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_57_out : in STD_LOGIC;
    p_75_out : in STD_LOGIC;
    p_74_out : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_72_out : in STD_LOGIC;
    \diwc_corrected_reg[4]\ : in STD_LOGIC;
    crc_done : in STD_LOGIC;
    phecc_done : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_men_r2c : in STD_LOGIC;
    err_sot_sync : in STD_LOGIC;
    diwc_valid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wc_gt_pload : in STD_LOGIC;
    data_done : in STD_LOGIC;
    nxt_state0 : in STD_LOGIC;
    pkt_rdvld_reg_0 : in STD_LOGIC;
    nxt_state1114_out : in STD_LOGIC;
    nxt_state1 : in STD_LOGIC;
    \phecc_status_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cur_state_reg[2]_0\ : in STD_LOGIC;
    phecc_start : in STD_LOGIC;
    rstn_i : in STD_LOGIC;
    fsfe_errframesync : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_ppi_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    crcdone_reg : in STD_LOGIC;
    crcdone_reg_0 : in STD_LOGIC;
    data_wip_reg_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_wip_reg : in STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg_0\ : in STD_LOGIC;
    fsm_wip_reg : in STD_LOGIC;
    diwc_valid_reg_0 : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid : in STD_LOGIC;
    phecc_done_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control : entity is "mipi_csi2_rx_ctrl_v1_0_6_control";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control is
  signal \^err_frame_data[1].errframedata_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg_n_0_[0]\ : STD_LOGIC;
  signal \FE_DETECT[0].fe_detect_reg_n_0_[0]\ : STD_LOGIC;
  signal \FE_DETECT[1].fe_detect_reg_n_0_[1]\ : STD_LOGIC;
  signal \FE_DETECT[2].fe_detect_reg_n_0_[2]\ : STD_LOGIC;
  signal \FE_DETECT[3].fe_detect_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal crc_rst0 : STD_LOGIC;
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cur_state : signal is "yes";
  signal cur_state_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal data_wip_reg_i_10_n_0 : STD_LOGIC;
  signal data_wip_reg_i_11_n_0 : STD_LOGIC;
  signal data_wip_reg_i_2_n_0 : STD_LOGIC;
  signal data_wip_reg_i_4_n_0 : STD_LOGIC;
  signal data_wip_reg_i_8_n_0 : STD_LOGIC;
  signal \^errframedata_d1_reg[0]_0\ : STD_LOGIC;
  signal \^errframedata_d1_reg[1]_0\ : STD_LOGIC;
  signal \^errframedata_d1_reg[2]_0\ : STD_LOGIC;
  signal latest_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_in12_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_fifo_empty_reg : STD_LOGIC;
  signal pkt_fifo_i_2_n_0 : STD_LOGIC;
  signal pkt_fifo_i_3_n_0 : STD_LOGIC;
  signal pkt_fifo_ren_reg : STD_LOGIC;
  signal pkt_rdvld0 : STD_LOGIC;
  signal \^pkt_valid\ : STD_LOGIC;
  signal prv_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \prv_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \prv_state[1]_i_1_n_0\ : STD_LOGIC;
  signal reg_ecc_status_i : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^src_ff_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[1].errframedata[1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[2].errframedata[2]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[3].errframedata[3]_i_2\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:011,iSTATE2:010,iSTATE3:100";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cur_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:011,iSTATE2:010,iSTATE3:100";
  attribute KEEP of \FSM_sequential_cur_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:011,iSTATE2:010,iSTATE3:100";
  attribute KEEP of \FSM_sequential_cur_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \HSC2R_CDC[4].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of pkt_fifo_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of pkt_rdvld_i_1 : label is "soft_lutpair22";
begin
  \ERR_FRAME_DATA[1].errframedata_reg[1]_0\(0) <= \^err_frame_data[1].errframedata_reg[1]_0\(0);
  \errframedata_d1_reg[0]_0\ <= \^errframedata_d1_reg[0]_0\;
  \errframedata_d1_reg[1]_0\ <= \^errframedata_d1_reg[1]_0\;
  \errframedata_d1_reg[2]_0\ <= \^errframedata_d1_reg[2]_0\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_0_in <= \^p_0_in\;
  pkt_valid <= \^pkt_valid\;
  src_ff_reg(3 downto 0) <= \^src_ff_reg\(3 downto 0);
\ERR_FRAME_DATA[0].errframedata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF202020"
    )
        port map (
      I0 => crcdone_reg,
      I1 => cur_lp_vc(0),
      I2 => crcdone_reg_0,
      I3 => rstn_i,
      I4 => \^errframedata_d1_reg[0]_0\,
      I5 => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      O => p_11_out
    );
\ERR_FRAME_DATA[0].errframedata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_11_out,
      Q => \^errframedata_d1_reg[0]_0\,
      R => '0'
    );
\ERR_FRAME_DATA[1].errframedata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => crcdone_reg,
      I1 => p_34_in,
      I2 => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      I3 => \^errframedata_d1_reg[1]_0\,
      I4 => rstn_i,
      O => p_8_out
    );
\ERR_FRAME_DATA[1].errframedata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^errframedata_d1_reg[1]_0\,
      I1 => cur_lp_vc(0),
      I2 => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      I3 => crc_done,
      O => p_34_in
    );
\ERR_FRAME_DATA[1].errframedata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_8_out,
      Q => \^errframedata_d1_reg[1]_0\,
      R => '0'
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => crcdone_reg,
      I1 => p_21_in,
      I2 => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      I3 => \^errframedata_d1_reg[2]_0\,
      I4 => rstn_i,
      O => p_5_out
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => cur_lp_vc(0),
      I1 => \^errframedata_d1_reg[2]_0\,
      I2 => crc_done,
      I3 => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      O => p_21_in
    );
\ERR_FRAME_DATA[2].errframedata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_5_out,
      Q => \^errframedata_d1_reg[2]_0\,
      R => '0'
    );
\ERR_FRAME_DATA[3].errframedata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => crcdone_reg,
      I1 => p_8_in,
      I2 => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      I3 => \^p_0_in\,
      I4 => rstn_i,
      O => p_2_out
    );
\ERR_FRAME_DATA[3].errframedata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => cur_lp_vc(0),
      I2 => crc_done,
      I3 => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      O => p_8_in
    );
\ERR_FRAME_DATA[3].errframedata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^p_0_in\,
      R => '0'
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEFE"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg_n_0_[0]\,
      I1 => fsfe_errframesync(0),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      O => p_21_out
    );
\ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_21_out,
      Q => reg_status(1),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => p_1_in17_in,
      I1 => fsfe_errframesync(1),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      O => p_19_out
    );
\ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_19_out,
      Q => reg_status(3),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => fsfe_errframesync(2),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(1),
      I4 => latest_vc(0),
      O => p_16_out
    );
\ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_16_out,
      Q => reg_status(5),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => p_1_in12_in,
      I1 => fsfe_errframesync(3),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      O => p_13_out
    );
\ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_13_out,
      Q => reg_status(7),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_75_out,
      Q => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg_n_0_[0]\,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_74_out,
      Q => p_1_in17_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_73_out,
      Q => p_1_in14_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_72_out,
      Q => p_1_in12_in,
      R => SR(0)
    );
\FE_DETECT[0].fe_detect_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_63_out,
      Q => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      R => SR(0)
    );
\FE_DETECT[1].fe_detect_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_61_out,
      Q => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      R => SR(0)
    );
\FE_DETECT[2].fe_detect_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_59_out,
      Q => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      R => SR(0)
    );
\FE_DETECT[3].fe_detect_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_57_out,
      Q => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_sequential_cur_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045504"
    )
        port map (
      I0 => \^out\(1),
      I1 => nxt_state0,
      I2 => \^out\(0),
      I3 => cur_state(0),
      I4 => pkt_rdvld_reg_0,
      O => \FSM_sequential_cur_state[0]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FD"
    )
        port map (
      I0 => nxt_state1114_out,
      I1 => \^out\(0),
      I2 => nxt_state1,
      I3 => \^out\(1),
      I4 => \FSM_sequential_cur_state[1]_i_4_n_0\,
      O => \FSM_sequential_cur_state[1]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA00CFFFCFFF"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \phecc_status_reg[2]\(0),
      I2 => phecc_done,
      I3 => cur_state(0),
      I4 => data_done,
      I5 => \^out\(0),
      O => \FSM_sequential_cur_state[1]_i_4_n_0\
    );
\FSM_sequential_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B8003033B800"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => cur_state(0),
      I2 => \FSM_sequential_cur_state_reg[2]_0\,
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => crc_done,
      O => \FSM_sequential_cur_state[2]_i_2_n_0\
    );
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[0]_i_1_n_0\,
      Q => cur_state(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[1]_i_1_n_0\,
      Q => \^out\(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[2]_i_2_n_0\,
      Q => \^out\(1),
      R => \syncstages_ff_reg[1]\(0)
    );
\HSC2R_CDC[0].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(0),
      I1 => \^errframedata_d1_reg[0]_0\,
      O => reg_status(0)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(1),
      I1 => \^errframedata_d1_reg[1]_0\,
      O => reg_status(2)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(2),
      I1 => \^errframedata_d1_reg[2]_0\,
      O => reg_status(4)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(3),
      I1 => \^p_0_in\,
      O => reg_status(6)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \LINE_BUF_WR_64.str_fwd_reg_0\,
      O => E(0)
    );
\LINE_BUF_WR_64.str_fwd_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => data_wip_reg,
      O => \LINE_BUF_WR_64.str_fwd_reg\
    );
c_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A888888"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => data_wip_reg_reg,
      I2 => nxt_state(0),
      I3 => p_0_in82_in,
      I4 => nxt_state(1),
      I5 => data_wip_reg_i_2_n_0,
      O => crc_en
    );
crc_partial_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAA00000000"
    )
        port map (
      I0 => data_wip_reg_reg,
      I1 => nxt_state(0),
      I2 => p_0_in82_in,
      I3 => nxt_state(1),
      I4 => data_wip_reg_i_2_n_0,
      I5 => D(0),
      O => crc_partial0
    );
crc_partial_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cur_state(0),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => p_0_in82_in
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => prv_state(0),
      I1 => prv_state(1),
      I2 => prv_state(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => cur_state(0),
      O => crc_rst0
    );
crc_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_rst0,
      Q => crc_rst,
      R => SR(0)
    );
crc_start_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => nxt_state(0),
      I1 => nxt_state(1),
      I2 => data_wip_reg_i_2_n_0,
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => crc_start
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_reg_1(0),
      D => Q(2),
      Q => cur_lp_vc(0),
      R => SR(0)
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_reg_1(0),
      D => Q(3),
      Q => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      R => SR(0)
    );
data_wip_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => data_wip_reg_i_2_n_0,
      I1 => nxt_state(1),
      I2 => cur_state(0),
      I3 => data_wip_reg_i_4_n_0,
      I4 => nxt_state(0),
      I5 => data_wip_reg_reg,
      O => data_wip
    );
data_wip_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8B8B888"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => cur_state(0),
      I2 => data_done,
      I3 => Q(1),
      I4 => Q(0),
      I5 => wc_gt_pload,
      O => data_wip_reg_i_10_n_0
    );
data_wip_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444474444444"
    )
        port map (
      I0 => phecc_done,
      I1 => cur_state(0),
      I2 => dout(0),
      I3 => \^pkt_valid\,
      I4 => core_men_r2c,
      I5 => err_sot_sync,
      O => data_wip_reg_i_11_n_0
    );
data_wip_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008C8"
    )
        port map (
      I0 => diwc_valid_reg_0,
      I1 => cur_state(0),
      I2 => \^out\(0),
      I3 => \^pkt_valid\,
      I4 => \^out\(1),
      O => data_wip_reg_i_2_n_0
    );
data_wip_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744474447444"
    )
        port map (
      I0 => crc_done,
      I1 => \^out\(1),
      I2 => data_wip_reg_i_8_n_0,
      I3 => \^out\(0),
      I4 => cur_state(0),
      I5 => diwc_valid_reg,
      O => nxt_state(1)
    );
data_wip_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => data_wip_reg_i_4_n_0
    );
data_wip_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => crc_done,
      I1 => \^out\(1),
      I2 => data_wip_reg_i_10_n_0,
      I3 => \^out\(0),
      I4 => data_wip_reg_i_11_n_0,
      O => nxt_state(0)
    );
data_wip_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBB8BBBBBBBB"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => cur_state(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => wc_gt_pload,
      I5 => data_done,
      O => data_wip_reg_i_8_n_0
    );
\errframedata_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[0]_0\,
      Q => \^src_ff_reg\(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\errframedata_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[1]_0\,
      Q => \^src_ff_reg\(1),
      R => \syncstages_ff_reg[1]\(0)
    );
\errframedata_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[2]_0\,
      Q => \^src_ff_reg\(2),
      R => \syncstages_ff_reg[1]\(0)
    );
\errframedata_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^src_ff_reg\(3),
      R => \syncstages_ff_reg[1]\(0)
    );
fsm_wip_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => data_wip_reg_i_2_n_0,
      I1 => nxt_state(1),
      I2 => p_0_in82_in,
      I3 => nxt_state(0),
      I4 => data_done,
      I5 => fsm_wip_reg,
      O => fsm_wip_reg_reg
    );
\latest_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => Q(2),
      Q => latest_vc(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\latest_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => Q(3),
      Q => latest_vc(1),
      R => \syncstages_ff_reg[1]\(0)
    );
lp_wc0_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \diwc_corrected_reg[4]\,
      Q => lp_wc0,
      R => SR(0)
    );
phecc_start_d1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => cur_state(0),
      O => phecc_start_d1_reg
    );
pkt_fifo_empty_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty,
      Q => pkt_fifo_empty_reg,
      R => SR(0)
    );
pkt_fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => phecc_start,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      O => rd_en
    );
pkt_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030303AB030300"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^out\(0),
      I4 => cur_state(0),
      I5 => \^out\(1),
      O => pkt_fifo_i_2_n_0
    );
pkt_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF31FF30"
    )
        port map (
      I0 => cur_state(0),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => phecc_done,
      I4 => rstn_i,
      I5 => pkt_fifo_empty_reg,
      O => pkt_fifo_i_3_n_0
    );
pkt_fifo_ren_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => pkt_fifo_ren_reg,
      R => SR(0)
    );
pkt_rdvld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => phecc_start,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      I4 => empty,
      O => pkt_rdvld0
    );
pkt_rdvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => \^pkt_valid\,
      R => '0'
    );
\prv_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^out\(1),
      I1 => cur_state(0),
      I2 => \^out\(0),
      O => \prv_state[0]_i_1_n_0\
    );
\prv_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => cur_state(0),
      O => \prv_state[1]_i_1_n_0\
    );
\prv_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^out\(1),
      I1 => cur_state(0),
      I2 => \^out\(0),
      O => cur_state_reg(2)
    );
\prv_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[0]_i_1_n_0\,
      Q => prv_state(0),
      R => SR(0)
    );
\prv_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[1]_i_1_n_0\,
      Q => prv_state(1),
      R => SR(0)
    );
\prv_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => cur_state_reg(2),
      Q => prv_state(2),
      R => SR(0)
    );
\reg_ecc_status_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_done_reg(0),
      Q => reg_ecc_status_i(1),
      R => SR(0)
    );
\reg_ecc_status_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_done_reg(1),
      Q => reg_ecc_status_i(2),
      R => SR(0)
    );
\reg_ecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(1),
      Q => reg_status(8),
      R => SR(0)
    );
\reg_ecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(2),
      Q => reg_status(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0 is
  port (
    rstart_reg : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : out STD_LOGIC;
    \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ : out STD_LOGIC;
    rstart_reg_0 : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstn_i : in STD_LOGIC;
    \cur_lp_vc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstart : in STD_LOGIC;
    c_en : in STD_LOGIC;
    \c_data_reg[5]\ : in STD_LOGIC;
    \c_data_reg[1]\ : in STD_LOGIC;
    \c_data_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \c_data_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    crc_start_d1 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_men_r2c : in STD_LOGIC;
    aresetn_d1 : in STD_LOGIC;
    aresetn_d2 : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    lp_wc0 : in STD_LOGIC;
    \exp_crc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_crc0";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0 is
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_10_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_11_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_12_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_13_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_14_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_15_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_16_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_17_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_6_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_7_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_8_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_9_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal crc_reg_out_n_0 : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal crcdone_i_1_n_0 : STD_LOGIC;
  signal nxt_crc_24bit : STD_LOGIC_VECTOR ( 3 to 3 );
  signal nxt_crc_8bit : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \nxt_crc_8bit0114_out__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in171_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_11_in95_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_13_in97_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_164_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_168_in : STD_LOGIC;
  signal p_16_in100_in : STD_LOGIC;
  signal p_172_in : STD_LOGIC;
  signal p_174_in : STD_LOGIC;
  signal p_17_in103_in : STD_LOGIC;
  signal p_184_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_186_in : STD_LOGIC;
  signal p_190_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in76_in : STD_LOGIC;
  signal p_203_in : STD_LOGIC;
  signal p_204_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_20_in107_in : STD_LOGIC;
  signal p_216_in : STD_LOGIC;
  signal p_218_in : STD_LOGIC;
  signal p_219_in : STD_LOGIC;
  signal p_222_in : STD_LOGIC;
  signal p_228_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_230_in : STD_LOGIC;
  signal p_231_in : STD_LOGIC;
  signal p_232_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_261_in : STD_LOGIC;
  signal p_262_in : STD_LOGIC;
  signal p_267_in : STD_LOGIC;
  signal p_268_in : STD_LOGIC;
  signal p_26_in82_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_287_in : STD_LOGIC;
  signal p_289_in : STD_LOGIC;
  signal p_291_in : STD_LOGIC;
  signal p_298_in : STD_LOGIC;
  signal p_299_in : STD_LOGIC;
  signal p_300_in : STD_LOGIC;
  signal p_301_in : STD_LOGIC;
  signal p_305_in : STD_LOGIC;
  signal p_306_in : STD_LOGIC;
  signal p_307_in : STD_LOGIC;
  signal p_308_in : STD_LOGIC;
  signal p_309_in : STD_LOGIC;
  signal p_310_in : STD_LOGIC;
  signal p_314_in : STD_LOGIC;
  signal p_317_in : STD_LOGIC;
  signal p_318_in : STD_LOGIC;
  signal p_320_in : STD_LOGIC;
  signal p_321_in : STD_LOGIC;
  signal p_322_in : STD_LOGIC;
  signal p_323_in : STD_LOGIC;
  signal p_325_in : STD_LOGIC;
  signal p_327_in : STD_LOGIC;
  signal p_328_in : STD_LOGIC;
  signal p_330_in : STD_LOGIC;
  signal p_332_in : STD_LOGIC;
  signal p_333_in : STD_LOGIC;
  signal p_335_in : STD_LOGIC;
  signal p_336_in : STD_LOGIC;
  signal p_337_in : STD_LOGIC;
  signal p_338_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_5_in88_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_64_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal prv_crc_cr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prv_crc_cr0[0]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_11_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_15_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_16_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_17_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_12_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_13_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_14_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_13_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_14_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_16_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_19_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_20_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_21_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[4]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_7_n_0\ : STD_LOGIC;
  signal prv_crc_cr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rstart_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg_out[10]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \crc_reg_out[10]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \crc_reg_out[1]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \crc_reg_out[2]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \crc_reg_out[7]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \crc_reg_out[7]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \crc_reg_out[7]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \crc_reg_out[8]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \crc_reg_out[8]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \crc_reg_out[9]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \crc_reg_out[9]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_11\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_12\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_13\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_17\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_18\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_11\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_12\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_13\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_14\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_15\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_16\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_17\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_9\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prv_crc_cr0[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_9\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \prv_crc_cr1[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prv_crc_cr1[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \prv_crc_cr1[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \prv_crc_cr1[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prv_crc_cr1[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \prv_crc_cr1[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \prv_crc_cr1[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prv_crc_cr1[9]_i_1\ : label is "soft_lutpair47";
begin
  rstart_reg <= \^rstart_reg\;
\ERR_FRAME_DATA[0].errframedata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\,
      I1 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\,
      I2 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\,
      I3 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\,
      I4 => \^rstart_reg\,
      I5 => rstn_i,
      O => \ERR_FRAME_DATA[0].errframedata_reg[0]\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rstart_reg\,
      I1 => \cur_lp_vc_reg[1]\(0),
      O => \ERR_FRAME_DATA[0].errframedata_reg[0]_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\,
      I1 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\,
      I2 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\,
      I3 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\,
      I4 => \^rstart_reg\,
      O => reg_status(0)
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[7]\,
      I1 => dout(7),
      I2 => \exp_crc_i_reg[15]\(7),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_15_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_10_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[9]\,
      I1 => dout(9),
      I2 => \exp_crc_i_reg[15]\(9),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_16_n_0\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_17_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_11_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(2),
      I2 => dout(2),
      I3 => \crc_reg_out_reg_n_0_[2]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_12_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(5),
      I2 => dout(5),
      I3 => \crc_reg_out_reg_n_0_[5]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_13_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(4),
      I2 => dout(4),
      I3 => \crc_reg_out_reg_n_0_[4]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_14_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(8),
      I2 => dout(8),
      I3 => \crc_reg_out_reg_n_0_[8]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_15_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(11),
      I2 => dout(11),
      I3 => \crc_reg_out_reg_n_0_[11]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_16_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(10),
      I2 => dout(10),
      I3 => \crc_reg_out_reg_n_0_[10]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_17_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[12]\,
      I1 => dout(12),
      I2 => \exp_crc_i_reg[15]\(12),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_6_n_0\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_7_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABEFFEBA"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_8_n_0\,
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(0),
      I3 => dout(0),
      I4 => \crc_reg_out_reg_n_0_[0]\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_9_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABEFFEBA"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_10_n_0\,
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(6),
      I3 => dout(6),
      I4 => \crc_reg_out_reg_n_0_[6]\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_11_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(15),
      I2 => dout(15),
      I3 => \crc_reg_out_reg_n_0_[15]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(14),
      I2 => dout(14),
      I3 => \crc_reg_out_reg_n_0_[14]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_6_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(13),
      I2 => dout(13),
      I3 => \crc_reg_out_reg_n_0_[13]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_7_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[1]\,
      I1 => dout(1),
      I2 => \exp_crc_i_reg[15]\(1),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_12_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_8_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[3]\,
      I1 => dout(3),
      I2 => \exp_crc_i_reg[15]\(3),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_13_n_0\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_14_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_9_n_0\
    );
crc_reg_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => crc_blk_sel(1),
      I2 => crc_blk_sel(2),
      I3 => crc_blk_sel(3),
      O => crc_reg_out_n_0
    );
\crc_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[0]_i_2_n_0\,
      I1 => \crc_reg_out[0]_i_3_n_0\,
      I2 => \prv_crc_cr0[0]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[0]_i_1_n_0\
    );
\crc_reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBC33CAAAA0000"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_56_in,
      I2 => p_291_in,
      I3 => p_305_in,
      I4 => p_314_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[0]_i_2_n_0\
    );
\crc_reg_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[7]_i_6_n_0\,
      I2 => p_153_in,
      I3 => \c_data_reg[0]\,
      I4 => \c_data_reg[15]\(2),
      O => \crc_reg_out[0]_i_3_n_0\
    );
\crc_reg_out[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(8),
      I1 => prv_crc_cr0(8),
      I2 => c_en,
      I3 => prv_crc_cr1(4),
      I4 => prv_crc_cr0(4),
      O => p_153_in
    );
\crc_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[10]_i_2_n_0\,
      I1 => \crc_reg_out[10]_i_3_n_0\,
      I2 => \prv_crc_cr0[10]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[10]_i_1_n_0\
    );
\crc_reg_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_309_in,
      I1 => crc_blk_sel(1),
      I2 => p_332_in,
      I3 => p_306_in,
      I4 => \crc_reg_out[10]_i_4_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[10]_i_2_n_0\
    );
\crc_reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_204_in,
      I2 => \c_data_reg[15]\(1),
      I3 => \c_data_reg[15]\(0),
      I4 => \c_data_reg[15]\(4),
      I5 => p_1_in76_in,
      O => \crc_reg_out[10]_i_3_n_0\
    );
\crc_reg_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(7),
      O => \crc_reg_out[10]_i_4_n_0\
    );
\crc_reg_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(2),
      I1 => prv_crc_cr0(2),
      I2 => c_en,
      I3 => prv_crc_cr1(3),
      I4 => prv_crc_cr0(3),
      O => p_204_in
    );
\crc_reg_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[11]_i_2_n_0\,
      I1 => \prv_crc_cr0[11]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[11]_i_1_n_0\
    );
\crc_reg_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \crc_reg_out[11]_i_3_n_0\,
      I1 => crc_blk_sel(2),
      I2 => Q(3),
      I3 => p_317_in,
      I4 => crc_blk_sel(1),
      I5 => p_307_in,
      O => \crc_reg_out[11]_i_2_n_0\
    );
\crc_reg_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(1),
      I2 => prv_crc_cr0(3),
      I3 => prv_crc_cr1(3),
      I4 => c_en,
      O => \crc_reg_out[11]_i_3_n_0\
    );
\crc_reg_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_222_in,
      I1 => \crc_reg_out[7]_i_6_n_0\,
      I2 => p_0_in75_in,
      I3 => p_230_in,
      I4 => \c_data_reg[15]\(4),
      I5 => \c_data_reg[15]\(8),
      O => p_307_in
    );
\crc_reg_out[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => \c_data_reg[15]\(1),
      O => p_222_in
    );
\crc_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAA0000"
    )
        port map (
      I0 => \crc_reg_out[12]_i_2_n_0\,
      I1 => \crc_reg_out[12]_i_3_n_0\,
      I2 => \crc_reg_out[12]_i_4_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[12]_i_1_n_0\
    );
\crc_reg_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \crc_reg_out[12]_i_5_n_0\,
      I1 => crc_blk_sel(2),
      I2 => \crc_reg_out[12]_i_6_n_0\,
      I3 => p_56_in,
      I4 => crc_blk_sel(1),
      I5 => p_241_in,
      O => \crc_reg_out[12]_i_2_n_0\
    );
\crc_reg_out[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_241_in,
      I1 => Q(12),
      I2 => p_305_in,
      I3 => p_291_in,
      O => \crc_reg_out[12]_i_3_n_0\
    );
\crc_reg_out[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(4),
      O => \crc_reg_out[12]_i_4_n_0\
    );
\crc_reg_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[0]\,
      I2 => \c_data_reg[15]\(2),
      I3 => p_15_in,
      I4 => \crc_reg_out[7]_i_6_n_0\,
      O => \crc_reg_out[12]_i_5_n_0\
    );
\crc_reg_out[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_305_in,
      I1 => p_314_in,
      O => \crc_reg_out[12]_i_6_n_0\
    );
\crc_reg_out[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      O => p_56_in
    );
\crc_reg_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[13]_i_2_n_0\,
      I1 => \prv_crc_cr0[13]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[13]_i_1_n_0\
    );
\crc_reg_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69960000"
    )
        port map (
      I0 => \c_data_reg[5]\,
      I1 => \c_data_reg[1]\,
      I2 => p_17_in103_in,
      I3 => p_26_in82_in,
      I4 => crc_blk_sel(0),
      I5 => \crc_reg_out[13]_i_5_n_0\,
      O => \crc_reg_out[13]_i_2_n_0\
    );
\crc_reg_out[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(5),
      I1 => prv_crc_cr1(5),
      I2 => c_en,
      O => p_17_in103_in
    );
\crc_reg_out[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(1),
      I1 => prv_crc_cr1(1),
      I2 => c_en,
      O => p_26_in82_in
    );
\crc_reg_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_325_in,
      I1 => crc_blk_sel(1),
      I2 => p_60_in,
      I3 => p_168_in,
      I4 => p_301_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[13]_i_5_n_0\
    );
\crc_reg_out[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      O => p_60_in
    );
\crc_reg_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[14]_i_2_n_0\,
      I1 => \prv_crc_cr0[14]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[14]_i_1_n_0\
    );
\crc_reg_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69960000"
    )
        port map (
      I0 => \c_data_reg[15]\(3),
      I1 => \c_data_reg[15]\(0),
      I2 => p_20_in107_in,
      I3 => p_27_in,
      I4 => crc_blk_sel(0),
      I5 => \crc_reg_out[14]_i_5_n_0\,
      O => \crc_reg_out[14]_i_2_n_0\
    );
\crc_reg_out[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(6),
      I1 => prv_crc_cr1(6),
      I2 => c_en,
      O => p_20_in107_in
    );
\crc_reg_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(2),
      I1 => prv_crc_cr1(2),
      I2 => c_en,
      O => p_27_in
    );
\crc_reg_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_330_in,
      I1 => crc_blk_sel(1),
      I2 => p_64_in,
      I3 => p_287_in,
      I4 => p_310_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[14]_i_5_n_0\
    );
\crc_reg_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_en,
      I1 => rstart,
      O => \crc_reg_out[15]_i_1_n_0\
    );
\crc_reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[15]_i_3_n_0\,
      I1 => \crc_reg_out[15]_i_4_n_0\,
      I2 => \prv_crc_cr0[15]_i_3_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[15]_i_2_n_0\
    );
\crc_reg_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_308_in,
      I1 => crc_blk_sel(1),
      I2 => p_66_in,
      I3 => Q(3),
      I4 => Q(7),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[15]_i_3_n_0\
    );
\crc_reg_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(4),
      I2 => \c_data_reg[15]\(1),
      I3 => p_0_in75_in,
      I4 => p_1_in76_in,
      O => \crc_reg_out[15]_i_4_n_0\
    );
\crc_reg_out[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_306_in,
      I1 => p_317_in,
      O => p_66_in
    );
\crc_reg_out[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(3),
      I1 => prv_crc_cr1(3),
      I2 => c_en,
      O => p_0_in75_in
    );
\crc_reg_out[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(7),
      I1 => prv_crc_cr1(7),
      I2 => c_en,
      O => p_1_in76_in
    );
\crc_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[1]_i_2_n_0\,
      I1 => \crc_reg_out[1]_i_3_n_0\,
      I2 => \prv_crc_cr0[1]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[1]_i_1_n_0\
    );
\crc_reg_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCBCBBC88888888"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_168_in,
      I2 => Q(1),
      I3 => Q(5),
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[1]_i_2_n_0\
    );
\crc_reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[5]\,
      I2 => \c_data_reg[1]\,
      I3 => p_26_in82_in,
      I4 => p_17_in103_in,
      I5 => p_0_in160_in,
      O => \crc_reg_out[1]_i_3_n_0\
    );
\crc_reg_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(9),
      I1 => prv_crc_cr1(9),
      I2 => c_en,
      O => p_0_in160_in
    );
\crc_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[2]_i_2_n_0\,
      I1 => \crc_reg_out[2]_i_3_n_0\,
      I2 => \prv_crc_cr0[2]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[2]_i_1_n_0\
    );
\crc_reg_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCE3E3BCA0A0A0A0"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_64_in,
      I2 => p_287_in,
      I3 => p_309_in,
      I4 => p_310_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[2]_i_2_n_0\
    );
\crc_reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_27_in,
      I2 => p_20_in107_in,
      I3 => p_0_in171_in,
      I4 => \c_data_reg[15]\(0),
      I5 => \c_data_reg[15]\(3),
      O => \crc_reg_out[2]_i_3_n_0\
    );
\crc_reg_out[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(10),
      I1 => prv_crc_cr1(10),
      I2 => c_en,
      O => p_0_in171_in
    );
\crc_reg_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[3]_i_2_n_0\,
      I1 => \prv_crc_cr0[3]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[3]_i_1_n_0\
    );
\crc_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => nxt_crc_8bit(3),
      I1 => crc_blk_sel(0),
      I2 => crc_blk_sel(2),
      I3 => nxt_crc_24bit(3),
      I4 => crc_blk_sel(1),
      I5 => p_317_in,
      O => \crc_reg_out[3]_i_2_n_0\
    );
\crc_reg_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_121_in,
      I1 => \c_data_reg[15]\(4),
      I2 => \crc_reg_out[7]_i_6_n_0\,
      I3 => p_5_in88_in,
      I4 => \c_data_reg[0]\,
      I5 => \c_data_reg[15]\(1),
      O => nxt_crc_8bit(3)
    );
\crc_reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_314_in,
      I1 => p_317_in,
      I2 => p_306_in,
      I3 => Q(7),
      I4 => p_318_in,
      I5 => p_307_in,
      O => nxt_crc_24bit(3)
    );
\crc_reg_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(3),
      I1 => prv_crc_cr0(3),
      I2 => c_en,
      I3 => prv_crc_cr1(7),
      I4 => prv_crc_cr0(7),
      O => p_121_in
    );
\crc_reg_out[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(11),
      I1 => prv_crc_cr1(11),
      I2 => c_en,
      O => p_5_in88_in
    );
\crc_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[4]_i_2_n_0\,
      I1 => \crc_reg_out[4]_i_3_n_0\,
      I2 => \prv_crc_cr0[4]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[4]_i_1_n_0\
    );
\crc_reg_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_305_in,
      I1 => crc_blk_sel(1),
      I2 => p_241_in,
      I3 => Q(1),
      I4 => p_168_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[4]_i_2_n_0\
    );
\crc_reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228822882822828"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_26_in82_in,
      I2 => \c_data_reg[1]\,
      I3 => prv_crc_cr0(12),
      I4 => prv_crc_cr1(12),
      I5 => c_en,
      O => \crc_reg_out[4]_i_3_n_0\
    );
\crc_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[5]_i_2_n_0\,
      I1 => \crc_reg_out[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[5]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[5]_i_1_n_0\
    );
\crc_reg_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_301_in,
      I1 => crc_blk_sel(1),
      I2 => p_287_in,
      I3 => p_325_in,
      I4 => Q(2),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[5]_i_2_n_0\
    );
\crc_reg_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0220A220A88A0"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => prv_crc_cr0(13),
      I2 => prv_crc_cr1(13),
      I3 => c_en,
      I4 => p_27_in,
      I5 => \c_data_reg[15]\(0),
      O => \crc_reg_out[5]_i_3_n_0\
    );
\crc_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[6]_i_2_n_0\,
      I1 => \crc_reg_out[6]_i_3_n_0\,
      I2 => \prv_crc_cr0[6]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[6]_i_1_n_0\
    );
\crc_reg_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_310_in,
      I1 => crc_blk_sel(1),
      I2 => p_330_in,
      I3 => p_317_in,
      I4 => Q(3),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[6]_i_2_n_0\
    );
\crc_reg_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0220A220A88A0"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => prv_crc_cr0(14),
      I2 => prv_crc_cr1(14),
      I3 => c_en,
      I4 => p_0_in75_in,
      I5 => \c_data_reg[15]\(1),
      O => \crc_reg_out[6]_i_3_n_0\
    );
\crc_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[7]_i_2_n_0\,
      I1 => \crc_reg_out[7]_i_3_n_0\,
      I2 => \prv_crc_cr0[7]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[7]_i_1_n_0\
    );
\crc_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_306_in,
      I1 => crc_blk_sel(1),
      I2 => p_308_in,
      I3 => p_56_in,
      I4 => \crc_reg_out[12]_i_6_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[7]_i_2_n_0\
    );
\crc_reg_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(2),
      I2 => \c_data_reg[0]\,
      I3 => p_16_in100_in,
      I4 => p_15_in,
      I5 => \crc_reg_out[7]_i_6_n_0\,
      O => \crc_reg_out[7]_i_3_n_0\
    );
\crc_reg_out[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(15),
      I1 => prv_crc_cr1(15),
      I2 => c_en,
      O => p_16_in100_in
    );
\crc_reg_out[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(4),
      I1 => prv_crc_cr1(4),
      I2 => c_en,
      O => p_15_in
    );
\crc_reg_out[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(0),
      I1 => prv_crc_cr1(0),
      I2 => c_en,
      O => \crc_reg_out[7]_i_6_n_0\
    );
\crc_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[8]_i_2_n_0\,
      I1 => \crc_reg_out[8]_i_3_n_0\,
      I2 => \prv_crc_cr0[8]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[8]_i_1_n_0\
    );
\crc_reg_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_291_in,
      I1 => crc_blk_sel(1),
      I2 => \prv_crc_cr0[12]_i_2_n_0\,
      I3 => Q(5),
      I4 => p_301_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[8]_i_2_n_0\
    );
\crc_reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[5]\,
      I2 => p_218_in,
      I3 => \c_data_reg[1]\,
      I4 => \c_data_reg[0]\,
      I5 => p_17_in103_in,
      O => \crc_reg_out[8]_i_3_n_0\
    );
\crc_reg_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_185_in,
      I1 => p_186_in,
      I2 => p_0_in171_in,
      I3 => \c_data_reg[15]\(7),
      I4 => p_174_in,
      I5 => p_172_in,
      O => p_301_in
    );
\crc_reg_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(1),
      I1 => prv_crc_cr0(1),
      I2 => c_en,
      I3 => prv_crc_cr1(0),
      I4 => prv_crc_cr0(0),
      O => p_218_in
    );
\crc_reg_out[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[5]\,
      I1 => \c_data_reg[15]\(3),
      O => p_172_in
    );
\crc_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[9]_i_2_n_0\,
      I1 => \crc_reg_out[9]_i_3_n_0\,
      I2 => \prv_crc_cr0[9]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[9]_i_1_n_0\
    );
\crc_reg_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_300_in,
      I1 => crc_blk_sel(1),
      I2 => \crc_reg_out[9]_i_4_n_0\,
      I3 => p_327_in,
      I4 => Q(6),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[9]_i_2_n_0\
    );
\crc_reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(0),
      I2 => \c_data_reg[1]\,
      I3 => p_185_in,
      I4 => \c_data_reg[15]\(3),
      I5 => p_20_in107_in,
      O => \crc_reg_out[9]_i_3_n_0\
    );
\crc_reg_out[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => p_310_in,
      O => \crc_reg_out[9]_i_4_n_0\
    );
\crc_reg_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(1),
      I1 => prv_crc_cr0(1),
      I2 => c_en,
      I3 => prv_crc_cr1(2),
      I4 => prv_crc_cr0(2),
      O => p_185_in
    );
\crc_reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[0]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[0]\,
      R => SR(0)
    );
\crc_reg_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[10]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[10]\,
      R => SR(0)
    );
\crc_reg_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[11]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[11]\,
      R => SR(0)
    );
\crc_reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[12]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[12]\,
      R => SR(0)
    );
\crc_reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[13]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[13]\,
      R => SR(0)
    );
\crc_reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[14]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[14]\,
      R => SR(0)
    );
\crc_reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[15]_i_2_n_0\,
      Q => \crc_reg_out_reg_n_0_[15]\,
      R => SR(0)
    );
\crc_reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[1]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[1]\,
      R => SR(0)
    );
\crc_reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[2]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[2]\,
      R => SR(0)
    );
\crc_reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[3]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[3]\,
      R => SR(0)
    );
\crc_reg_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[4]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[4]\,
      R => SR(0)
    );
\crc_reg_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[5]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[5]\,
      R => SR(0)
    );
\crc_reg_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[6]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[6]\,
      R => SR(0)
    );
\crc_reg_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[7]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[7]\,
      R => SR(0)
    );
\crc_reg_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[8]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[8]\,
      R => SR(0)
    );
\crc_reg_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[9]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[9]\,
      R => SR(0)
    );
crcdone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => crc_start_d1,
      I1 => rstart,
      I2 => m_axis_aresetn,
      O => crcdone_i_1_n_0
    );
crcdone_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crcdone_i_1_n_0,
      Q => \^rstart_reg\,
      R => '0'
    );
\prv_crc_cr0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[0]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(0)
    );
\prv_crc_cr0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_262_in,
      I1 => p_261_in,
      I2 => Q(12),
      I3 => Q(8),
      I4 => p_241_in,
      I5 => p_291_in,
      O => \prv_crc_cr0[0]_i_2_n_0\
    );
\prv_crc_cr0[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => p_261_in
    );
\prv_crc_cr0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(10)
    );
\prv_crc_cr0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_3_n_0\,
      I1 => p_309_in,
      I2 => p_308_in,
      I3 => Q(4),
      I4 => p_310_in,
      I5 => \prv_crc_cr0[10]_i_5_n_0\,
      O => \prv_crc_cr0[10]_i_2_n_0\
    );
\prv_crc_cr0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(10),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(11),
      I4 => Q(15),
      I5 => p_333_in,
      O => \prv_crc_cr0[10]_i_3_n_0\
    );
\prv_crc_cr0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_229_in,
      I1 => p_230_in,
      I2 => \c_data_reg[15]\(4),
      I3 => \c_data_reg[15]\(8),
      I4 => p_232_in,
      I5 => p_231_in,
      O => p_308_in
    );
\prv_crc_cr0[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_305_in,
      I1 => p_317_in,
      I2 => p_287_in,
      I3 => p_307_in,
      I4 => p_306_in,
      O => \prv_crc_cr0[10]_i_5_n_0\
    );
\prv_crc_cr0[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(2),
      I1 => \c_data_reg[15]\(1),
      O => p_232_in
    );
\prv_crc_cr0[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(4),
      I1 => prv_crc_cr0(4),
      I2 => c_en,
      I3 => prv_crc_cr1(3),
      I4 => prv_crc_cr0(3),
      O => p_231_in
    );
\prv_crc_cr0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(11)
    );
\prv_crc_cr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => p_337_in,
      I3 => p_317_in,
      I4 => p_314_in,
      I5 => p_335_in,
      O => \prv_crc_cr0[11]_i_2_n_0\
    );
\prv_crc_cr0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_230_in,
      I1 => \prv_crc_cr0[11]_i_4_n_0\,
      I2 => \c_data_reg[15]\(8),
      I3 => p_229_in,
      I4 => \prv_crc_cr0[12]_i_11_n_0\,
      I5 => \c_data_reg[0]\,
      O => p_317_in
    );
\prv_crc_cr0[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(4),
      I1 => c_en,
      I2 => prv_crc_cr1(0),
      I3 => prv_crc_cr0(0),
      O => \prv_crc_cr0[11]_i_4_n_0\
    );
\prv_crc_cr0[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(15),
      I2 => prv_crc_cr0(15),
      I3 => \c_data_reg[15]\(12),
      O => p_229_in
    );
\prv_crc_cr0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(4),
      I3 => p_320_in,
      I4 => p_321_in,
      I5 => rstart,
      O => p_1_in(12)
    );
\prv_crc_cr0[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(9),
      I1 => c_en,
      I2 => prv_crc_cr1(12),
      I3 => prv_crc_cr0(12),
      O => p_216_in
    );
\prv_crc_cr0[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(5),
      I1 => c_en,
      I2 => prv_crc_cr1(8),
      I3 => prv_crc_cr0(8),
      O => \prv_crc_cr0[12]_i_11_n_0\
    );
\prv_crc_cr0[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(5),
      I1 => prv_crc_cr0(5),
      I2 => c_en,
      I3 => prv_crc_cr1(6),
      I4 => prv_crc_cr0(6),
      O => p_174_in
    );
\prv_crc_cr0[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(13),
      I1 => prv_crc_cr0(13),
      I2 => c_en,
      I3 => prv_crc_cr1(9),
      I4 => prv_crc_cr0(9),
      O => p_165_in
    );
\prv_crc_cr0[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => \c_data_reg[1]\,
      O => p_219_in
    );
\prv_crc_cr0[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(5),
      I1 => \c_data_reg[15]\(2),
      O => \prv_crc_cr0[12]_i_15_n_0\
    );
\prv_crc_cr0[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_218_in,
      I1 => p_165_in,
      I2 => \c_data_reg[0]\,
      I3 => \c_data_reg[1]\,
      I4 => \c_data_reg[15]\(6),
      I5 => \c_data_reg[15]\(10),
      O => \prv_crc_cr0[12]_i_16_n_0\
    );
\prv_crc_cr0[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(6),
      I1 => c_en,
      I2 => prv_crc_cr1(9),
      I3 => prv_crc_cr0(9),
      O => \prv_crc_cr0[12]_i_17_n_0\
    );
\prv_crc_cr0[12]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(5),
      I1 => prv_crc_cr0(5),
      I2 => c_en,
      I3 => prv_crc_cr1(4),
      I4 => prv_crc_cr0(4),
      O => p_209_in
    );
\prv_crc_cr0[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => p_314_in,
      I3 => p_168_in,
      O => \prv_crc_cr0[12]_i_2_n_0\
    );
\prv_crc_cr0[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => p_241_in,
      O => p_320_in
    );
\prv_crc_cr0[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_291_in,
      I1 => p_305_in,
      O => p_321_in
    );
\prv_crc_cr0[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_216_in,
      I1 => \prv_crc_cr0[12]_i_11_n_0\,
      I2 => \c_data_reg[5]\,
      I3 => \c_data_reg[15]\(2),
      I4 => p_17_in103_in,
      I5 => p_15_in,
      O => p_314_in
    );
\prv_crc_cr0[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_174_in,
      I1 => \c_data_reg[5]\,
      I2 => \c_data_reg[15]\(3),
      I3 => \c_data_reg[15]\(6),
      I4 => \c_data_reg[15]\(10),
      I5 => p_165_in,
      O => p_168_in
    );
\prv_crc_cr0[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[15]\(2),
      I1 => \c_data_reg[15]\(5),
      I2 => p_153_in,
      I3 => p_216_in,
      I4 => p_218_in,
      I5 => p_219_in,
      O => p_241_in
    );
\prv_crc_cr0[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_153_in,
      I1 => \prv_crc_cr0[12]_i_15_n_0\,
      I2 => \c_data_reg[5]\,
      I3 => p_17_in103_in,
      I4 => \prv_crc_cr0[14]_i_14_n_0\,
      I5 => \prv_crc_cr0[12]_i_16_n_0\,
      O => p_291_in
    );
\prv_crc_cr0[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_218_in,
      I1 => p_219_in,
      I2 => \prv_crc_cr0[12]_i_17_n_0\,
      I3 => p_209_in,
      I4 => \c_data_reg[15]\(2),
      I5 => \c_data_reg[5]\,
      O => p_305_in
    );
\prv_crc_cr0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(13)
    );
\prv_crc_cr0[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(5),
      I1 => prv_crc_cr0(5),
      I2 => c_en,
      I3 => prv_crc_cr1(9),
      I4 => prv_crc_cr0(9),
      O => p_184_in
    );
\prv_crc_cr0[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[1]\,
      I1 => \c_data_reg[15]\(0),
      O => p_186_in
    );
\prv_crc_cr0[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \c_data_reg[15]\(7),
      I1 => \c_data_reg[15]\(11),
      I2 => prv_crc_cr0(14),
      I3 => prv_crc_cr1(14),
      I4 => c_en,
      I5 => p_0_in171_in,
      O => \prv_crc_cr0[13]_i_12_n_0\
    );
\prv_crc_cr0[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => p_17_in103_in,
      I1 => p_185_in,
      I2 => prv_crc_cr0(9),
      I3 => prv_crc_cr1(9),
      I4 => c_en,
      I5 => \c_data_reg[5]\,
      O => \prv_crc_cr0[13]_i_13_n_0\
    );
\prv_crc_cr0[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \c_data_reg[15]\(1),
      I1 => prv_crc_cr0(3),
      I2 => prv_crc_cr1(3),
      I3 => c_en,
      I4 => p_20_in107_in,
      I5 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[13]_i_14_n_0\
    );
\prv_crc_cr0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(5),
      I1 => p_289_in,
      I2 => p_325_in,
      I3 => p_327_in,
      I4 => p_328_in,
      I5 => \prv_crc_cr0[13]_i_7_n_0\,
      O => \prv_crc_cr0[13]_i_2_n_0\
    );
\prv_crc_cr0[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(9),
      O => p_289_in
    );
\prv_crc_cr0[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_11_in95_in,
      I1 => p_164_in,
      I2 => p_185_in,
      I3 => p_184_in,
      I4 => p_186_in,
      I5 => \c_data_reg[5]\,
      O => p_325_in
    );
\prv_crc_cr0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_287_in,
      I1 => p_168_in,
      O => p_327_in
    );
\prv_crc_cr0[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => p_328_in
    );
\prv_crc_cr0[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_12_n_0\,
      I1 => \c_data_reg[15]\(6),
      I2 => p_186_in,
      I3 => \prv_crc_cr0[13]_i_13_n_0\,
      I4 => \prv_crc_cr0[13]_i_14_n_0\,
      I5 => p_301_in,
      O => \prv_crc_cr0[13]_i_7_n_0\
    );
\prv_crc_cr0[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(13),
      I1 => prv_crc_cr1(13),
      I2 => c_en,
      O => p_11_in95_in
    );
\prv_crc_cr0[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(6),
      I1 => \c_data_reg[15]\(10),
      O => p_164_in
    );
\prv_crc_cr0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(14)
    );
\prv_crc_cr0[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(7),
      I1 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[14]_i_10_n_0\
    );
\prv_crc_cr0[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(10),
      I1 => prv_crc_cr0(10),
      I2 => c_en,
      I3 => prv_crc_cr1(6),
      I4 => prv_crc_cr0(6),
      O => p_203_in
    );
\prv_crc_cr0[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(14),
      I1 => prv_crc_cr1(14),
      I2 => c_en,
      O => p_13_in97_in
    );
\prv_crc_cr0[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(3),
      I1 => c_en,
      I2 => prv_crc_cr1(6),
      I3 => prv_crc_cr0(6),
      O => \prv_crc_cr0[14]_i_13_n_0\
    );
\prv_crc_cr0[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => \c_data_reg[15]\(0),
      O => \prv_crc_cr0[14]_i_14_n_0\
    );
\prv_crc_cr0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(3),
      I2 => prv_crc_cr0(3),
      I3 => \c_data_reg[15]\(1),
      O => \nxt_crc_8bit0114_out__0\
    );
\prv_crc_cr0[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => c_en,
      I2 => prv_crc_cr1(0),
      I3 => prv_crc_cr0(0),
      O => \prv_crc_cr0[14]_i_16_n_0\
    );
\prv_crc_cr0[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(11),
      I1 => prv_crc_cr0(11),
      I2 => c_en,
      I3 => prv_crc_cr1(7),
      I4 => prv_crc_cr0(7),
      O => p_230_in
    );
\prv_crc_cr0[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(8),
      I1 => \c_data_reg[15]\(4),
      O => p_228_in
    );
\prv_crc_cr0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => p_20_in107_in,
      I1 => \c_data_reg[15]\(4),
      I2 => \c_data_reg[15]\(3),
      I3 => prv_crc_cr0(7),
      I4 => prv_crc_cr1(7),
      I5 => c_en,
      O => \prv_crc_cr0[14]_i_19_n_0\
    );
\prv_crc_cr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_3_n_0\,
      I1 => p_332_in,
      I2 => p_333_in,
      I3 => p_330_in,
      I4 => p_310_in,
      I5 => p_309_in,
      O => \prv_crc_cr0[14]_i_2_n_0\
    );
\prv_crc_cr0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_21_n_0\,
      I1 => p_5_in88_in,
      I2 => \c_data_reg[15]\(1),
      I3 => \c_data_reg[15]\(0),
      I4 => \c_data_reg[15]\(2),
      I5 => p_15_in,
      O => \prv_crc_cr0[14]_i_20_n_0\
    );
\prv_crc_cr0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \c_data_reg[15]\(12),
      I1 => prv_crc_cr0(10),
      I2 => prv_crc_cr1(10),
      I3 => c_en,
      I4 => \c_data_reg[15]\(8),
      I5 => \c_data_reg[15]\(7),
      O => \prv_crc_cr0[14]_i_21_n_0\
    );
\prv_crc_cr0[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(6),
      I1 => Q(10),
      I2 => Q(14),
      O => \prv_crc_cr0[14]_i_3_n_0\
    );
\prv_crc_cr0[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_317_in,
      I1 => p_287_in,
      O => p_332_in
    );
\prv_crc_cr0[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => p_333_in
    );
\prv_crc_cr0[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_205_in,
      I1 => p_204_in,
      I2 => \c_data_reg[15]\(11),
      I3 => \prv_crc_cr0[14]_i_10_n_0\,
      I4 => p_203_in,
      I5 => p_13_in97_in,
      O => p_330_in
    );
\prv_crc_cr0[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_13_n_0\,
      I1 => \prv_crc_cr0[14]_i_14_n_0\,
      I2 => \nxt_crc_8bit0114_out__0\,
      I3 => \prv_crc_cr0[14]_i_16_n_0\,
      I4 => p_230_in,
      I5 => p_228_in,
      O => p_310_in
    );
\prv_crc_cr0[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AA965A965569A"
    )
        port map (
      I0 => p_204_in,
      I1 => c_en,
      I2 => prv_crc_cr1(15),
      I3 => prv_crc_cr0(15),
      I4 => \prv_crc_cr0[14]_i_19_n_0\,
      I5 => \prv_crc_cr0[14]_i_20_n_0\,
      O => p_309_in
    );
\prv_crc_cr0[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(0),
      I1 => \c_data_reg[15]\(1),
      O => p_205_in
    );
\prv_crc_cr0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstart,
      I1 => c_en,
      O => \prv_crc_cr0[15]_i_1_n_0\
    );
\prv_crc_cr0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_3_n_0\,
      I1 => rstart,
      O => p_1_in(15)
    );
\prv_crc_cr0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_335_in,
      I1 => p_337_in,
      I2 => p_338_in,
      I3 => Q(3),
      I4 => Q(4),
      I5 => p_336_in,
      O => \prv_crc_cr0[15]_i_3_n_0\
    );
\prv_crc_cr0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(11),
      O => p_335_in
    );
\prv_crc_cr0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_307_in,
      I1 => p_306_in,
      O => p_337_in
    );
\prv_crc_cr0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_305_in,
      I1 => p_317_in,
      O => p_338_in
    );
\prv_crc_cr0[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_308_in,
      I1 => Q(15),
      O => p_336_in
    );
\prv_crc_cr0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(1)
    );
\prv_crc_cr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => p_325_in,
      I3 => p_300_in,
      I4 => p_289_in,
      I5 => p_268_in,
      O => \prv_crc_cr0[1]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(2)
    );
\prv_crc_cr0[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_330_in,
      I1 => p_309_in,
      I2 => p_306_in,
      I3 => \prv_crc_cr0[2]_i_4_n_0\,
      O => \prv_crc_cr0[2]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_5_n_0\,
      I1 => p_218_in,
      I2 => \prv_crc_cr0[12]_i_11_n_0\,
      I3 => \prv_crc_cr0[2]_i_6_n_0\,
      I4 => p_231_in,
      I5 => p_232_in,
      O => p_306_in
    );
\prv_crc_cr0[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_310_in,
      I1 => Q(10),
      I2 => Q(14),
      I3 => Q(7),
      I4 => Q(6),
      O => \prv_crc_cr0[2]_i_4_n_0\
    );
\prv_crc_cr0[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(4),
      I1 => c_en,
      I2 => prv_crc_cr1(7),
      I3 => prv_crc_cr0(7),
      O => \prv_crc_cr0[2]_i_5_n_0\
    );
\prv_crc_cr0[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \c_data_reg[1]\,
      I1 => \c_data_reg[0]\,
      I2 => prv_crc_cr0(12),
      I3 => prv_crc_cr1(12),
      I4 => c_en,
      I5 => \c_data_reg[15]\(9),
      O => \prv_crc_cr0[2]_i_6_n_0\
    );
\prv_crc_cr0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(3)
    );
\prv_crc_cr0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_3_n_0\,
      I1 => p_314_in,
      I2 => Q(11),
      I3 => Q(15),
      I4 => p_308_in,
      I5 => p_291_in,
      O => \prv_crc_cr0[3]_i_2_n_0\
    );
\prv_crc_cr0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(8),
      I3 => p_307_in,
      I4 => p_306_in,
      O => \prv_crc_cr0[3]_i_3_n_0\
    );
\prv_crc_cr0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[4]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(4)
    );
\prv_crc_cr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => p_300_in,
      I2 => Q(9),
      I3 => p_262_in,
      I4 => Q(4),
      I5 => Q(5),
      O => \prv_crc_cr0[4]_i_2_n_0\
    );
\prv_crc_cr0[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_13_n_0\,
      I1 => \nxt_crc_8bit0114_out__0\,
      I2 => \prv_crc_cr0[13]_i_13_n_0\,
      I3 => p_186_in,
      I4 => \c_data_reg[15]\(6),
      I5 => \prv_crc_cr0[13]_i_12_n_0\,
      O => p_300_in
    );
\prv_crc_cr0[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_301_in,
      I1 => p_305_in,
      O => p_262_in
    );
\prv_crc_cr0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(5)
    );
\prv_crc_cr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_309_in,
      I1 => p_267_in,
      I2 => p_327_in,
      I3 => Q(10),
      I4 => p_328_in,
      I5 => p_268_in,
      O => \prv_crc_cr0[5]_i_2_n_0\
    );
\prv_crc_cr0[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_310_in,
      I1 => p_301_in,
      O => p_268_in
    );
\prv_crc_cr0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[6]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(6)
    );
\prv_crc_cr0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[6]_i_3_n_0\,
      I1 => p_64_in,
      I2 => p_318_in,
      I3 => p_310_in,
      I4 => p_337_in,
      I5 => p_332_in,
      O => \prv_crc_cr0[6]_i_2_n_0\
    );
\prv_crc_cr0[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_314_in,
      I1 => Q(11),
      I2 => Q(7),
      O => \prv_crc_cr0[6]_i_3_n_0\
    );
\prv_crc_cr0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      O => p_64_in
    );
\prv_crc_cr0[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => p_318_in
    );
\prv_crc_cr0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(7)
    );
\prv_crc_cr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_3_n_0\,
      I1 => p_320_in,
      I2 => Q(3),
      I3 => Q(4),
      I4 => p_322_in,
      I5 => p_291_in,
      O => \prv_crc_cr0[7]_i_2_n_0\
    );
\prv_crc_cr0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_306_in,
      I1 => Q(7),
      I2 => Q(8),
      I3 => p_305_in,
      I4 => p_317_in,
      I5 => p_323_in,
      O => \prv_crc_cr0[7]_i_3_n_0\
    );
\prv_crc_cr0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(8)
    );
\prv_crc_cr0[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[8]_i_10_n_0\
    );
\prv_crc_cr0[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(10),
      I1 => prv_crc_cr0(10),
      I2 => c_en,
      I3 => prv_crc_cr1(14),
      I4 => prv_crc_cr0(14),
      O => p_190_in
    );
\prv_crc_cr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_3_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => p_322_in,
      I3 => p_287_in,
      I4 => p_291_in,
      I5 => p_305_in,
      O => \prv_crc_cr0[8]_i_2_n_0\
    );
\prv_crc_cr0[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => p_301_in,
      I3 => Q(13),
      I4 => Q(9),
      O => \prv_crc_cr0[8]_i_3_n_0\
    );
\prv_crc_cr0[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_323_in,
      I1 => p_325_in,
      I2 => \prv_crc_cr0[8]_i_8_n_0\,
      I3 => \prv_crc_cr0[13]_i_13_n_0\,
      I4 => \prv_crc_cr0[13]_i_14_n_0\,
      I5 => \prv_crc_cr0[8]_i_9_n_0\,
      O => \prv_crc_cr0[8]_i_4_n_0\
    );
\prv_crc_cr0[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_168_in,
      I1 => p_314_in,
      O => p_322_in
    );
\prv_crc_cr0[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_10_n_0\,
      I1 => \c_data_reg[15]\(4),
      I2 => p_20_in107_in,
      I3 => p_190_in,
      I4 => \c_data_reg[15]\(11),
      I5 => \c_data_reg[15]\(7),
      O => p_287_in
    );
\prv_crc_cr0[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => p_323_in
    );
\prv_crc_cr0[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_186_in,
      I1 => \c_data_reg[15]\(6),
      I2 => p_0_in171_in,
      I3 => p_13_in97_in,
      I4 => \c_data_reg[15]\(11),
      I5 => \c_data_reg[15]\(7),
      O => \prv_crc_cr0[8]_i_8_n_0\
    );
\prv_crc_cr0[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => Q(2),
      O => \prv_crc_cr0[8]_i_9_n_0\
    );
\prv_crc_cr0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(9)
    );
\prv_crc_cr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_298_in,
      I1 => p_299_in,
      I2 => p_267_in,
      I3 => \prv_crc_cr0[9]_i_6_n_0\,
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      I5 => \prv_crc_cr0[9]_i_7_n_0\,
      O => \prv_crc_cr0[9]_i_2_n_0\
    );
\prv_crc_cr0[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(14),
      O => p_298_in
    );
\prv_crc_cr0[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_330_in,
      I1 => \prv_crc_cr0[14]_i_20_n_0\,
      I2 => \prv_crc_cr0[14]_i_19_n_0\,
      I3 => p_16_in100_in,
      I4 => p_27_in,
      I5 => p_0_in75_in,
      O => p_299_in
    );
\prv_crc_cr0[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => p_267_in
    );
\prv_crc_cr0[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_317_in,
      I1 => p_287_in,
      I2 => p_168_in,
      I3 => Q(3),
      I4 => Q(9),
      O => \prv_crc_cr0[9]_i_6_n_0\
    );
\prv_crc_cr0[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_310_in,
      I1 => Q(2),
      I2 => Q(1),
      O => \prv_crc_cr0[9]_i_7_n_0\
    );
\prv_crc_cr0_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => SR(0),
      Q => prv_crc_cr0(0)
    );
\prv_crc_cr0_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => SR(0),
      Q => prv_crc_cr0(10)
    );
\prv_crc_cr0_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => SR(0),
      Q => prv_crc_cr0(11)
    );
\prv_crc_cr0_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => SR(0),
      Q => prv_crc_cr0(12)
    );
\prv_crc_cr0_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => SR(0),
      Q => prv_crc_cr0(13)
    );
\prv_crc_cr0_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => SR(0),
      Q => prv_crc_cr0(14)
    );
\prv_crc_cr0_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => SR(0),
      Q => prv_crc_cr0(15)
    );
\prv_crc_cr0_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => SR(0),
      Q => prv_crc_cr0(1)
    );
\prv_crc_cr0_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => SR(0),
      Q => prv_crc_cr0(2)
    );
\prv_crc_cr0_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => SR(0),
      Q => prv_crc_cr0(3)
    );
\prv_crc_cr0_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => SR(0),
      Q => prv_crc_cr0(4)
    );
\prv_crc_cr0_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => SR(0),
      Q => prv_crc_cr0(5)
    );
\prv_crc_cr0_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => SR(0),
      Q => prv_crc_cr0(6)
    );
\prv_crc_cr0_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => SR(0),
      Q => prv_crc_cr0(7)
    );
\prv_crc_cr0_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => SR(0),
      Q => prv_crc_cr0(8)
    );
\prv_crc_cr0_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => SR(0),
      Q => prv_crc_cr0(9)
    );
\prv_crc_cr1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => rstart,
      O => p_0_in(0)
    );
\prv_crc_cr1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(10),
      I2 => prv_crc_cr0(10),
      I3 => rstart,
      O => p_0_in(10)
    );
\prv_crc_cr1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(11),
      I2 => prv_crc_cr0(11),
      I3 => rstart,
      O => p_0_in(11)
    );
\prv_crc_cr1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(12),
      I2 => prv_crc_cr0(12),
      I3 => rstart,
      O => p_0_in(12)
    );
\prv_crc_cr1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(13),
      I2 => prv_crc_cr0(13),
      I3 => rstart,
      O => p_0_in(13)
    );
\prv_crc_cr1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(14),
      I2 => prv_crc_cr0(14),
      I3 => rstart,
      O => p_0_in(14)
    );
\prv_crc_cr1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(15),
      I2 => prv_crc_cr0(15),
      I3 => rstart,
      O => p_0_in(15)
    );
\prv_crc_cr1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(1),
      I2 => prv_crc_cr0(1),
      I3 => rstart,
      O => p_0_in(1)
    );
\prv_crc_cr1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => rstart,
      O => p_0_in(2)
    );
\prv_crc_cr1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(3),
      I2 => prv_crc_cr0(3),
      I3 => rstart,
      O => p_0_in(3)
    );
\prv_crc_cr1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(4),
      I2 => prv_crc_cr0(4),
      I3 => rstart,
      O => p_0_in(4)
    );
\prv_crc_cr1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(5),
      I2 => prv_crc_cr0(5),
      I3 => rstart,
      O => p_0_in(5)
    );
\prv_crc_cr1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(6),
      I2 => prv_crc_cr0(6),
      I3 => rstart,
      O => p_0_in(6)
    );
\prv_crc_cr1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => rstart,
      O => p_0_in(7)
    );
\prv_crc_cr1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(8),
      I2 => prv_crc_cr0(8),
      I3 => rstart,
      O => p_0_in(8)
    );
\prv_crc_cr1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(9),
      I2 => prv_crc_cr0(9),
      I3 => rstart,
      O => p_0_in(9)
    );
\prv_crc_cr1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(0),
      PRE => SR(0),
      Q => prv_crc_cr1(0)
    );
\prv_crc_cr1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(10),
      PRE => SR(0),
      Q => prv_crc_cr1(10)
    );
\prv_crc_cr1_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(11),
      PRE => SR(0),
      Q => prv_crc_cr1(11)
    );
\prv_crc_cr1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(12),
      PRE => SR(0),
      Q => prv_crc_cr1(12)
    );
\prv_crc_cr1_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(13),
      PRE => SR(0),
      Q => prv_crc_cr1(13)
    );
\prv_crc_cr1_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(14),
      PRE => SR(0),
      Q => prv_crc_cr1(14)
    );
\prv_crc_cr1_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(15),
      PRE => SR(0),
      Q => prv_crc_cr1(15)
    );
\prv_crc_cr1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(1),
      PRE => SR(0),
      Q => prv_crc_cr1(1)
    );
\prv_crc_cr1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(2),
      PRE => SR(0),
      Q => prv_crc_cr1(2)
    );
\prv_crc_cr1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(3),
      PRE => SR(0),
      Q => prv_crc_cr1(3)
    );
\prv_crc_cr1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(4),
      PRE => SR(0),
      Q => prv_crc_cr1(4)
    );
\prv_crc_cr1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(5),
      PRE => SR(0),
      Q => prv_crc_cr1(5)
    );
\prv_crc_cr1_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(6),
      PRE => SR(0),
      Q => prv_crc_cr1(6)
    );
\prv_crc_cr1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(7),
      PRE => SR(0),
      Q => prv_crc_cr1(7)
    );
\prv_crc_cr1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(8),
      PRE => SR(0),
      Q => prv_crc_cr1(8)
    );
\prv_crc_cr1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(9),
      PRE => SR(0),
      Q => prv_crc_cr1(9)
    );
rstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDFD"
    )
        port map (
      I0 => core_men_r2c,
      I1 => \^rstart_reg\,
      I2 => aresetn_d1,
      I3 => aresetn_d2,
      I4 => crc_rst,
      O => rstart_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data is
  port (
    wc_gt_pload : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_wip_reg : out STD_LOGIC;
    wc_err : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : out STD_LOGIC;
    lp_count_en : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_wip_reg : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[31]_0\ : out STD_LOGIC;
    end_mem_wr2 : out STD_LOGIC;
    lbuf_blk_wen_i : out STD_LOGIC;
    data_shutdown : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : out STD_LOGIC;
    data_done : out STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \LINE_BUF_WR_64.mem_wen_i_reg_0\ : out STD_LOGIC;
    \LP_CNTS[3].lp_data_reg[3]_0\ : out STD_LOGIC;
    fsfe_errframesync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_byte_cnt_reg[12]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_byte_cnt_reg[15]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[11]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[10]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[7]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[6]_0\ : out STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \exp_crc_i_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \exp_crc_i_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p_strb_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_partial_reg_0 : out STD_LOGIC;
    \cur_byte_cnt_reg[5]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_blk_sel : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    data_wip : in STD_LOGIC;
    end_mem_wr2_reg_0 : in STD_LOGIC;
    crc_partial0 : in STD_LOGIC;
    mem_wen0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    fsm_wip_reg_reg_0 : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \byte_cnt_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_men_r2c : in STD_LOGIC;
    short_pkt_reg : in STD_LOGIC;
    pkt_rdvld_reg : in STD_LOGIC;
    long_pkt_out_reg : in STD_LOGIC;
    short_pkt : in STD_LOGIC;
    \data_type_reg_reg[1]\ : in STD_LOGIC;
    diwc_corrected_zero : in STD_LOGIC;
    \data_type_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    short_pkt_reg_0 : in STD_LOGIC;
    mem_wdata2 : in STD_LOGIC;
    ecc_start_d1 : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \byte_cnt_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \byt_cnt_adj_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \c_data_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_p_strb_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_start_d1 : in STD_LOGIC;
    diwc_corrected_lte4 : in STD_LOGIC;
    pkt_rdvld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \byte_cnt_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \byte_cnt_reg_reg[0]\ : in STD_LOGIC;
    \byte_cnt_reg_reg[1]_0\ : in STD_LOGIC;
    \byte_cnt_reg_reg[1]_1\ : in STD_LOGIC;
    \byte_cnt_reg_reg[0]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data : entity is "mipi_csi2_rx_ctrl_v1_0_6_data";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data is
  signal \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[31]_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wen_i_reg_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_4_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_5_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[1].lp_header[1]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[2].lp_header[2]_i_1_n_0\ : STD_LOGIC;
  signal \^lp_cnts[3].lp_data_reg[3]_0\ : STD_LOGIC;
  signal \LP_CNTS[3].lp_header[3]_i_1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal core_men_f : STD_LOGIC;
  signal core_men_f_i_1_n_0 : STD_LOGIC;
  signal crc_p_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal crc_p_value : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crc_partial : STD_LOGIC;
  signal cur_byte_cnt : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \cur_byte_cnt[14]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[10]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[11]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[12]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cur_byte_cnt_reg[6]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[7]_0\ : STD_LOGIC;
  signal \^data_done\ : STD_LOGIC;
  signal data_sdown_reg_i_1_n_0 : STD_LOGIC;
  signal data_sdown_reg_i_2_n_0 : STD_LOGIC;
  signal \^data_shutdown\ : STD_LOGIC;
  signal \^data_wip_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal end_mem_wr1 : STD_LOGIC;
  signal end_mem_wr1_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_2_n_0 : STD_LOGIC;
  signal \^end_mem_wr2\ : STD_LOGIC;
  signal end_mem_wr2_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr2_i_2_n_0 : STD_LOGIC;
  signal \exp_crc_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \exp_crc_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_wip_reg\ : STD_LOGIC;
  signal \^lbuf_blk_wen_i\ : STD_LOGIC;
  signal lbuf_blk_wen_i_i_1_n_0 : STD_LOGIC;
  signal lbuf_rst_code : STD_LOGIC;
  signal mem_data_l32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_data_l32_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_wdata[64]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[65]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[66]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[67]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in115_in : STD_LOGIC;
  signal p_0_in132_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in95_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_117_out : STD_LOGIC;
  signal p_134_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_1_in116_in : STD_LOGIC;
  signal p_1_in133_in : STD_LOGIC;
  signal p_1_in177_in : STD_LOGIC;
  signal p_1_in97_in : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 14 downto 4 );
  signal p_2_out : STD_LOGIC;
  signal p_3_in178_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal pkt_valid_d1 : STD_LOGIC;
  signal pre_byt_cnt1_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_18_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_19_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_2_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_5_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_7_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_9_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_1 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_2 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_3 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_5 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_6 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_7 : STD_LOGIC;
  signal pre_byt_cnt1_reg_n_0 : STD_LOGIC;
  signal pre_byt_cnt2 : STD_LOGIC;
  signal pre_byt_cnt22186_in : STD_LOGIC;
  signal pre_byt_cnt2_i_10_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_11_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_1_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_3_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_6_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_8_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_1 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_2 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_3 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_5 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_6 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_7 : STD_LOGIC;
  signal pre_byt_cnt2_reg_n_0 : STD_LOGIC;
  signal \^wc_gt_pload\ : STD_LOGIC;
  signal wc_gt_pload0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pre_byt_cnt1_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pre_byt_cnt1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pre_byt_cnt2_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wen_i_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_header[0]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \LP_CNTS[1].lp_count_en[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cur_byte_cnt[10]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cur_byte_cnt[11]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cur_byte_cnt[15]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cur_byte_cnt[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cur_byte_cnt[6]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_p_strb[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_p_strb[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of data_sdown_reg_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of data_wip_reg_i_6 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of end_mem_wr1_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of end_mem_wr2_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \exp_crc_i[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \exp_crc_i[15]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \exp_crc_i[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \exp_crc_i[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exp_crc_i[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \exp_crc_i[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \exp_crc_i[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exp_crc_i[7]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mem_wdata[64]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mem_wdata[66]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mem_wdata[67]_i_1\ : label is "soft_lutpair82";
begin
  \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]_0\(12 downto 0) <= \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12 downto 0);
  \LINE_BUF_WR_64.mem_wdata_i_reg[31]_0\ <= \^line_buf_wr_64.mem_wdata_i_reg[31]_0\;
  \LINE_BUF_WR_64.mem_wen_i_reg_0\ <= \^line_buf_wr_64.mem_wen_i_reg_0\;
  \LP_CNTS[3].lp_data_reg[3]_0\ <= \^lp_cnts[3].lp_data_reg[3]_0\;
  SR(0) <= \^sr\(0);
  \cur_byte_cnt_reg[10]_0\ <= \^cur_byte_cnt_reg[10]_0\;
  \cur_byte_cnt_reg[11]_0\ <= \^cur_byte_cnt_reg[11]_0\;
  \cur_byte_cnt_reg[12]_0\ <= \^cur_byte_cnt_reg[12]_0\;
  \cur_byte_cnt_reg[4]_0\(3 downto 0) <= \^cur_byte_cnt_reg[4]_0\(3 downto 0);
  \cur_byte_cnt_reg[6]_0\ <= \^cur_byte_cnt_reg[6]_0\;
  \cur_byte_cnt_reg[7]_0\ <= \^cur_byte_cnt_reg[7]_0\;
  data_done <= \^data_done\;
  data_shutdown <= \^data_shutdown\;
  data_wip_reg <= \^data_wip_reg\;
  din(67 downto 0) <= \^din\(67 downto 0);
  end_mem_wr2 <= \^end_mem_wr2\;
  fsm_wip_reg <= \^fsm_wip_reg\;
  lbuf_blk_wen_i <= \^lbuf_blk_wen_i\;
  wc_gt_pload <= \^wc_gt_pload\;
  wr_en <= \^wr_en\;
\ERR_FRAME_SYNC[0].fe_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AA00020002"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      O => p_9_out
    );
\ERR_FRAME_SYNC[0].fe_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_9_out,
      Q => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      R => '0'
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCF8FCFCFCFFF"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I2 => \syncstages_ff_reg[1]\,
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      O => p_13_out
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => \^lp_cnts[3].lp_data_reg[3]_0\,
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_13_out,
      Q => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      R => '0'
    );
\ERR_FRAME_SYNC[1].fe_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA00080008"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_1_in177_in,
      O => p_6_out
    );
\ERR_FRAME_SYNC[1].fe_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_6_out,
      Q => p_1_in177_in,
      R => '0'
    );
\ERR_FRAME_SYNC[1].fs_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF8FCFCFCFFFCF"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_0_in93_in,
      I2 => \syncstages_ff_reg[1]\,
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      O => p_8_out
    );
\ERR_FRAME_SYNC[1].fs_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_8_out,
      Q => p_0_in93_in,
      R => '0'
    );
\ERR_FRAME_SYNC[2].fe_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7040400000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I4 => p_3_in178_in,
      I5 => \syncstages_ff_reg[1]\,
      O => p_3_out
    );
\ERR_FRAME_SYNC[2].fe_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => p_3_in178_in,
      R => '0'
    );
\ERR_FRAME_SYNC[2].fs_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD5FFDDDDDDDD"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => p_0_in94_in,
      I2 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => p_5_out
    );
\ERR_FRAME_SYNC[2].fs_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_5_out,
      Q => p_0_in94_in,
      R => '0'
    );
\ERR_FRAME_SYNC[3].fe_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00800080"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      O => p_0_out
    );
\ERR_FRAME_SYNC[3].fe_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      R => '0'
    );
\ERR_FRAME_SYNC[3].fs_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FCFCFCFFFCFCFCF"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_0_in95_in,
      I2 => \syncstages_ff_reg[1]\,
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      O => p_2_out
    );
\ERR_FRAME_SYNC[3].fs_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => p_0_in95_in,
      R => '0'
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000F00040004"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      O => fsfe_errframesync(0)
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000F000400040"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_1_in177_in,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_0_in93_in,
      O => fsfe_errframesync(1)
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000F000400040"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_3_in178_in,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_0_in94_in,
      O => fsfe_errframesync(2)
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000F00040004000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_0_in95_in,
      O => fsfe_errframesync(3)
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => core_men_r2c,
      I4 => m_axis_aresetn,
      I5 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      O => p_25_out
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_25_out,
      Q => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      R => '0'
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => core_men_r2c,
      I4 => m_axis_aresetn,
      I5 => p_0_in93_in,
      O => \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1_n_0\
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1_n_0\,
      Q => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      R => '0'
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => core_men_r2c,
      I2 => m_axis_aresetn,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1_n_0\
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1_n_0\,
      Q => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      R => '0'
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => core_men_r2c,
      I4 => m_axis_aresetn,
      I5 => p_0_in95_in,
      O => p_10_out
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_10_out,
      Q => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      R => '0'
    );
\FSM_sequential_cur_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^data_done\,
      I1 => \out\(0),
      I2 => \^wc_gt_pload\,
      I3 => Q(4),
      I4 => Q(5),
      O => \FSM_sequential_cur_state_reg[2]\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^data_wip_reg\,
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330333033301111"
    )
        port map (
      I0 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I1 => \^wc_gt_pload\,
      I2 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6_n_0\,
      I3 => diwc_corrected_zero,
      I4 => \data_type_reg_reg[5]\(1),
      I5 => \data_type_reg_reg[5]\(0),
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(0),
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => core_men_f,
      I1 => pkt_valid_d1,
      I2 => pkt_valid,
      I3 => pre_byt_cnt2_reg_n_0,
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(7),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(8),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\,
      S(7 downto 5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18 downto 16),
      S(4 downto 0) => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12 downto 8)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(9),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(10),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(11),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\,
      S(7 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26 downto 19)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\,
      DI(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\,
      S(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31 downto 27)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(0),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\,
      S(7 downto 1) => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(7 downto 1),
      S(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(1),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(2),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(3),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(4),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(5),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(6),
      R => clear
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(0),
      Q => mem_data_l32_d(0),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(10),
      Q => mem_data_l32_d(10),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(11),
      Q => mem_data_l32_d(11),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(12),
      Q => mem_data_l32_d(12),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(13),
      Q => mem_data_l32_d(13),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(14),
      Q => mem_data_l32_d(14),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(15),
      Q => mem_data_l32_d(15),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(16),
      Q => mem_data_l32_d(16),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(17),
      Q => mem_data_l32_d(17),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(18),
      Q => mem_data_l32_d(18),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(19),
      Q => mem_data_l32_d(19),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(1),
      Q => mem_data_l32_d(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(20),
      Q => mem_data_l32_d(20),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(21),
      Q => mem_data_l32_d(21),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(22),
      Q => mem_data_l32_d(22),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(23),
      Q => mem_data_l32_d(23),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(24),
      Q => mem_data_l32_d(24),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(25),
      Q => mem_data_l32_d(25),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(26),
      Q => mem_data_l32_d(26),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(27),
      Q => mem_data_l32_d(27),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(28),
      Q => mem_data_l32_d(28),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(29),
      Q => mem_data_l32_d(29),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(2),
      Q => mem_data_l32_d(2),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(30),
      Q => mem_data_l32_d(30),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(31),
      Q => mem_data_l32_d(31),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(3),
      Q => mem_data_l32_d(3),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(4),
      Q => mem_data_l32_d(4),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(5),
      Q => mem_data_l32_d(5),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(6),
      Q => mem_data_l32_d(6),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(7),
      Q => mem_data_l32_d(7),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(8),
      Q => mem_data_l32_d(8),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(9),
      Q => mem_data_l32_d(9),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(0),
      Q => mem_data_l32(0),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(10),
      Q => mem_data_l32(10),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(11),
      Q => mem_data_l32(11),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(12),
      Q => mem_data_l32(12),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(13),
      Q => mem_data_l32(13),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(14),
      Q => mem_data_l32(14),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(15),
      Q => mem_data_l32(15),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(16),
      Q => mem_data_l32(16),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(17),
      Q => mem_data_l32(17),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(18),
      Q => mem_data_l32(18),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(19),
      Q => mem_data_l32(19),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(1),
      Q => mem_data_l32(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(20),
      Q => mem_data_l32(20),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(21),
      Q => mem_data_l32(21),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(22),
      Q => mem_data_l32(22),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(23),
      Q => mem_data_l32(23),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(24),
      Q => mem_data_l32(24),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(25),
      Q => mem_data_l32(25),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(26),
      Q => mem_data_l32(26),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(27),
      Q => mem_data_l32(27),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(28),
      Q => mem_data_l32(28),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(29),
      Q => mem_data_l32(29),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(2),
      Q => mem_data_l32(2),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(30),
      Q => mem_data_l32(30),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(31),
      Q => mem_data_l32(31),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(3),
      Q => mem_data_l32(3),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(4),
      Q => mem_data_l32(4),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(5),
      Q => mem_data_l32(5),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(6),
      Q => mem_data_l32(6),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(7),
      Q => mem_data_l32(7),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(8),
      Q => mem_data_l32(8),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(9),
      Q => mem_data_l32(9),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(0),
      I3 => mem_data_l32(0),
      I4 => mem_data_l32_d(0),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(10),
      I3 => mem_data_l32(10),
      I4 => mem_data_l32_d(10),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(11),
      I3 => mem_data_l32(11),
      I4 => mem_data_l32_d(11),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(12),
      I3 => mem_data_l32_d(12),
      I4 => short_pkt_reg,
      I5 => Q(12),
      O => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(13),
      I3 => mem_data_l32_d(13),
      I4 => short_pkt_reg,
      I5 => Q(13),
      O => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(14),
      I3 => mem_data_l32_d(14),
      I4 => short_pkt_reg,
      I5 => Q(14),
      O => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(15),
      I3 => mem_data_l32_d(15),
      I4 => short_pkt_reg,
      I5 => Q(15),
      O => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(16),
      I3 => mem_data_l32(16),
      I4 => mem_data_l32_d(16),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(17),
      I3 => mem_data_l32(17),
      I4 => mem_data_l32_d(17),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(18),
      I3 => mem_data_l32(18),
      I4 => mem_data_l32_d(18),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(19),
      I3 => mem_data_l32(19),
      I4 => mem_data_l32_d(19),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(1),
      I3 => mem_data_l32(1),
      I4 => mem_data_l32_d(1),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(20),
      I3 => mem_data_l32(20),
      I4 => mem_data_l32_d(20),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(21),
      I3 => mem_data_l32_d(21),
      I4 => short_pkt_reg,
      I5 => Q(21),
      O => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(22),
      I3 => mem_data_l32(22),
      I4 => mem_data_l32_d(22),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(23),
      I3 => mem_data_l32_d(23),
      I4 => short_pkt_reg,
      I5 => Q(23),
      O => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(24),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(24),
      O => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(25),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(25),
      O => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(26),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(26),
      O => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(27),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(27),
      O => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(28),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(28),
      O => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(29),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(29),
      O => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(2),
      I3 => mem_data_l32(2),
      I4 => mem_data_l32_d(2),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(30),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(30),
      O => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA00FFFF"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^data_wip_reg\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I4 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12),
      I1 => Q(23),
      I2 => Q(22),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(11),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(5)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(10),
      I1 => Q(21),
      I2 => Q(20),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(9),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(4)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(8),
      I1 => Q(19),
      I2 => Q(18),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(7),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(3)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(6),
      I1 => Q(17),
      I2 => Q(16),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(5),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(2)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(4),
      I1 => Q(15),
      I2 => Q(14),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(3),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(1)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(2),
      I1 => Q(13),
      I2 => Q(12),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(1),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(31),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(31),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(3),
      I3 => mem_data_l32(3),
      I4 => mem_data_l32_d(3),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(4),
      I3 => mem_data_l32(4),
      I4 => mem_data_l32_d(4),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(5),
      I3 => mem_data_l32(5),
      I4 => mem_data_l32_d(5),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0C0C044404440"
    )
        port map (
      I0 => \^end_mem_wr2\,
      I1 => m_axis_aresetn,
      I2 => short_pkt_reg_0,
      I3 => end_mem_wr1,
      I4 => \^wc_gt_pload\,
      I5 => core_men_r2c,
      O => \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => end_mem_wr1,
      I1 => \^wc_gt_pload\,
      I2 => core_men_r2c,
      O => \^line_buf_wr_64.mem_wen_i_reg_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040440000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wen_i_reg_0\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => \^end_mem_wr2\,
      I4 => long_pkt_out_reg,
      I5 => short_pkt,
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070007500"
    )
        port map (
      I0 => end_mem_wr1,
      I1 => \^wc_gt_pload\,
      I2 => core_men_r2c,
      I3 => m_axis_aresetn,
      I4 => \^end_mem_wr2\,
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(6),
      I3 => mem_data_l32(6),
      I4 => mem_data_l32_d(6),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(7),
      I3 => mem_data_l32(7),
      I4 => mem_data_l32_d(7),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(8),
      I3 => mem_data_l32(8),
      I4 => mem_data_l32_d(8),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(9),
      I3 => mem_data_l32_d(9),
      I4 => short_pkt_reg,
      I5 => Q(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(10),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(11),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(12),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(13),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(14),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(15),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(16),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(17),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(18),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(19),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(20),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(21),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(22),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(23),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(24),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(25),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(26),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(27),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(28),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(29),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(30),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(31),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      CO(6) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_1\,
      CO(5) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_2\,
      CO(4) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_5\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_6\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\,
      S(6) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\,
      S(5) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\,
      S(4) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\,
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(0),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(1),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(2),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(3),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(4),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(5),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(6),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(7),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(8),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(9),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(10),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(11),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(12),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(13),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(14),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(15),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(16),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(17),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(18),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(19),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(20),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(21),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(22),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(23),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(24),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(25),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(26),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(27),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(28),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(29),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(30),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(31),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr2_reg_0,
      Q => p_0_in(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[66]_i_1_n_0\,
      Q => p_0_in(2),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\,
      Q => p_0_in(3),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\,
      Q => mem_vc(0),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\,
      Q => mem_vc(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(8),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(9),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wen_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFF"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      I2 => core_men_r2c,
      I3 => \^end_mem_wr2\,
      I4 => \^line_buf_wr_64.mem_wen_i_reg_0\,
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_wip_reg\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      O => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\,
      Q => \^lp_cnts[3].lp_data_reg[3]_0\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.str_fwd_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888008800008000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.str_fwd_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.str_fwd_i_3_n_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I4 => pkt_rdvld_reg,
      I5 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      O => \LINE_BUF_WR_64.str_fwd_i_1_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \^data_wip_reg\,
      O => \LINE_BUF_WR_64.str_fwd_i_2_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0C4C4"
    )
        port map (
      I0 => \^end_mem_wr2\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => \^wc_gt_pload\,
      I4 => end_mem_wr1,
      O => \LINE_BUF_WR_64.str_fwd_i_3_n_0\
    );
\LINE_BUF_WR_64.str_fwd_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.str_fwd_i_1_n_0\,
      Q => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      R => '0'
    );
\LP_CNTS[0].lp_count_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_151_out
    );
\LP_CNTS[0].lp_count_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_151_out,
      Q => lp_count_en(0),
      R => \^sr\(0)
    );
\LP_CNTS[0].lp_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_20_out
    );
\LP_CNTS[0].lp_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      O => \LP_CNTS[0].lp_data[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_20_out,
      Q => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      R => '0'
    );
\LP_CNTS[0].lp_header[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      I2 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      I3 => mem_vc(1),
      I4 => mem_vc(0),
      O => \LP_CNTS[0].lp_header[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in96_in,
      I3 => p_0_in115_in,
      O => \LP_CNTS[0].lp_header[0]_i_3_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_5_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \LP_CNTS[0].lp_header[0]_i_4_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      O => \LP_CNTS[0].lp_header[0]_i_5_n_0\
    );
\LP_CNTS[0].lp_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[0].lp_header[0]_i_2_n_0\,
      Q => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      R => ram_full_i_reg
    );
\LP_CNTS[1].lp_count_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => p_1_in133_in,
      O => p_134_out
    );
\LP_CNTS[1].lp_count_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_134_out,
      Q => lp_count_en(1),
      R => \^sr\(0)
    );
\LP_CNTS[1].lp_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => p_1_in133_in,
      O => p_18_out
    );
\LP_CNTS[1].lp_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_18_out,
      Q => p_0_in132_in,
      R => '0'
    );
\LP_CNTS[1].lp_header[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => p_1_in133_in,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      O => \LP_CNTS[1].lp_header[1]_i_1_n_0\
    );
\LP_CNTS[1].lp_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[1].lp_header[1]_i_1_n_0\,
      Q => p_1_in133_in,
      R => ram_full_i_reg
    );
\LP_CNTS[2].lp_count_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in116_in,
      I1 => p_0_in115_in,
      O => p_117_out
    );
\LP_CNTS[2].lp_count_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_117_out,
      Q => lp_count_en(2),
      R => \^sr\(0)
    );
\LP_CNTS[2].lp_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => p_0_in115_in,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => p_1_in116_in,
      O => p_16_out
    );
\LP_CNTS[2].lp_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_16_out,
      Q => p_0_in115_in,
      R => '0'
    );
\LP_CNTS[2].lp_header[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => p_1_in116_in,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      O => \LP_CNTS[2].lp_header[2]_i_1_n_0\
    );
\LP_CNTS[2].lp_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[2].lp_header[2]_i_1_n_0\,
      Q => p_1_in116_in,
      R => ram_full_i_reg
    );
\LP_CNTS[3].lp_count_en[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in96_in,
      I1 => p_1_in97_in,
      O => p_98_out
    );
\LP_CNTS[3].lp_count_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_98_out,
      Q => lp_count_en(3),
      R => \^sr\(0)
    );
\LP_CNTS[3].lp_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => p_0_in96_in,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => p_1_in97_in,
      O => p_14_out
    );
\LP_CNTS[3].lp_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_14_out,
      Q => p_0_in96_in,
      R => '0'
    );
\LP_CNTS[3].lp_header[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => p_1_in97_in,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      O => \LP_CNTS[3].lp_header[3]_i_1_n_0\
    );
\LP_CNTS[3].lp_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[3].lp_header[3]_i_1_n_0\,
      Q => p_1_in97_in,
      R => ram_full_i_reg
    );
core_men_f_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => core_men_f,
      O => core_men_f_i_1_n_0
    );
core_men_f_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => core_men_f_i_1_n_0,
      Q => core_men_f,
      R => '0'
    );
\crc_blk_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]_0\,
      Q => crc_blk_sel(0),
      R => \^sr\(0)
    );
\crc_blk_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]_1\,
      Q => crc_blk_sel(1),
      R => \^sr\(0)
    );
\crc_blk_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]_0\,
      Q => crc_blk_sel(2),
      R => \^sr\(0)
    );
\crc_blk_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]\,
      Q => crc_blk_sel(3),
      R => \^sr\(0)
    );
\crc_p_strb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]\(0),
      Q => crc_p_strb(0),
      R => \^sr\(0)
    );
\crc_p_strb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]\(1),
      Q => crc_p_strb(1),
      R => \^sr\(0)
    );
\crc_p_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(0),
      Q => crc_p_value(0),
      R => \^sr\(0)
    );
\crc_p_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(10),
      Q => crc_p_value(10),
      R => \^sr\(0)
    );
\crc_p_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(11),
      Q => crc_p_value(11),
      R => \^sr\(0)
    );
\crc_p_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(12),
      Q => crc_p_value(12),
      R => \^sr\(0)
    );
\crc_p_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(13),
      Q => crc_p_value(13),
      R => \^sr\(0)
    );
\crc_p_value_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(14),
      Q => crc_p_value(14),
      R => \^sr\(0)
    );
\crc_p_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(15),
      Q => crc_p_value(15),
      R => \^sr\(0)
    );
\crc_p_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(1),
      Q => crc_p_value(1),
      R => \^sr\(0)
    );
\crc_p_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(2),
      Q => crc_p_value(2),
      R => \^sr\(0)
    );
\crc_p_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(3),
      Q => crc_p_value(3),
      R => \^sr\(0)
    );
\crc_p_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(4),
      Q => crc_p_value(4),
      R => \^sr\(0)
    );
\crc_p_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(5),
      Q => crc_p_value(5),
      R => \^sr\(0)
    );
\crc_p_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(6),
      Q => crc_p_value(6),
      R => \^sr\(0)
    );
\crc_p_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(7),
      Q => crc_p_value(7),
      R => \^sr\(0)
    );
\crc_p_value_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(8),
      Q => crc_p_value(8),
      R => \^sr\(0)
    );
\crc_p_value_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(9),
      Q => crc_p_value(9),
      R => \^sr\(0)
    );
crc_partial_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_partial0,
      Q => crc_partial,
      R => \^sr\(0)
    );
\cur_byte_cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => cur_byte_cnt(10),
      I1 => cur_byte_cnt(9),
      I2 => \cur_byte_cnt[9]_i_2_n_0\,
      I3 => cur_byte_cnt(8),
      O => \^cur_byte_cnt_reg[10]_0\
    );
\cur_byte_cnt[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55955555"
    )
        port map (
      I0 => cur_byte_cnt(11),
      I1 => cur_byte_cnt(10),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => cur_byte_cnt(9),
      O => \^cur_byte_cnt_reg[11]_0\
    );
\cur_byte_cnt[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => cur_byte_cnt(12),
      I1 => cur_byte_cnt(10),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => cur_byte_cnt(9),
      I5 => cur_byte_cnt(11),
      O => \^cur_byte_cnt_reg[12]_0\
    );
\cur_byte_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0099F0F0"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(13),
      I3 => ecc_start_d1,
      I4 => core_men_r2c,
      O => p_2_in(13)
    );
\cur_byte_cnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009A9AFF00FF00"
    )
        port map (
      I0 => cur_byte_cnt(14),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(13),
      I3 => \byt_cnt_adj_reg[15]\(14),
      I4 => ecc_start_d1,
      I5 => core_men_r2c,
      O => p_2_in(14)
    );
\cur_byte_cnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => cur_byte_cnt(11),
      I1 => cur_byte_cnt(9),
      I2 => \cur_byte_cnt[9]_i_2_n_0\,
      I3 => cur_byte_cnt(8),
      I4 => cur_byte_cnt(10),
      I5 => cur_byte_cnt(12),
      O => \cur_byte_cnt[14]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      O => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \^fsm_wip_reg\,
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => ecc_start_d1,
      O => \cur_byte_cnt[15]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCCFCCCFEEEE"
    )
        port map (
      I0 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I1 => \^wc_gt_pload\,
      I2 => \cur_byte_cnt[15]_i_6_n_0\,
      I3 => diwc_corrected_zero,
      I4 => \data_type_reg_reg[5]\(1),
      I5 => \data_type_reg_reg[5]\(0),
      O => \^data_done\
    );
\cur_byte_cnt[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => cur_byte_cnt(15),
      I1 => cur_byte_cnt(13),
      I2 => \cur_byte_cnt[14]_i_2_n_0\,
      I3 => cur_byte_cnt(14),
      O => \cur_byte_cnt_reg[15]_0\
    );
\cur_byte_cnt[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => core_men_f,
      I1 => pkt_valid_d1,
      I2 => pkt_valid,
      I3 => pre_byt_cnt1_reg_n_0,
      O => \cur_byte_cnt[15]_i_6_n_0\
    );
\cur_byte_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A3A0A3A0A3A0A"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(4),
      I1 => ecc_start_d1,
      I2 => core_men_r2c,
      I3 => cur_byte_cnt(4),
      I4 => \^cur_byte_cnt_reg[4]_0\(2),
      I5 => \^cur_byte_cnt_reg[4]_0\(3),
      O => p_2_in(4)
    );
\cur_byte_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => cur_byte_cnt(4),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      O => \cur_byte_cnt_reg[5]_0\
    );
\cur_byte_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cur_byte_cnt(6),
      I1 => cur_byte_cnt(5),
      I2 => \^cur_byte_cnt_reg[4]_0\(2),
      I3 => \^cur_byte_cnt_reg[4]_0\(3),
      I4 => cur_byte_cnt(4),
      O => \^cur_byte_cnt_reg[6]_0\
    );
\cur_byte_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cur_byte_cnt(7),
      I1 => cur_byte_cnt(6),
      I2 => cur_byte_cnt(4),
      I3 => \^cur_byte_cnt_reg[4]_0\(3),
      I4 => \^cur_byte_cnt_reg[4]_0\(2),
      I5 => cur_byte_cnt(5),
      O => \^cur_byte_cnt_reg[7]_0\
    );
\cur_byte_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0099F0F0"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(8),
      I3 => ecc_start_d1,
      I4 => core_men_r2c,
      O => p_2_in(8)
    );
\cur_byte_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A6A6FF00FF00"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => cur_byte_cnt(8),
      I2 => \cur_byte_cnt[9]_i_2_n_0\,
      I3 => \byt_cnt_adj_reg[15]\(9),
      I4 => ecc_start_d1,
      I5 => core_men_r2c,
      O => p_2_in(9)
    );
\cur_byte_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cur_byte_cnt(6),
      I1 => cur_byte_cnt(4),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      I4 => cur_byte_cnt(5),
      I5 => cur_byte_cnt(7),
      O => \cur_byte_cnt[9]_i_2_n_0\
    );
\cur_byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(0),
      Q => \^cur_byte_cnt_reg[4]_0\(0),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(7),
      Q => cur_byte_cnt(10),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(8),
      Q => cur_byte_cnt(11),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(9),
      Q => cur_byte_cnt(12),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => cur_byte_cnt(13),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => cur_byte_cnt(14),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(10),
      Q => cur_byte_cnt(15),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(1),
      Q => \^cur_byte_cnt_reg[4]_0\(1),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(2),
      Q => \^cur_byte_cnt_reg[4]_0\(2),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(3),
      Q => \^cur_byte_cnt_reg[4]_0\(3),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => cur_byte_cnt(4),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(4),
      Q => cur_byte_cnt(5),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(5),
      Q => cur_byte_cnt(6),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(6),
      Q => cur_byte_cnt(7),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => cur_byte_cnt(8),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => cur_byte_cnt(9),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\data_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \data_p_strb_reg[1]\(0)
    );
\data_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crc_partial,
      I1 => crc_start_d1,
      O => E(0)
    );
\data_p_strb[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      O => \data_p_strb_reg[1]\(1)
    );
data_sdown_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \^data_shutdown\,
      I1 => data_sdown_reg_i_2_n_0,
      I2 => end_mem_wr1,
      I3 => m_axis_aresetn,
      I4 => core_men_r2c,
      O => data_sdown_reg_i_1_n_0
    );
data_sdown_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => \^lp_cnts[3].lp_data_reg[3]_0\,
      O => data_sdown_reg_i_2_n_0
    );
data_sdown_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_sdown_reg_i_1_n_0,
      Q => \^data_shutdown\,
      R => '0'
    );
data_wip_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I1 => \^data_wip_reg\,
      O => crc_partial_reg_0
    );
data_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_wip,
      Q => \^data_wip_reg\,
      R => \^sr\(0)
    );
end_mem_wr1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I1 => end_mem_wr1_i_2_n_0,
      O => end_mem_wr1_i_1_n_0
    );
end_mem_wr1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800DFFFFFFFFFFF"
    )
        port map (
      I0 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I1 => p_0_in(0),
      I2 => \^data_wip_reg\,
      I3 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I4 => end_mem_wr1,
      I5 => m_axis_aresetn,
      O => end_mem_wr1_i_2_n_0
    );
end_mem_wr1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr1_i_1_n_0,
      Q => end_mem_wr1,
      R => '0'
    );
end_mem_wr2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE044400000000"
    )
        port map (
      I0 => end_mem_wr2_i_2_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^end_mem_wr2\,
      I5 => m_axis_aresetn,
      O => end_mem_wr2_i_1_n_0
    );
end_mem_wr2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^lp_cnts[3].lp_data_reg[3]_0\,
      O => end_mem_wr2_i_2_n_0
    );
end_mem_wr2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr2_i_1_n_0,
      Q => \^end_mem_wr2\,
      R => '0'
    );
\exp_crc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(0),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(0),
      O => \exp_crc_i_reg[15]\(0)
    );
\exp_crc_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(10),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(10),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(2),
      O => \exp_crc_i_reg[15]\(10)
    );
\exp_crc_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(11),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(11),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(3),
      O => \exp_crc_i_reg[15]\(11)
    );
\exp_crc_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(12),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(12),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(4),
      O => \exp_crc_i_reg[15]\(12)
    );
\exp_crc_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(13),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(13),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(5),
      O => \exp_crc_i_reg[15]\(13)
    );
\exp_crc_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(14),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(14),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(6),
      O => \exp_crc_i_reg[15]\(14)
    );
\exp_crc_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000500044450000"
    )
        port map (
      I0 => crc_start_d1,
      I1 => \data_p_strb_reg[1]_0\(0),
      I2 => crc_p_strb(1),
      I3 => crc_p_strb(0),
      I4 => pkt_valid_d1,
      I5 => crc_partial,
      O => \exp_crc_i_reg[12]\(1)
    );
\exp_crc_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(15),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(15),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(7),
      O => \exp_crc_i_reg[15]\(15)
    );
\exp_crc_i[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \exp_crc_i[15]_i_3_n_0\
    );
\exp_crc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(1),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(1),
      O => \exp_crc_i_reg[15]\(1)
    );
\exp_crc_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(2),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(2),
      O => \exp_crc_i_reg[15]\(2)
    );
\exp_crc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(3),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(3),
      O => \exp_crc_i_reg[15]\(3)
    );
\exp_crc_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(4),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(4),
      O => \exp_crc_i_reg[15]\(4)
    );
\exp_crc_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(5),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(5),
      O => \exp_crc_i_reg[15]\(5)
    );
\exp_crc_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(6),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(6),
      O => \exp_crc_i_reg[15]\(6)
    );
\exp_crc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \exp_crc_i[7]_i_3_n_0\,
      I1 => crc_start_d1,
      O => \exp_crc_i_reg[12]\(0)
    );
\exp_crc_i[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(7),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(7),
      O => \exp_crc_i_reg[15]\(7)
    );
\exp_crc_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4A0A4A0A4A0A4"
    )
        port map (
      I0 => crc_partial,
      I1 => pkt_valid_d1,
      I2 => crc_p_strb(0),
      I3 => crc_p_strb(1),
      I4 => \data_p_strb_reg[1]_0\(0),
      I5 => \data_p_strb_reg[1]_0\(1),
      O => \exp_crc_i[7]_i_3_n_0\
    );
\exp_crc_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(8),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(8),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(0),
      O => \exp_crc_i_reg[15]\(8)
    );
\exp_crc_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(9),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(9),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(1),
      O => \exp_crc_i_reg[15]\(9)
    );
frame_rcvd: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      I2 => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      I3 => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      O => src_in(0)
    );
fsm_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsm_wip_reg_reg_0,
      Q => \^fsm_wip_reg\,
      R => \^sr\(0)
    );
lbuf_blk_wen_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE000000"
    )
        port map (
      I0 => \^lbuf_blk_wen_i\,
      I1 => lbuf_rst_code,
      I2 => \data_type_reg_reg[1]\,
      I3 => m_axis_aresetn,
      I4 => core_men_r2c,
      O => lbuf_blk_wen_i_i_1_n_0
    );
lbuf_blk_wen_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^din\(64),
      I1 => \^din\(67),
      I2 => \^din\(65),
      I3 => \^wr_en\,
      I4 => \^din\(66),
      O => lbuf_rst_code
    );
lbuf_blk_wen_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => lbuf_blk_wen_i_i_1_n_0,
      Q => \^lbuf_blk_wen_i\,
      R => '0'
    );
\m_axis_tdata[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_aresetn,
      O => \^sr\(0)
    );
\mem_wdata[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in(0),
      I1 => m_axis_aresetn,
      I2 => mem_wdata2,
      O => \mem_wdata[64]_i_1_n_0\
    );
\mem_wdata[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => mem_wdata2,
      O => \mem_wdata[65]_i_1_n_0\
    );
\mem_wdata[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(2),
      I1 => mem_wdata2,
      O => \mem_wdata[66]_i_1_n_0\
    );
\mem_wdata[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(3),
      I1 => mem_wdata2,
      O => \mem_wdata[67]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      Q => \^din\(0),
      R => \^sr\(0)
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(10),
      Q => \^din\(10),
      R => \^sr\(0)
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(11),
      Q => \^din\(11),
      R => \^sr\(0)
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(12),
      Q => \^din\(12),
      R => \^sr\(0)
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(13),
      Q => \^din\(13),
      R => \^sr\(0)
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(14),
      Q => \^din\(14),
      R => \^sr\(0)
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(15),
      Q => \^din\(15),
      R => \^sr\(0)
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(16),
      Q => \^din\(16),
      R => \^sr\(0)
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(17),
      Q => \^din\(17),
      R => \^sr\(0)
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(18),
      Q => \^din\(18),
      R => \^sr\(0)
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(19),
      Q => \^din\(19),
      R => \^sr\(0)
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      Q => \^din\(1),
      R => \^sr\(0)
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(20),
      Q => \^din\(20),
      R => \^sr\(0)
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(21),
      Q => \^din\(21),
      R => \^sr\(0)
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(22),
      Q => \^din\(22),
      R => \^sr\(0)
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(23),
      Q => \^din\(23),
      R => \^sr\(0)
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(24),
      Q => \^din\(24),
      R => \^sr\(0)
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(25),
      Q => \^din\(25),
      R => \^sr\(0)
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(26),
      Q => \^din\(26),
      R => \^sr\(0)
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(27),
      Q => \^din\(27),
      R => \^sr\(0)
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(28),
      Q => \^din\(28),
      R => \^sr\(0)
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(29),
      Q => \^din\(29),
      R => \^sr\(0)
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      Q => \^din\(2),
      R => \^sr\(0)
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(30),
      Q => \^din\(30),
      R => \^sr\(0)
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(31),
      Q => \^din\(31),
      R => \^sr\(0)
    );
\mem_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      Q => \^din\(32),
      R => \^sr\(0)
    );
\mem_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      Q => \^din\(33),
      R => \^sr\(0)
    );
\mem_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      Q => \^din\(34),
      R => \^sr\(0)
    );
\mem_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      Q => \^din\(35),
      R => \^sr\(0)
    );
\mem_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      Q => \^din\(36),
      R => \^sr\(0)
    );
\mem_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      Q => \^din\(37),
      R => \^sr\(0)
    );
\mem_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      Q => \^din\(38),
      R => \^sr\(0)
    );
\mem_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      Q => \^din\(39),
      R => \^sr\(0)
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      Q => \^din\(3),
      R => \^sr\(0)
    );
\mem_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      Q => \^din\(40),
      R => \^sr\(0)
    );
\mem_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      Q => \^din\(41),
      R => \^sr\(0)
    );
\mem_wdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      Q => \^din\(42),
      R => \^sr\(0)
    );
\mem_wdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      Q => \^din\(43),
      R => \^sr\(0)
    );
\mem_wdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      Q => \^din\(44),
      R => \^sr\(0)
    );
\mem_wdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      Q => \^din\(45),
      R => \^sr\(0)
    );
\mem_wdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      Q => \^din\(46),
      R => \^sr\(0)
    );
\mem_wdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      Q => \^din\(47),
      R => \^sr\(0)
    );
\mem_wdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      Q => \^din\(48),
      R => \^sr\(0)
    );
\mem_wdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      Q => \^din\(49),
      R => \^sr\(0)
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      Q => \^din\(4),
      R => \^sr\(0)
    );
\mem_wdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      Q => \^din\(50),
      R => \^sr\(0)
    );
\mem_wdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      Q => \^din\(51),
      R => \^sr\(0)
    );
\mem_wdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      Q => \^din\(52),
      R => \^sr\(0)
    );
\mem_wdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      Q => \^din\(53),
      R => \^sr\(0)
    );
\mem_wdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      Q => \^din\(54),
      R => \^sr\(0)
    );
\mem_wdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      Q => \^din\(55),
      R => \^sr\(0)
    );
\mem_wdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      Q => \^din\(56),
      R => \^sr\(0)
    );
\mem_wdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      Q => \^din\(57),
      R => \^sr\(0)
    );
\mem_wdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      Q => \^din\(58),
      R => \^sr\(0)
    );
\mem_wdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      Q => \^din\(59),
      R => \^sr\(0)
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      Q => \^din\(5),
      R => \^sr\(0)
    );
\mem_wdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      Q => \^din\(60),
      R => \^sr\(0)
    );
\mem_wdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      Q => \^din\(61),
      R => \^sr\(0)
    );
\mem_wdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      Q => \^din\(62),
      R => \^sr\(0)
    );
\mem_wdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      Q => \^din\(63),
      R => \^sr\(0)
    );
\mem_wdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[64]_i_1_n_0\,
      Q => \^din\(64),
      R => '0'
    );
\mem_wdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[65]_i_1_n_0\,
      Q => \^din\(65),
      R => \^sr\(0)
    );
\mem_wdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[66]_i_1_n_0\,
      Q => \^din\(66),
      R => \^sr\(0)
    );
\mem_wdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[67]_i_1_n_0\,
      Q => \^din\(67),
      R => \^sr\(0)
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_vc(0),
      Q => \^din\(6),
      R => \^sr\(0)
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_vc(1),
      Q => \^din\(7),
      R => \^sr\(0)
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(8),
      Q => \^din\(8),
      R => \^sr\(0)
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(9),
      Q => \^din\(9),
      R => \^sr\(0)
    );
mem_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_wen0,
      Q => \^wr_en\,
      R => \^sr\(0)
    );
pkt_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_valid,
      Q => pkt_valid_d1,
      R => \^sr\(0)
    );
pre_byt_cnt1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => ecc_start_d1,
      O => pre_byt_cnt2
    );
pre_byt_cnt1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009600909"
    )
        port map (
      I0 => cur_byte_cnt(15),
      I1 => \byt_cnt_adj_reg[15]\(15),
      I2 => cur_byte_cnt(14),
      I3 => \cur_byte_cnt[14]_i_2_n_0\,
      I4 => cur_byte_cnt(13),
      I5 => \byt_cnt_adj_reg[15]\(14),
      O => pre_byt_cnt1_i_12_n_0
    );
pre_byt_cnt1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000096"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byt_cnt_adj_reg[15]\(12),
      O => pre_byt_cnt1_i_13_n_0
    );
pre_byt_cnt1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[11]_0\,
      I1 => \byt_cnt_adj_reg[15]\(11),
      I2 => \^cur_byte_cnt_reg[10]_0\,
      I3 => \byt_cnt_adj_reg[15]\(10),
      O => pre_byt_cnt1_i_14_n_0
    );
pre_byt_cnt1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090960"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => \byt_cnt_adj_reg[15]\(9),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => \byt_cnt_adj_reg[15]\(8),
      O => pre_byt_cnt1_i_15_n_0
    );
pre_byt_cnt1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[7]_0\,
      I1 => \byt_cnt_adj_reg[15]\(7),
      I2 => \^cur_byte_cnt_reg[6]_0\,
      I3 => \byt_cnt_adj_reg[15]\(6),
      O => pre_byt_cnt1_i_16_n_0
    );
pre_byt_cnt1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \byt_cnt_adj_reg[15]\(5),
      I2 => cur_byte_cnt(4),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      I4 => \^cur_byte_cnt_reg[4]_0\(3),
      I5 => \byt_cnt_adj_reg[15]\(4),
      O => pre_byt_cnt1_i_17_n_0
    );
pre_byt_cnt1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(3),
      I1 => \byt_cnt_adj_reg[15]\(3),
      I2 => \byt_cnt_adj_reg[15]\(2),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      O => pre_byt_cnt1_i_18_n_0
    );
pre_byt_cnt1_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(1),
      I1 => \byt_cnt_adj_reg[15]\(1),
      I2 => \^cur_byte_cnt_reg[4]_0\(0),
      I3 => \byt_cnt_adj_reg[15]\(0),
      O => pre_byt_cnt1_i_19_n_0
    );
pre_byt_cnt1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^fsm_wip_reg\,
      I2 => pre_byt_cnt1_reg_i_3_n_0,
      I3 => pre_byt_cnt1_reg_n_0,
      O => pre_byt_cnt1_i_2_n_0
    );
pre_byt_cnt1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D3DD4544"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(15),
      I1 => cur_byte_cnt(14),
      I2 => \cur_byte_cnt[14]_i_2_n_0\,
      I3 => cur_byte_cnt(13),
      I4 => cur_byte_cnt(15),
      I5 => \byt_cnt_adj_reg[15]\(14),
      O => pre_byt_cnt1_i_4_n_0
    );
pre_byt_cnt1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099F09"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byt_cnt_adj_reg[15]\(12),
      O => pre_byt_cnt1_i_5_n_0
    );
pre_byt_cnt1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4510C751"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(9),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(8),
      I3 => cur_byte_cnt(9),
      I4 => \byt_cnt_adj_reg[15]\(8),
      O => pre_byt_cnt1_i_7_n_0
    );
pre_byt_cnt1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003FD55540"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(5),
      I1 => \^cur_byte_cnt_reg[4]_0\(2),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => cur_byte_cnt(4),
      I4 => cur_byte_cnt(5),
      I5 => \byt_cnt_adj_reg[15]\(4),
      O => pre_byt_cnt1_i_9_n_0
    );
pre_byt_cnt1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt1_i_2_n_0,
      Q => pre_byt_cnt1_reg_n_0,
      R => pre_byt_cnt2
    );
pre_byt_cnt1_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => pre_byt_cnt1_reg_i_3_n_0,
      CO(6) => pre_byt_cnt1_reg_i_3_n_1,
      CO(5) => pre_byt_cnt1_reg_i_3_n_2,
      CO(4) => pre_byt_cnt1_reg_i_3_n_3,
      CO(3) => NLW_pre_byt_cnt1_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => pre_byt_cnt1_reg_i_3_n_5,
      CO(1) => pre_byt_cnt1_reg_i_3_n_6,
      CO(0) => pre_byt_cnt1_reg_i_3_n_7,
      DI(7) => pre_byt_cnt1_i_4_n_0,
      DI(6) => pre_byt_cnt1_i_5_n_0,
      DI(5) => DI(3),
      DI(4) => pre_byt_cnt1_i_7_n_0,
      DI(3) => DI(2),
      DI(2) => pre_byt_cnt1_i_9_n_0,
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 0) => NLW_pre_byt_cnt1_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => pre_byt_cnt1_i_12_n_0,
      S(6) => pre_byt_cnt1_i_13_n_0,
      S(5) => pre_byt_cnt1_i_14_n_0,
      S(4) => pre_byt_cnt1_i_15_n_0,
      S(3) => pre_byt_cnt1_i_16_n_0,
      S(2) => pre_byt_cnt1_i_17_n_0,
      S(1) => pre_byt_cnt1_i_18_n_0,
      S(0) => pre_byt_cnt1_i_19_n_0
    );
pre_byt_cnt2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => pre_byt_cnt22186_in,
      I1 => diwc_corrected_lte4,
      I2 => pkt_valid,
      I3 => \^fsm_wip_reg\,
      I4 => pre_byt_cnt2_reg_n_0,
      O => pre_byt_cnt2_i_1_n_0
    );
pre_byt_cnt2_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(1),
      I1 => \byte_cnt_reg_reg[15]\(1),
      I2 => \^cur_byte_cnt_reg[4]_0\(0),
      I3 => \byte_cnt_reg_reg[15]\(0),
      O => pre_byt_cnt2_i_10_n_0
    );
pre_byt_cnt2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009600909"
    )
        port map (
      I0 => cur_byte_cnt(15),
      I1 => \byte_cnt_reg_reg[15]\(15),
      I2 => cur_byte_cnt(14),
      I3 => \cur_byte_cnt[14]_i_2_n_0\,
      I4 => cur_byte_cnt(13),
      I5 => \byte_cnt_reg_reg[15]\(14),
      O => pre_byt_cnt2_i_11_n_0
    );
pre_byt_cnt2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000096"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byte_cnt_reg_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byte_cnt_reg_reg[15]\(12),
      O => pre_byt_cnt2_i_12_n_0
    );
pre_byt_cnt2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[11]_0\,
      I1 => \byte_cnt_reg_reg[15]\(11),
      I2 => \^cur_byte_cnt_reg[10]_0\,
      I3 => \byte_cnt_reg_reg[15]\(10),
      O => pre_byt_cnt2_i_13_n_0
    );
pre_byt_cnt2_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090960"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => \byte_cnt_reg_reg[15]\(9),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => \byte_cnt_reg_reg[15]\(8),
      O => pre_byt_cnt2_i_14_n_0
    );
pre_byt_cnt2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[7]_0\,
      I1 => \byte_cnt_reg_reg[15]\(7),
      I2 => \^cur_byte_cnt_reg[6]_0\,
      I3 => \byte_cnt_reg_reg[15]\(6),
      O => pre_byt_cnt2_i_15_n_0
    );
pre_byt_cnt2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \byte_cnt_reg_reg[15]\(5),
      I2 => cur_byte_cnt(4),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      I4 => \^cur_byte_cnt_reg[4]_0\(3),
      I5 => \byte_cnt_reg_reg[15]\(4),
      O => pre_byt_cnt2_i_16_n_0
    );
pre_byt_cnt2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(3),
      I1 => \byte_cnt_reg_reg[15]\(3),
      I2 => \byte_cnt_reg_reg[15]\(2),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      O => pre_byt_cnt2_i_17_n_0
    );
pre_byt_cnt2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D3DD4544"
    )
        port map (
      I0 => \byte_cnt_reg_reg[15]\(15),
      I1 => cur_byte_cnt(14),
      I2 => \cur_byte_cnt[14]_i_2_n_0\,
      I3 => cur_byte_cnt(13),
      I4 => cur_byte_cnt(15),
      I5 => \byte_cnt_reg_reg[15]\(14),
      O => pre_byt_cnt2_i_3_n_0
    );
pre_byt_cnt2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099F09"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byte_cnt_reg_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byte_cnt_reg_reg[15]\(12),
      O => pre_byt_cnt2_i_4_n_0
    );
pre_byt_cnt2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4510C751"
    )
        port map (
      I0 => \byte_cnt_reg_reg[15]\(9),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(8),
      I3 => cur_byte_cnt(9),
      I4 => \byte_cnt_reg_reg[15]\(8),
      O => pre_byt_cnt2_i_6_n_0
    );
pre_byt_cnt2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003FD55540"
    )
        port map (
      I0 => \byte_cnt_reg_reg[15]\(5),
      I1 => \^cur_byte_cnt_reg[4]_0\(2),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => cur_byte_cnt(4),
      I4 => cur_byte_cnt(5),
      I5 => \byte_cnt_reg_reg[15]\(4),
      O => pre_byt_cnt2_i_8_n_0
    );
pre_byt_cnt2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt2_i_1_n_0,
      Q => pre_byt_cnt2_reg_n_0,
      R => pre_byt_cnt2
    );
pre_byt_cnt2_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => pre_byt_cnt22186_in,
      CO(6) => pre_byt_cnt2_reg_i_2_n_1,
      CO(5) => pre_byt_cnt2_reg_i_2_n_2,
      CO(4) => pre_byt_cnt2_reg_i_2_n_3,
      CO(3) => NLW_pre_byt_cnt2_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => pre_byt_cnt2_reg_i_2_n_5,
      CO(1) => pre_byt_cnt2_reg_i_2_n_6,
      CO(0) => pre_byt_cnt2_reg_i_2_n_7,
      DI(7) => pre_byt_cnt2_i_3_n_0,
      DI(6) => pre_byt_cnt2_i_4_n_0,
      DI(5) => \byte_cnt_reg_reg[11]\(2),
      DI(4) => pre_byt_cnt2_i_6_n_0,
      DI(3) => \byte_cnt_reg_reg[11]\(1),
      DI(2) => pre_byt_cnt2_i_8_n_0,
      DI(1) => \byte_cnt_reg_reg[11]\(0),
      DI(0) => pre_byt_cnt2_i_10_n_0,
      O(7 downto 0) => NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => pre_byt_cnt2_i_11_n_0,
      S(6) => pre_byt_cnt2_i_12_n_0,
      S(5) => pre_byt_cnt2_i_13_n_0,
      S(4) => pre_byt_cnt2_i_14_n_0,
      S(3) => pre_byt_cnt2_i_15_n_0,
      S(2) => pre_byt_cnt2_i_16_n_0,
      S(1) => pre_byt_cnt2_i_17_n_0,
      S(0) => S(0)
    );
wc_err_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^wc_gt_pload\,
      Q => wc_err,
      R => \^sr\(0)
    );
wc_gt_pload_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pre_byt_cnt1_reg_n_0,
      I1 => pkt_valid_d1,
      I2 => dout(0),
      I3 => \^fsm_wip_reg\,
      O => wc_gt_pload0
    );
wc_gt_pload_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => wc_gt_pload0,
      Q => \^wc_gt_pload\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger is
  port (
    \pkt_fifo_cnt_reg[0]_0\ : out STD_LOGIC;
    o_pkt_prcng : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    l0_empty_reg_0 : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    empty_fwft_i_reg_2 : in STD_LOGIC;
    empty_fwft_i_reg_3 : in STD_LOGIC;
    empty_fwft_i_reg_4 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    \arststages_ff_reg[1]_0\ : in STD_LOGIC;
    \active_lanes_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger : entity is "mipi_csi2_rx_ctrl_v1_0_6_lane_merger";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger is
  signal \CSI_OPT3_OFF.ppi_fifo_i_4_n_0\ : STD_LOGIC;
  signal \CSI_OPT3_OFF.ppi_fifo_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal buf0 : STD_LOGIC;
  signal \buf0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[9]\ : STD_LOGIC;
  signal buf1 : STD_LOGIC;
  signal \buf1_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[9]\ : STD_LOGIC;
  signal buf2 : STD_LOGIC;
  signal \buf2_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal fifos_empty : STD_LOGIC;
  signal fifos_empty0 : STD_LOGIC;
  signal l0_empty : STD_LOGIC;
  signal l0_empty_i_1_n_0 : STD_LOGIC;
  signal \^l0_empty_reg_0\ : STD_LOGIC;
  signal l1_empty : STD_LOGIC;
  signal l1_empty_i_1_n_0 : STD_LOGIC;
  signal l2_empty : STD_LOGIC;
  signal l2_empty_i_1_n_0 : STD_LOGIC;
  signal l3_empty : STD_LOGIC;
  signal l3_empty_i_1_n_0 : STD_LOGIC;
  signal lane_mux_sel : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal mst_rd_en_d1 : STD_LOGIC;
  signal mst_rd_en_d1_i_2_n_0 : STD_LOGIC;
  signal \^o_pkt_prcng\ : STD_LOGIC;
  signal o_pkt_prcng_d1 : STD_LOGIC;
  signal o_pkt_prcng_d1_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal pkt_1st_last : STD_LOGIC;
  signal pkt_1st_last0 : STD_LOGIC;
  signal \pkt_fifo_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \^pkt_fifo_cnt_reg[0]_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[32]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[33]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[34]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[35]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[36]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[37]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[38]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[39]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[39]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[40]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[9]_i_4_n_0\ : STD_LOGIC;
  signal pkt_fifo_wen_i_1_n_0 : STD_LOGIC;
  signal pkt_fifo_wen_i_2_n_0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of mst_rd_en_d1_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \pkt_fifo_cnt[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[11]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[12]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[14]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[19]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[19]_i_5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[29]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[29]_i_5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[29]_i_6\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[9]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[9]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of pkt_fifo_wen_i_2 : label is "soft_lutpair132";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  din(41 downto 0) <= \^din\(41 downto 0);
  l0_empty_reg_0 <= \^l0_empty_reg_0\;
  o_pkt_prcng <= \^o_pkt_prcng\;
  \pkt_fifo_cnt_reg[0]_0\ <= \^pkt_fifo_cnt_reg[0]_0\;
  wr_en <= \^wr_en\;
\CSI_OPT3_OFF.ppi_fifo_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
        port map (
      I0 => mst_rd_en_d1,
      I1 => mst_rd_en_d1_i_2_n_0,
      I2 => fifos_empty,
      I3 => \CSI_OPT3_OFF.ppi_fifo_i_4_n_0\,
      I4 => \CSI_OPT3_OFF.ppi_fifo_i_5_n_0\,
      O => \^l0_empty_reg_0\
    );
\CSI_OPT3_OFF.ppi_fifo_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444400000000"
    )
        port map (
      I0 => l2_empty,
      I1 => empty,
      I2 => l3_empty,
      I3 => empty_fwft_i_reg_1,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \CSI_OPT3_OFF.ppi_fifo_i_4_n_0\
    );
\CSI_OPT3_OFF.ppi_fifo_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0EEEE00E000E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => empty_fwft_i_reg_2,
      I3 => l0_empty,
      I4 => l1_empty,
      I5 => empty_fwft_i_reg_3,
      O => \CSI_OPT3_OFF.ppi_fifo_i_5_n_0\
    );
\buf0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAAA02"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => lane_mux_sel(3),
      I2 => lane_mux_sel(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => buf0
    );
\buf0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(0),
      Q => \buf0_reg_n_0_[0]\
    );
\buf0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(1),
      Q => \buf0_reg_n_0_[1]\
    );
\buf0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(2),
      Q => \buf0_reg_n_0_[2]\
    );
\buf0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(3),
      Q => \buf0_reg_n_0_[3]\
    );
\buf0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(4),
      Q => \buf0_reg_n_0_[4]\
    );
\buf0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(5),
      Q => \buf0_reg_n_0_[5]\
    );
\buf0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(6),
      Q => \buf0_reg_n_0_[6]\
    );
\buf0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(7),
      Q => \buf0_reg_n_0_[7]\
    );
\buf0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(8),
      Q => \buf0_reg_n_0_[8]\
    );
\buf0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(9),
      Q => \buf0_reg_n_0_[9]\
    );
\buf1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(0),
      O => p_0_in(0)
    );
\buf1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(1),
      O => p_0_in(1)
    );
\buf1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(2),
      O => p_0_in(2)
    );
\buf1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(3),
      O => p_0_in(3)
    );
\buf1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(4),
      O => p_0_in(4)
    );
\buf1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(5),
      O => p_0_in(5)
    );
\buf1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(6),
      O => p_0_in(6)
    );
\buf1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(7),
      O => p_0_in(7)
    );
\buf1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(8),
      O => p_0_in(8)
    );
\buf1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282A2828"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      O => buf1
    );
\buf1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(9),
      O => p_0_in(9)
    );
\buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(0),
      Q => \buf1_reg_n_0_[0]\
    );
\buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(1),
      Q => \buf1_reg_n_0_[1]\
    );
\buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(2),
      Q => \buf1_reg_n_0_[2]\
    );
\buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(3),
      Q => \buf1_reg_n_0_[3]\
    );
\buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(4),
      Q => \buf1_reg_n_0_[4]\
    );
\buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(5),
      Q => \buf1_reg_n_0_[5]\
    );
\buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(6),
      Q => \buf1_reg_n_0_[6]\
    );
\buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(7),
      Q => \buf1_reg_n_0_[7]\
    );
\buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(8),
      Q => \buf1_reg_n_0_[8]\
    );
\buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(9),
      Q => \buf1_reg_n_0_[9]\
    );
\buf2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0008"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => lane_mux_sel(4),
      I2 => lane_mux_sel(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => buf2
    );
\buf2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(0),
      Q => \buf2_reg_n_0_[0]\
    );
\buf2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(1),
      Q => \buf2_reg_n_0_[1]\
    );
\buf2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(2),
      Q => \buf2_reg_n_0_[2]\
    );
\buf2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(3),
      Q => \buf2_reg_n_0_[3]\
    );
\buf2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(4),
      Q => \buf2_reg_n_0_[4]\
    );
\buf2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(5),
      Q => \buf2_reg_n_0_[5]\
    );
\buf2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(6),
      Q => \buf2_reg_n_0_[6]\
    );
\buf2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(7),
      Q => \buf2_reg_n_0_[7]\
    );
\buf2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(8),
      Q => \buf2_reg_n_0_[8]\
    );
\buf2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(9),
      Q => \buf2_reg_n_0_[9]\
    );
fifos_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => l2_empty,
      I1 => l0_empty,
      I2 => l1_empty,
      I3 => l3_empty,
      O => fifos_empty0
    );
fifos_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty0,
      Q => fifos_empty,
      R => '0'
    );
l0_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F110F00"
    )
        port map (
      I0 => empty_fwft_i_reg_2,
      I1 => \^l0_empty_reg_0\,
      I2 => fifos_empty,
      I3 => l0_empty,
      I4 => \goreg_dm.dout_i_reg[11]\(10),
      O => l0_empty_i_1_n_0
    );
l0_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l0_empty_i_1_n_0,
      Q => l0_empty,
      R => '0'
    );
l1_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888FFFFF888F"
    )
        port map (
      I0 => empty_fwft_i_reg_0,
      I1 => \goreg_dm.dout_i_reg[11]_0\(10),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => l1_empty,
      I5 => fifos_empty,
      O => l1_empty_i_1_n_0
    );
l1_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l1_empty_i_1_n_0,
      Q => l1_empty,
      R => '0'
    );
l2_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF10FFFFFF10FF"
    )
        port map (
      I0 => empty,
      I1 => \^l0_empty_reg_0\,
      I2 => \goreg_dm.dout_i_reg[11]_1\(10),
      I3 => \^q\(1),
      I4 => l2_empty,
      I5 => fifos_empty,
      O => l2_empty_i_1_n_0
    );
l2_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l2_empty_i_1_n_0,
      Q => l2_empty,
      R => '0'
    );
l3_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FFFFFFF8FFF"
    )
        port map (
      I0 => rd_en,
      I1 => dout(11),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => l3_empty,
      I5 => fifos_empty,
      O => l3_empty_i_1_n_0
    );
l3_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l3_empty_i_1_n_0,
      Q => l3_empty,
      R => '0'
    );
\lanes_updated_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => empty_fwft_i_reg_2,
      D => \active_lanes_reg[1]\(0),
      Q => \^q\(0),
      R => '0'
    );
\lanes_updated_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => empty_fwft_i_reg_2,
      D => \active_lanes_reg[1]\(1),
      Q => \^q\(1),
      R => '0'
    );
mst_rd_en_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => mst_rd_en_d1,
      I1 => mst_rd_en_d1_i_2_n_0,
      I2 => fifos_empty,
      O => p_17_in
    );
mst_rd_en_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C40000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => dout(10),
      I3 => empty_fwft_i_reg_1,
      I4 => empty_fwft_i_reg_4,
      I5 => \goreg_dm.dout_i_reg[10]\,
      O => mst_rd_en_d1_i_2_n_0
    );
mst_rd_en_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_17_in,
      Q => mst_rd_en_d1
    );
o_pkt_prcng_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => mst_rd_en_d1_i_2_n_0,
      I1 => pkt_1st_last,
      I2 => empty_fwft_i_reg_2,
      I3 => o_pkt_prcng_d1,
      I4 => o_pkt_prcng_d1_i_2_n_0,
      O => \^o_pkt_prcng\
    );
o_pkt_prcng_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => dest_arst,
      I1 => \arststages_ff_reg[1]\,
      I2 => \arststages_ff_reg[1]_0\,
      I3 => fifos_empty,
      O => o_pkt_prcng_d1_i_2_n_0
    );
o_pkt_prcng_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \^o_pkt_prcng\,
      Q => o_pkt_prcng_d1,
      R => '0'
    );
pkt_1st_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => mst_rd_en_d1_i_2_n_0,
      I2 => \goreg_dm.dout_i_reg[11]\(10),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => pkt_1st_last0
    );
pkt_1st_last_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_1st_last0,
      Q => pkt_1st_last,
      R => '0'
    );
\pkt_fifo_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_pkt_prcng\,
      I1 => lane_mux_sel(3),
      O => \pkt_fifo_cnt[0]_i_1_n_0\
    );
\pkt_fifo_cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^o_pkt_prcng\,
      I1 => lane_mux_sel(4),
      I2 => lane_mux_sel(3),
      O => \pkt_fifo_cnt[1]_i_2_n_0\
    );
\pkt_fifo_cnt[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dest_arst,
      O => \^pkt_fifo_cnt_reg[0]_0\
    );
\pkt_fifo_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => E(0),
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \pkt_fifo_cnt[0]_i_1_n_0\,
      Q => lane_mux_sel(3)
    );
\pkt_fifo_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => E(0),
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \pkt_fifo_cnt[1]_i_2_n_0\,
      Q => lane_mux_sel(4)
    );
\pkt_fifo_wdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => \buf0_reg_n_0_[0]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[0]_i_2_n_0\,
      O => p_1_in(0)
    );
\pkt_fifo_wdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[0]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[0]_i_2_n_0\
    );
\pkt_fifo_wdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => lane_mux_sel(3),
      I2 => lane_mux_sel(4),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[10]_i_2_n_0\,
      I5 => \pkt_fifo_wdata[10]_i_3_n_0\,
      O => p_1_in(10)
    );
\pkt_fifo_wdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(0),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[0]\,
      I3 => lane_mux_sel(4),
      I4 => \buf1_reg_n_0_[0]\,
      O => \pkt_fifo_wdata[10]_i_2_n_0\
    );
\pkt_fifo_wdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAABAAAAAAAAA"
    )
        port map (
      I0 => \pkt_fifo_wdata[10]_i_4_n_0\,
      I1 => lane_mux_sel(4),
      I2 => \^q\(1),
      I3 => lane_mux_sel(3),
      I4 => \^q\(0),
      I5 => \goreg_dm.dout_i_reg[11]_0\(0),
      O => \pkt_fifo_wdata[10]_i_3_n_0\
    );
\pkt_fifo_wdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000400540004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => lane_mux_sel(4),
      I3 => \^q\(0),
      I4 => \buf1_reg_n_0_[0]\,
      I5 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[10]_i_4_n_0\
    );
\pkt_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[11]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(1),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[11]_i_3_n_0\,
      O => p_1_in(11)
    );
\pkt_fifo_wdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(1),
      O => \pkt_fifo_wdata[11]_i_2_n_0\
    );
\pkt_fifo_wdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(1),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[1]\,
      I3 => \buf1_reg_n_0_[1]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[11]_i_3_n_0\
    );
\pkt_fifo_wdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[12]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(2),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[12]_i_3_n_0\,
      O => p_1_in(12)
    );
\pkt_fifo_wdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(2),
      O => \pkt_fifo_wdata[12]_i_2_n_0\
    );
\pkt_fifo_wdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(2),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[2]\,
      I3 => \buf1_reg_n_0_[2]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[12]_i_3_n_0\
    );
\pkt_fifo_wdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[13]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(3),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[13]_i_3_n_0\,
      O => p_1_in(13)
    );
\pkt_fifo_wdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(3),
      O => \pkt_fifo_wdata[13]_i_2_n_0\
    );
\pkt_fifo_wdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(3),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[3]\,
      I3 => \buf1_reg_n_0_[3]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[13]_i_3_n_0\
    );
\pkt_fifo_wdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[14]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(4),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[14]_i_3_n_0\,
      O => p_1_in(14)
    );
\pkt_fifo_wdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[4]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(4),
      O => \pkt_fifo_wdata[14]_i_2_n_0\
    );
\pkt_fifo_wdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(4),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[4]\,
      I3 => lane_mux_sel(4),
      I4 => \buf1_reg_n_0_[4]\,
      O => \pkt_fifo_wdata[14]_i_3_n_0\
    );
\pkt_fifo_wdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[15]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(5),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[15]_i_3_n_0\,
      O => p_1_in(15)
    );
\pkt_fifo_wdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(5),
      O => \pkt_fifo_wdata[15]_i_2_n_0\
    );
\pkt_fifo_wdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(5),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[5]\,
      I3 => \buf1_reg_n_0_[5]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[15]_i_3_n_0\
    );
\pkt_fifo_wdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[16]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(6),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[16]_i_3_n_0\,
      O => p_1_in(16)
    );
\pkt_fifo_wdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[6]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(6),
      O => \pkt_fifo_wdata[16]_i_2_n_0\
    );
\pkt_fifo_wdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(6),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[6]\,
      I3 => \buf1_reg_n_0_[6]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[16]_i_3_n_0\
    );
\pkt_fifo_wdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[17]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(7),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[17]_i_3_n_0\,
      O => p_1_in(17)
    );
\pkt_fifo_wdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[7]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(7),
      O => \pkt_fifo_wdata[17]_i_2_n_0\
    );
\pkt_fifo_wdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(7),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[7]\,
      I3 => \buf1_reg_n_0_[7]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[17]_i_3_n_0\
    );
\pkt_fifo_wdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[18]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(8),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[18]_i_3_n_0\,
      O => p_1_in(18)
    );
\pkt_fifo_wdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[8]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(8),
      O => \pkt_fifo_wdata[18]_i_2_n_0\
    );
\pkt_fifo_wdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(8),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[8]\,
      I3 => \buf1_reg_n_0_[8]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[18]_i_3_n_0\
    );
\pkt_fifo_wdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEEE000EEE0"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => \^q\(1),
      I3 => lane_mux_sel(3),
      I4 => pkt_fifo_wen_i_2_n_0,
      I5 => \goreg_dm.dout_i_reg[11]\(10),
      O => \pkt_fifo_wdata[19]_i_1_n_0\
    );
\pkt_fifo_wdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[19]_i_4_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(9),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[19]_i_6_n_0\,
      O => p_1_in(19)
    );
\pkt_fifo_wdata[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[19]_i_3_n_0\
    );
\pkt_fifo_wdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[9]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(9),
      O => \pkt_fifo_wdata[19]_i_4_n_0\
    );
\pkt_fifo_wdata[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(4),
      I2 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[19]_i_5_n_0\
    );
\pkt_fifo_wdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(9),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[9]\,
      I3 => \buf1_reg_n_0_[9]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[19]_i_6_n_0\
    );
\pkt_fifo_wdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(1),
      I2 => \buf0_reg_n_0_[1]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[1]_i_2_n_0\,
      O => p_1_in(1)
    );
\pkt_fifo_wdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[1]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[1]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[1]_i_2_n_0\
    );
\pkt_fifo_wdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => \goreg_dm.dout_i_reg[11]_1\(0),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[20]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(20)
    );
\pkt_fifo_wdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(0),
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[0]\,
      O => \pkt_fifo_wdata[20]_i_2_n_0\
    );
\pkt_fifo_wdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(1),
      I2 => \goreg_dm.dout_i_reg[11]_1\(1),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[21]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(21)
    );
\pkt_fifo_wdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(1),
      I1 => \goreg_dm.dout_i_reg[11]\(1),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[1]\,
      O => \pkt_fifo_wdata[21]_i_2_n_0\
    );
\pkt_fifo_wdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pkt_fifo_wdata[22]_i_2_n_0\,
      I2 => \goreg_dm.dout_i_reg[11]\(2),
      I3 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I4 => \goreg_dm.dout_i_reg[11]_1\(2),
      I5 => \pkt_fifo_wdata[29]_i_5_n_0\,
      O => p_1_in(22)
    );
\pkt_fifo_wdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(2),
      I1 => \goreg_dm.dout_i_reg[11]\(2),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[2]\,
      O => \pkt_fifo_wdata[22]_i_2_n_0\
    );
\pkt_fifo_wdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(3),
      I2 => \goreg_dm.dout_i_reg[11]_1\(3),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[23]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(23)
    );
\pkt_fifo_wdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(3),
      I1 => \goreg_dm.dout_i_reg[11]\(3),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[3]\,
      O => \pkt_fifo_wdata[23]_i_2_n_0\
    );
\pkt_fifo_wdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(4),
      I2 => \goreg_dm.dout_i_reg[11]_1\(4),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[24]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(24)
    );
\pkt_fifo_wdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(4),
      I1 => \goreg_dm.dout_i_reg[11]\(4),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[4]\,
      O => \pkt_fifo_wdata[24]_i_2_n_0\
    );
\pkt_fifo_wdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(5),
      I2 => \goreg_dm.dout_i_reg[11]_1\(5),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[25]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(25)
    );
\pkt_fifo_wdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(5),
      I1 => \goreg_dm.dout_i_reg[11]\(5),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[5]\,
      O => \pkt_fifo_wdata[25]_i_2_n_0\
    );
\pkt_fifo_wdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pkt_fifo_wdata[26]_i_2_n_0\,
      I2 => \goreg_dm.dout_i_reg[11]_1\(6),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \goreg_dm.dout_i_reg[11]\(6),
      I5 => \pkt_fifo_wdata[29]_i_6_n_0\,
      O => p_1_in(26)
    );
\pkt_fifo_wdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(6),
      I1 => \goreg_dm.dout_i_reg[11]\(6),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[6]\,
      O => \pkt_fifo_wdata[26]_i_2_n_0\
    );
\pkt_fifo_wdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(7),
      I2 => \goreg_dm.dout_i_reg[11]_1\(7),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[27]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(27)
    );
\pkt_fifo_wdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(7),
      I1 => \goreg_dm.dout_i_reg[11]\(7),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[7]\,
      O => \pkt_fifo_wdata[27]_i_2_n_0\
    );
\pkt_fifo_wdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(8),
      I2 => \goreg_dm.dout_i_reg[11]_1\(8),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[28]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(28)
    );
\pkt_fifo_wdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(8),
      I1 => \goreg_dm.dout_i_reg[11]\(8),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[8]\,
      O => \pkt_fifo_wdata[28]_i_2_n_0\
    );
\pkt_fifo_wdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => \pkt_fifo_wdata[29]_i_3_n_0\,
      O => \pkt_fifo_wdata[29]_i_1_n_0\
    );
\pkt_fifo_wdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pkt_fifo_wdata[29]_i_4_n_0\,
      I2 => \goreg_dm.dout_i_reg[11]_1\(9),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \goreg_dm.dout_i_reg[11]\(9),
      I5 => \pkt_fifo_wdata[29]_i_6_n_0\,
      O => p_1_in(29)
    );
\pkt_fifo_wdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000111BF"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(4),
      I2 => \goreg_dm.dout_i_reg[11]\(10),
      I3 => lane_mux_sel(3),
      I4 => \^q\(1),
      O => \pkt_fifo_wdata[29]_i_3_n_0\
    );
\pkt_fifo_wdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(9),
      I1 => \goreg_dm.dout_i_reg[11]\(9),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[9]\,
      O => \pkt_fifo_wdata[29]_i_4_n_0\
    );
\pkt_fifo_wdata[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => lane_mux_sel(4),
      I3 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[29]_i_5_n_0\
    );
\pkt_fifo_wdata[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => lane_mux_sel(3),
      I3 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[29]_i_6_n_0\
    );
\pkt_fifo_wdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I1 => \buf0_reg_n_0_[2]\,
      I2 => \pkt_fifo_wdata[2]_i_2_n_0\,
      I3 => \goreg_dm.dout_i_reg[11]\(2),
      I4 => \pkt_fifo_wdata[9]_i_2_n_0\,
      O => p_1_in(2)
    );
\pkt_fifo_wdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[2]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[2]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[2]_i_2_n_0\
    );
\pkt_fifo_wdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(0),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(0),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[30]_i_2_n_0\,
      O => p_1_in(30)
    );
\pkt_fifo_wdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(0),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(0),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(0),
      O => \pkt_fifo_wdata[30]_i_2_n_0\
    );
\pkt_fifo_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(1),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(1),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[31]_i_2_n_0\,
      O => p_1_in(31)
    );
\pkt_fifo_wdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(1),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(1),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(1),
      O => \pkt_fifo_wdata[31]_i_2_n_0\
    );
\pkt_fifo_wdata[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(2),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(2),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[32]_i_2_n_0\,
      O => p_1_in(32)
    );
\pkt_fifo_wdata[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(2),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(2),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(2),
      O => \pkt_fifo_wdata[32]_i_2_n_0\
    );
\pkt_fifo_wdata[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(3),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(3),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[33]_i_2_n_0\,
      O => p_1_in(33)
    );
\pkt_fifo_wdata[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(3),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(3),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(3),
      O => \pkt_fifo_wdata[33]_i_2_n_0\
    );
\pkt_fifo_wdata[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(4),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(4),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[34]_i_2_n_0\,
      O => p_1_in(34)
    );
\pkt_fifo_wdata[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(4),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(4),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(4),
      O => \pkt_fifo_wdata[34]_i_2_n_0\
    );
\pkt_fifo_wdata[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(5),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(5),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[35]_i_2_n_0\,
      O => p_1_in(35)
    );
\pkt_fifo_wdata[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(5),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(5),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(5),
      O => \pkt_fifo_wdata[35]_i_2_n_0\
    );
\pkt_fifo_wdata[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(6),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(6),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[36]_i_2_n_0\,
      O => p_1_in(36)
    );
\pkt_fifo_wdata[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(6),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(6),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(6),
      O => \pkt_fifo_wdata[36]_i_2_n_0\
    );
\pkt_fifo_wdata[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(7),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(7),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[37]_i_2_n_0\,
      O => p_1_in(37)
    );
\pkt_fifo_wdata[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(7),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(7),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(7),
      O => \pkt_fifo_wdata[37]_i_2_n_0\
    );
\pkt_fifo_wdata[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(8),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(8),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[38]_i_2_n_0\,
      O => p_1_in(38)
    );
\pkt_fifo_wdata[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(8),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(8),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(8),
      O => \pkt_fifo_wdata[38]_i_2_n_0\
    );
\pkt_fifo_wdata[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0E000"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => lane_mux_sel(3),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[39]_i_1_n_0\
    );
\pkt_fifo_wdata[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(9),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(9),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[39]_i_3_n_0\,
      O => p_1_in(39)
    );
\pkt_fifo_wdata[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(9),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(9),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(9),
      O => \pkt_fifo_wdata[39]_i_3_n_0\
    );
\pkt_fifo_wdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(3),
      I2 => \pkt_fifo_wdata[3]_i_2_n_0\,
      I3 => \buf0_reg_n_0_[3]\,
      I4 => \pkt_fifo_wdata[9]_i_3_n_0\,
      O => p_1_in(3)
    );
\pkt_fifo_wdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[3]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[3]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[3]_i_2_n_0\
    );
\pkt_fifo_wdata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^wr_en\,
      I1 => \^din\(40),
      I2 => mst_rd_en_d1_i_2_n_0,
      O => \pkt_fifo_wdata[40]_i_1_n_0\
    );
\pkt_fifo_wdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(4),
      I2 => \buf0_reg_n_0_[4]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[4]_i_2_n_0\,
      O => p_1_in(4)
    );
\pkt_fifo_wdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[4]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[4]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[4]_i_2_n_0\
    );
\pkt_fifo_wdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(5),
      I2 => \buf0_reg_n_0_[5]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[5]_i_2_n_0\,
      O => p_1_in(5)
    );
\pkt_fifo_wdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[5]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[5]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[5]_i_2_n_0\
    );
\pkt_fifo_wdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(6),
      I2 => \pkt_fifo_wdata[6]_i_2_n_0\,
      I3 => \buf0_reg_n_0_[6]\,
      I4 => \pkt_fifo_wdata[9]_i_3_n_0\,
      O => p_1_in(6)
    );
\pkt_fifo_wdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[6]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[6]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[6]_i_2_n_0\
    );
\pkt_fifo_wdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(7),
      I2 => \buf0_reg_n_0_[7]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[7]_i_2_n_0\,
      O => p_1_in(7)
    );
\pkt_fifo_wdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[7]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[7]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[7]_i_2_n_0\
    );
\pkt_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(8),
      I2 => \pkt_fifo_wdata[8]_i_2_n_0\,
      I3 => \buf0_reg_n_0_[8]\,
      I4 => \pkt_fifo_wdata[9]_i_3_n_0\,
      O => p_1_in(8)
    );
\pkt_fifo_wdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[8]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[8]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[8]_i_2_n_0\
    );
\pkt_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(9),
      I2 => \buf0_reg_n_0_[9]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[9]_i_4_n_0\,
      O => p_1_in(9)
    );
\pkt_fifo_wdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30FA"
    )
        port map (
      I0 => lane_mux_sel(4),
      I1 => \^q\(1),
      I2 => lane_mux_sel(3),
      I3 => \^q\(0),
      O => \pkt_fifo_wdata[9]_i_2_n_0\
    );
\pkt_fifo_wdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FB"
    )
        port map (
      I0 => \^q\(1),
      I1 => lane_mux_sel(4),
      I2 => \^q\(0),
      I3 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[9]_i_3_n_0\
    );
\pkt_fifo_wdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[9]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[9]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[9]_i_4_n_0\
    );
\pkt_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(0),
      Q => \^din\(0),
      R => '0'
    );
\pkt_fifo_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^din\(10),
      R => '0'
    );
\pkt_fifo_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^din\(11),
      R => '0'
    );
\pkt_fifo_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^din\(12),
      R => '0'
    );
\pkt_fifo_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^din\(13),
      R => '0'
    );
\pkt_fifo_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^din\(14),
      R => '0'
    );
\pkt_fifo_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^din\(15),
      R => '0'
    );
\pkt_fifo_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^din\(16),
      R => '0'
    );
\pkt_fifo_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^din\(17),
      R => '0'
    );
\pkt_fifo_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^din\(18),
      R => '0'
    );
\pkt_fifo_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^din\(19),
      R => '0'
    );
\pkt_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(1),
      Q => \^din\(1),
      R => '0'
    );
\pkt_fifo_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^din\(20),
      R => '0'
    );
\pkt_fifo_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^din\(21),
      R => '0'
    );
\pkt_fifo_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^din\(22),
      R => '0'
    );
\pkt_fifo_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^din\(23),
      R => '0'
    );
\pkt_fifo_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^din\(24),
      R => '0'
    );
\pkt_fifo_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^din\(25),
      R => '0'
    );
\pkt_fifo_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^din\(26),
      R => '0'
    );
\pkt_fifo_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^din\(27),
      R => '0'
    );
\pkt_fifo_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^din\(28),
      R => '0'
    );
\pkt_fifo_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^din\(29),
      R => '0'
    );
\pkt_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(2),
      Q => \^din\(2),
      R => '0'
    );
\pkt_fifo_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^din\(30),
      R => '0'
    );
\pkt_fifo_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^din\(31),
      R => '0'
    );
\pkt_fifo_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(32),
      Q => \^din\(32),
      R => '0'
    );
\pkt_fifo_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(33),
      Q => \^din\(33),
      R => '0'
    );
\pkt_fifo_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(34),
      Q => \^din\(34),
      R => '0'
    );
\pkt_fifo_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(35),
      Q => \^din\(35),
      R => '0'
    );
\pkt_fifo_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(36),
      Q => \^din\(36),
      R => '0'
    );
\pkt_fifo_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(37),
      Q => \^din\(37),
      R => '0'
    );
\pkt_fifo_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(38),
      Q => \^din\(38),
      R => '0'
    );
\pkt_fifo_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(39),
      Q => \^din\(39),
      R => '0'
    );
\pkt_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(3),
      Q => \^din\(3),
      R => '0'
    );
\pkt_fifo_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \pkt_fifo_wdata[40]_i_1_n_0\,
      Q => \^din\(40),
      R => '0'
    );
\pkt_fifo_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty,
      Q => \^din\(41),
      R => '0'
    );
\pkt_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(4),
      Q => \^din\(4),
      R => '0'
    );
\pkt_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(5),
      Q => \^din\(5),
      R => '0'
    );
\pkt_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(6),
      Q => \^din\(6),
      R => '0'
    );
\pkt_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(7),
      Q => \^din\(7),
      R => '0'
    );
\pkt_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(8),
      Q => \^din\(8),
      R => '0'
    );
\pkt_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(9),
      Q => \^din\(9),
      R => '0'
    );
pkt_fifo_wen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEE0EEE0E0"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => \goreg_dm.dout_i_reg[11]\(10),
      I3 => pkt_fifo_wen_i_2_n_0,
      I4 => \^q\(1),
      I5 => lane_mux_sel(3),
      O => pkt_fifo_wen_i_1_n_0
    );
pkt_fifo_wen_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(4),
      O => pkt_fifo_wen_i_2_n_0
    );
pkt_fifo_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fifo_wen_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc is
  port (
    ecc_start_d1 : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC;
    phecc_done : out STD_LOGIC;
    phecc_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_state1114_out : out STD_LOGIC;
    nxt_state1 : out STD_LOGIC;
    \cur_lp_vc_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid : out STD_LOGIC;
    diwc_corrected : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_63_out : out STD_LOGIC;
    p_61_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC;
    crc_start_d1_reg : out STD_LOGIC;
    crc_start_d1_reg_0 : out STD_LOGIC;
    src_ff_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    di_not_supported_i : out STD_LOGIC;
    p_75_out : out STD_LOGIC;
    p_74_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    \reg_ecc_status_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lp_wc0_i_reg_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]_0\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]_1\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]_2\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[66]\ : out STD_LOGIC;
    \data_type_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[64]\ : out STD_LOGIC;
    short_pkt : out STD_LOGIC;
    mem_wen0 : out STD_LOGIC;
    mem_wdata2 : out STD_LOGIC;
    lbuf_blk_wen_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    byt_cnt_adj : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pre_byt_cnt2_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    byte_cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_blk_sel_reg[3]\ : out STD_LOGIC;
    \crc_p_strb_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    img_send_reg : out STD_LOGIC;
    \crc_blk_sel_reg[2]\ : out STD_LOGIC;
    \crc_blk_sel_reg[1]\ : out STD_LOGIC;
    \crc_blk_sel_reg[0]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[65]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    diwc_corrected_zero : out STD_LOGIC;
    diwc_corrected_lte4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phecc_start : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lp_wc0 : in STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_aresetn : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    pkt_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[10]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[12]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[13]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[20]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[23]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[24]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[25]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[26]\ : in STD_LOGIC;
    data_wip_reg : in STD_LOGIC;
    lbuf_blk_wen_i : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wen_i_reg\ : in STD_LOGIC;
    full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    \cur_byte_cnt_reg[12]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[15]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[11]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[10]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[7]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[6]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[5]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gpr1.dout_i_reg[17]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[17]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[16]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[14]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[21]_0\ : in STD_LOGIC;
    src_send : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    end_mem_wr2 : in STD_LOGIC;
    end_mem_wr1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc : entity is "mipi_csi2_rx_ctrl_v1_0_6_phecc";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc is
  signal \FE_DETECT[0].fe_detect[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_22_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_27_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_28_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[63]_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[63]_1\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[63]_2\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[66]\ : STD_LOGIC;
  signal \^byt_cnt_adj\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byt_cnt_adj_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^byte_cnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byte_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal calcd_ecc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of calcd_ecc : signal is std.standard.true;
  signal calcd_ecc_inferred_i_10_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_11_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_12_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_13_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_14_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_15_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_7_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_8_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_9_n_0 : STD_LOGIC;
  signal code_notfound : STD_LOGIC;
  attribute DONT_TOUCH of code_notfound : signal is std.standard.true;
  signal \code_notfound__0\ : STD_LOGIC;
  signal code_notfound_i_2_n_0 : STD_LOGIC;
  signal \control/di_not_supported_i589_in\ : STD_LOGIC;
  signal data_type : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_type_int : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^data_type_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_wip_reg_i_12_n_0 : STD_LOGIC;
  signal di_not_supported : STD_LOGIC;
  signal \^di_not_supported_i\ : STD_LOGIC;
  signal \^diwc_corrected\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal diwc_corrected_csi_zero : STD_LOGIC;
  signal \^diwc_corrected_lte4\ : STD_LOGIC;
  signal diwc_corrected_lte4_i_1_n_0 : STD_LOGIC;
  signal diwc_corrected_lte4_i_2_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_2_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_3_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_4_n_0 : STD_LOGIC;
  signal \^diwc_valid\ : STD_LOGIC;
  signal diwc_valid_int : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[0]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[1]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[2]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[3]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[4]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[5]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[6]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[7]\ : STD_LOGIC;
  signal ecc_done : STD_LOGIC;
  signal ecc_o : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ecc_start_d1\ : STD_LOGIC;
  signal ecc_start_d2 : STD_LOGIC;
  signal ecc_status : STD_LOGIC_VECTOR ( 1 to 1 );
  signal exp_ecc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_send_i_2_n_0 : STD_LOGIC;
  signal img_send_i_3_n_0 : STD_LOGIC;
  signal long_pkt_int : STD_LOGIC;
  signal long_pkt_out : STD_LOGIC;
  signal lp_wc0_i_reg_i_2_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_3_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_4_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_5_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_6_n_0 : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \mask_reg_n_0_[9]\ : STD_LOGIC;
  signal \^nxt_state1\ : STD_LOGIC;
  signal \^nxt_state1114_out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^phecc_done\ : STD_LOGIC;
  signal \^phecc_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \phecc_status[1]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[1]\ : STD_LOGIC;
  signal \^short_pkt\ : STD_LOGIC;
  signal short_pkt_int : STD_LOGIC;
  signal syndrome_code : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of syndrome_code : signal is std.standard.true;
  signal syndrome_sum : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of syndrome_sum : signal is std.standard.true;
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_byt_cnt_adj_reg_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FE_DETECT[0].fe_detect[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FE_DETECT[1].fe_detect[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FE_DETECT[2].fe_detect[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FE_DETECT[3].fe_detect[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \HSC2R_CDC[8].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[21]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_10 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_7 : label is "soft_lutpair146";
  attribute DONT_TOUCH of code_notfound_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of code_notfound_reg : label is "yes";
  attribute SOFT_HLUTNM of \crc_blk_sel[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \crc_blk_sel[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \crc_blk_sel[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \crc_blk_sel[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \crc_p_strb[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \crc_p_strb[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cur_lp_vc[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of data_wip_reg_i_12 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of data_wip_reg_i_13 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of diwc_corrected_lte4_i_2 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of diwc_corrected_zero_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ecc_corrected[20]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ecc_corrected[23]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of generic_pkt_i_2 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of img_send_i_2 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_6 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \reg_ecc_status_i[2]_i_1\ : label is "soft_lutpair150";
begin
  \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\ <= \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[63]_0\ <= \^line_buf_wr_64.mem_wdata_i_reg[63]_0\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[63]_1\ <= \^line_buf_wr_64.mem_wdata_i_reg[63]_1\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[63]_2\ <= \^line_buf_wr_64.mem_wdata_i_reg[63]_2\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[66]\ <= \^line_buf_wr_64.mem_wdata_i_reg[66]\;
  byt_cnt_adj(15 downto 0) <= \^byt_cnt_adj\(15 downto 0);
  byte_cnt(15 downto 0) <= \^byte_cnt\(15 downto 0);
  \data_type_reg_reg[5]_0\(1 downto 0) <= \^data_type_reg_reg[5]_0\(1 downto 0);
  di_not_supported_i <= \^di_not_supported_i\;
  diwc_corrected(23 downto 0) <= \^diwc_corrected\(23 downto 0);
  diwc_corrected_lte4 <= \^diwc_corrected_lte4\;
  diwc_valid <= \^diwc_valid\;
  ecc_start_d1 <= \^ecc_start_d1\;
  nxt_state1 <= \^nxt_state1\;
  nxt_state1114_out <= \^nxt_state1114_out\;
  phecc_done <= \^phecc_done\;
  phecc_status(1 downto 0) <= \^phecc_status\(1 downto 0);
  short_pkt <= \^short_pkt\;
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_75_out
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_74_out
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_corrected\(7),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_73_out
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_72_out
    );
\FE_DETECT[0].fe_detect[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_63_out
    );
\FE_DETECT[0].fe_detect[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(0),
      I2 => \^diwc_corrected\(1),
      I3 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I4 => \^diwc_corrected\(2),
      I5 => \^diwc_corrected\(3),
      O => \FE_DETECT[0].fe_detect[0]_i_2_n_0\
    );
\FE_DETECT[1].fe_detect[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_61_out
    );
\FE_DETECT[2].fe_detect[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_corrected\(7),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_59_out
    );
\FE_DETECT[3].fe_detect[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_57_out
    );
\FSM_sequential_cur_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B888"
    )
        port map (
      I0 => pkt_valid,
      I1 => \out\(0),
      I2 => \^phecc_done\,
      I3 => \^phecc_status\(1),
      I4 => \^nxt_state1114_out\,
      I5 => \^nxt_state1\,
      O => \FSM_sequential_cur_state_reg[0]\
    );
\FSM_sequential_cur_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000000E0000"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => \^diwc_corrected\(3),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_valid\,
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => \^nxt_state1114_out\
    );
\FSM_sequential_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000044444"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      I1 => \^diwc_valid\,
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(2),
      I4 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I5 => lp_wc0_i_reg_i_2_n_0,
      O => \^nxt_state1\
    );
\FSM_sequential_cur_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FCC0CFF0F080C"
    )
        port map (
      I0 => \^diwc_corrected\(0),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(1),
      O => \FSM_sequential_cur_state[1]_i_5_n_0\
    );
\FSM_sequential_cur_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      O => \FSM_sequential_cur_state[1]_i_6_n_0\
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di_not_supported_i\,
      I1 => \^diwc_valid\,
      O => src_ff_reg(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC74A444AC44A044"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(1),
      I5 => \^diwc_corrected\(0),
      O => \^di_not_supported_i\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I1 => m_axis_aresetn,
      I2 => dest_out,
      O => clear
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(0),
      I2 => pkt_data(24),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[0]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(10),
      I2 => pkt_data(18),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[12]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(10)
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(11),
      I2 => pkt_data(19),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[13]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(11)
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(12),
      I1 => \gpr1.dout_i_reg[14]\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(12)
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \gpr1.dout_i_reg[15]\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(13)
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(14),
      I1 => \gpr1.dout_i_reg[16]\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(14)
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \gpr1.dout_i_reg[17]_0\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(15)
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(16),
      I2 => pkt_data(8),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[20]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(16)
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(17),
      I2 => pkt_data(9),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[21]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(17)
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(18),
      I2 => pkt_data(10),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[22]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(18)
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(19),
      I2 => pkt_data(11),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[23]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(19)
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(1),
      I2 => pkt_data(25),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[1]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(20),
      I2 => pkt_data(12),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[24]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(20)
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444444444"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => pkt_data(13),
      I5 => \gpr1.dout_i_reg[25]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(21)
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^diwc_corrected\(21),
      O => \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(22),
      I2 => pkt_data(14),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[26]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(22)
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I1 => m_axis_aresetn,
      O => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2222222"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      I4 => \gpr1.dout_i_reg[17]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(23)
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^short_pkt\,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[66]\,
      O => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\
    );
\LINE_BUF_WR_64.mem_data_l32[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I1 => pkt_data(4),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => pkt_data(28),
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(24)
    );
\LINE_BUF_WR_64.mem_data_l32[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I1 => pkt_data(5),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => pkt_data(29),
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(25)
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(2),
      I2 => pkt_data(26),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[2]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I1 => pkt_data(6),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => pkt_data(30),
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(26)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8880000"
    )
        port map (
      I0 => pkt_data(7),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I2 => pkt_data(31),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(27)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => data_type(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => \^data_type_reg_reg[5]_0\(1),
      I3 => data_type(0),
      I4 => data_type(3),
      O => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEC"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => data_type(0),
      I3 => data_type(2),
      I4 => data_type(1),
      I5 => data_type(3),
      O => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      O => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(3),
      I2 => pkt_data(27),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[3]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(4),
      I2 => pkt_data(28),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[4]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(4)
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(5),
      I2 => pkt_data(29),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[5]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(5)
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(6),
      I2 => pkt_data(30),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[6]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(6)
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(7),
      I2 => pkt_data(31),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[7]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(7)
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(8),
      I2 => pkt_data(16),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[10]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(8)
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2222222"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      I4 => \gpr1.dout_i_reg[21]_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(9)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(0),
      I1 => \^diwc_corrected\(11),
      I2 => \^diwc_corrected\(10),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(8),
      I1 => \^diwc_corrected\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(12),
      I2 => \^diwc_corrected\(22),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(11),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(21),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(10),
      I2 => \^diwc_corrected\(20),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_22_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(8),
      I2 => \^diwc_corrected\(18),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(7),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(17),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(6),
      I2 => \^diwc_corrected\(16),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(5),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(4),
      I2 => \^diwc_corrected\(14),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(2),
      I2 => \^diwc_corrected\(12),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^diwc_corrected\(10),
      I1 => \^diwc_corrected\(11),
      I2 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(0),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_27_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^diwc_corrected\(8),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_28_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088888888"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^short_pkt\,
      I2 => data_type(3),
      I3 => data_type(0),
      I4 => data_type(2),
      I5 => \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[64]\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => \^data_type_reg_reg[5]_0\(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2222222F222F22"
    )
        port map (
      I0 => end_mem_wr2,
      I1 => dest_out,
      I2 => end_mem_wr1_reg,
      I3 => \^short_pkt\,
      I4 => data_type(2),
      I5 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[65]\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => data_type(3),
      I3 => data_type(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404444"
    )
        port map (
      I0 => di_not_supported,
      I1 => long_pkt_out,
      I2 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\,
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(1),
      O => \^line_buf_wr_64.mem_wdata_i_reg[66]\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAFAEAE8C8C0C04"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(0),
      I4 => \^diwc_corrected\(1),
      I5 => \^diwc_corrected\(4),
      O => di_not_supported
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => \^diwc_corrected\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      CO(5) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\,
      CO(4) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_5\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_6\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_7\,
      DI(7 downto 2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(5 downto 0),
      DI(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\,
      DI(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\,
      O(7 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\,
      S(6) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_22_n_0\,
      S(5) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\,
      S(4) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\,
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_27_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_28_n_0\
    );
\byt_cnt_adj_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(0),
      Q => \^byt_cnt_adj\(0),
      R => SR(0)
    );
\byt_cnt_adj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(10),
      Q => \^byt_cnt_adj\(10),
      R => SR(0)
    );
\byt_cnt_adj_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(11),
      Q => \^byt_cnt_adj\(11),
      R => SR(0)
    );
\byt_cnt_adj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(12),
      Q => \^byt_cnt_adj\(12),
      R => SR(0)
    );
\byt_cnt_adj_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(13),
      Q => \^byt_cnt_adj\(13),
      R => SR(0)
    );
\byt_cnt_adj_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(14),
      Q => \^byt_cnt_adj\(14),
      R => SR(0)
    );
\byt_cnt_adj_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(15),
      Q => \^byt_cnt_adj\(15),
      R => SR(0)
    );
\byt_cnt_adj_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_23_in,
      O => \byt_cnt_adj_reg[15]_i_2_n_0\
    );
\byt_cnt_adj_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => \mask_reg_n_0_[22]\,
      O => \byt_cnt_adj_reg[15]_i_3_n_0\
    );
\byt_cnt_adj_reg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => \mask_reg_n_0_[21]\,
      O => \byt_cnt_adj_reg[15]_i_4_n_0\
    );
\byt_cnt_adj_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => \mask_reg_n_0_[20]\,
      O => \byt_cnt_adj_reg[15]_i_5_n_0\
    );
\byt_cnt_adj_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_22_in,
      I1 => \mask_reg_n_0_[19]\,
      O => \byt_cnt_adj_reg[15]_i_6_n_0\
    );
\byt_cnt_adj_reg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_20_in,
      I1 => \mask_reg_n_0_[18]\,
      O => \byt_cnt_adj_reg[15]_i_7_n_0\
    );
\byt_cnt_adj_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in,
      I1 => \mask_reg_n_0_[17]\,
      O => \byt_cnt_adj_reg[15]_i_8_n_0\
    );
\byt_cnt_adj_reg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => \mask_reg_n_0_[16]\,
      O => \byt_cnt_adj_reg[15]_i_9_n_0\
    );
\byt_cnt_adj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(1),
      Q => \^byt_cnt_adj\(1),
      R => SR(0)
    );
\byt_cnt_adj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(2),
      Q => \^byt_cnt_adj\(2),
      R => SR(0)
    );
\byt_cnt_adj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(3),
      Q => \^byt_cnt_adj\(3),
      R => SR(0)
    );
\byt_cnt_adj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(4),
      Q => \^byt_cnt_adj\(4),
      R => SR(0)
    );
\byt_cnt_adj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(5),
      Q => \^byt_cnt_adj\(5),
      R => SR(0)
    );
\byt_cnt_adj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(6),
      Q => \^byt_cnt_adj\(6),
      R => SR(0)
    );
\byt_cnt_adj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(7),
      Q => \^byt_cnt_adj\(7),
      R => SR(0)
    );
\byt_cnt_adj_reg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_in,
      I1 => \mask_reg_n_0_[8]\,
      O => \byt_cnt_adj_reg[7]_i_10_n_0\
    );
\byt_cnt_adj_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_18_in,
      I1 => \mask_reg_n_0_[9]\,
      O => \byt_cnt_adj_reg[7]_i_2_n_0\
    );
\byt_cnt_adj_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in,
      I1 => \mask_reg_n_0_[15]\,
      O => \byt_cnt_adj_reg[7]_i_3_n_0\
    );
\byt_cnt_adj_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_15_in,
      I1 => \mask_reg_n_0_[14]\,
      O => \byt_cnt_adj_reg[7]_i_4_n_0\
    );
\byt_cnt_adj_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => \mask_reg_n_0_[13]\,
      O => \byt_cnt_adj_reg[7]_i_5_n_0\
    );
\byt_cnt_adj_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in,
      I1 => \mask_reg_n_0_[12]\,
      O => \byt_cnt_adj_reg[7]_i_6_n_0\
    );
\byt_cnt_adj_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \mask_reg_n_0_[11]\,
      O => \byt_cnt_adj_reg[7]_i_7_n_0\
    );
\byt_cnt_adj_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => \mask_reg_n_0_[10]\,
      O => \byt_cnt_adj_reg[7]_i_8_n_0\
    );
\byt_cnt_adj_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_in,
      I1 => \mask_reg_n_0_[8]\,
      O => \byt_cnt_adj_reg[7]_i_9_n_0\
    );
\byt_cnt_adj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(8),
      Q => \^byt_cnt_adj\(8),
      R => SR(0)
    );
\byt_cnt_adj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(9),
      Q => \^byt_cnt_adj\(9),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(0),
      Q => \byt_cnt_adj_reg__0\(0),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(10),
      Q => \byt_cnt_adj_reg__0\(10),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(11),
      Q => \byt_cnt_adj_reg__0\(11),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(12),
      Q => \byt_cnt_adj_reg__0\(12),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(13),
      Q => \byt_cnt_adj_reg__0\(13),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(14),
      Q => \byt_cnt_adj_reg__0\(14),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(15),
      Q => \byt_cnt_adj_reg__0\(15),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \byt_cnt_adj_reg_reg[15]_i_1_n_1\,
      CO(5) => \byt_cnt_adj_reg_reg[15]_i_1_n_2\,
      CO(4) => \byt_cnt_adj_reg_reg[15]_i_1_n_3\,
      CO(3) => \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \byt_cnt_adj_reg_reg[15]_i_1_n_5\,
      CO(1) => \byt_cnt_adj_reg_reg[15]_i_1_n_6\,
      CO(0) => \byt_cnt_adj_reg_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => byt_cnt_adj_reg0(15 downto 8),
      S(7) => \byt_cnt_adj_reg[15]_i_2_n_0\,
      S(6) => \byt_cnt_adj_reg[15]_i_3_n_0\,
      S(5) => \byt_cnt_adj_reg[15]_i_4_n_0\,
      S(4) => \byt_cnt_adj_reg[15]_i_5_n_0\,
      S(3) => \byt_cnt_adj_reg[15]_i_6_n_0\,
      S(2) => \byt_cnt_adj_reg[15]_i_7_n_0\,
      S(1) => \byt_cnt_adj_reg[15]_i_8_n_0\,
      S(0) => \byt_cnt_adj_reg[15]_i_9_n_0\
    );
\byt_cnt_adj_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(1),
      Q => \byt_cnt_adj_reg__0\(1),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(2),
      Q => \byt_cnt_adj_reg__0\(2),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(3),
      Q => \byt_cnt_adj_reg__0\(3),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(4),
      Q => \byt_cnt_adj_reg__0\(4),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(5),
      Q => \byt_cnt_adj_reg__0\(5),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(6),
      Q => \byt_cnt_adj_reg__0\(6),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(7),
      Q => \byt_cnt_adj_reg__0\(7),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CO(6) => \byt_cnt_adj_reg_reg[7]_i_1_n_1\,
      CO(5) => \byt_cnt_adj_reg_reg[7]_i_1_n_2\,
      CO(4) => \byt_cnt_adj_reg_reg[7]_i_1_n_3\,
      CO(3) => \NLW_byt_cnt_adj_reg_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \byt_cnt_adj_reg_reg[7]_i_1_n_5\,
      CO(1) => \byt_cnt_adj_reg_reg[7]_i_1_n_6\,
      CO(0) => \byt_cnt_adj_reg_reg[7]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \byt_cnt_adj_reg[7]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => byt_cnt_adj_reg0(7 downto 0),
      S(7) => \byt_cnt_adj_reg[7]_i_3_n_0\,
      S(6) => \byt_cnt_adj_reg[7]_i_4_n_0\,
      S(5) => \byt_cnt_adj_reg[7]_i_5_n_0\,
      S(4) => \byt_cnt_adj_reg[7]_i_6_n_0\,
      S(3) => \byt_cnt_adj_reg[7]_i_7_n_0\,
      S(2) => \byt_cnt_adj_reg[7]_i_8_n_0\,
      S(1) => \byt_cnt_adj_reg[7]_i_9_n_0\,
      S(0) => \byt_cnt_adj_reg[7]_i_10_n_0\
    );
\byt_cnt_adj_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(8),
      Q => \byt_cnt_adj_reg__0\(8),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(9),
      Q => \byt_cnt_adj_reg__0\(9),
      R => SR(0)
    );
\byte_cnt_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100000FFFFFFFF"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[3]\,
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => \ecc_corrected_reg_n_0_[2]\,
      I4 => \byte_cnt_reg[15]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050033330533"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[4]\,
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => \ecc_corrected_reg_n_0_[5]\,
      I3 => ecc_done,
      I4 => code_notfound,
      I5 => \^data_type_reg_reg[5]_0\(1),
      O => \byte_cnt_reg[15]_i_2_n_0\
    );
\byte_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(0),
      Q => \^byte_cnt\(0),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(10),
      Q => \^byte_cnt\(10),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(11),
      Q => \^byte_cnt\(11),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(12),
      Q => \^byte_cnt\(12),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(13),
      Q => \^byte_cnt\(13),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(14),
      Q => \^byte_cnt\(14),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(15),
      Q => \^byte_cnt\(15),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(1),
      Q => \^byte_cnt\(1),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(2),
      Q => \^byte_cnt\(2),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(3),
      Q => \^byte_cnt\(3),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(4),
      Q => \^byte_cnt\(4),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(5),
      Q => \^byte_cnt\(5),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(6),
      Q => \^byte_cnt\(6),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(7),
      Q => \^byte_cnt\(7),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(8),
      Q => \^byte_cnt\(8),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(9),
      Q => \^byte_cnt\(9),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
calcd_ecc_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_14_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_8_n_0,
      I4 => p_19_in,
      I5 => p_22_in,
      O => calcd_ecc(5)
    );
calcd_ecc_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_8_in,
      I1 => p_9_in,
      I2 => p_11_in,
      O => calcd_ecc_inferred_i_10_n_0
    );
calcd_ecc_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pkt_header_reg_n_0_[1]\,
      I1 => p_15_in,
      I2 => p_23_in,
      I3 => p_0_in0_in,
      I4 => p_3_in,
      I5 => p_6_in,
      O => calcd_ecc_inferred_i_11_n_0
    );
calcd_ecc_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => p_5_in,
      I3 => p_2_in,
      I4 => \pkt_header_reg_n_0_[0]\,
      I5 => p_0_in0_in,
      O => calcd_ecc_inferred_i_12_n_0
    );
calcd_ecc_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_10_in,
      I2 => p_23_in,
      I3 => calcd_ecc_inferred_i_15_n_0,
      I4 => p_12_in,
      I5 => p_15_in,
      O => calcd_ecc_inferred_i_13_n_0
    );
calcd_ecc_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_3_in,
      I1 => p_7_in,
      I2 => p_5_in,
      I3 => p_2_in,
      I4 => p_6_in,
      I5 => p_0_in0_in,
      O => calcd_ecc_inferred_i_14_n_0
    );
calcd_ecc_inferred_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in,
      I1 => p_4_in,
      I2 => \pkt_header_reg_n_0_[1]\,
      I3 => \pkt_header_reg_n_0_[0]\,
      O => calcd_ecc_inferred_i_15_n_0
    );
calcd_ecc_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_13_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_9_n_0,
      I4 => p_18_in,
      I5 => p_22_in,
      O => calcd_ecc(4)
    );
calcd_ecc_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_11_n_0,
      I4 => p_18_in,
      I5 => p_22_in,
      O => calcd_ecc(3)
    );
calcd_ecc_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_14_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_12_n_0,
      I4 => p_19_in,
      I5 => p_18_in,
      O => calcd_ecc(2)
    );
calcd_ecc_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_13_n_0,
      I1 => p_14_in,
      I2 => p_8_in,
      I3 => p_9_in,
      I4 => p_11_in,
      I5 => p_13_in,
      O => calcd_ecc(1)
    );
calcd_ecc_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_14_n_0,
      I1 => calcd_ecc_inferred_i_15_n_0,
      I2 => p_23_in,
      I3 => p_10_in,
      I4 => p_8_in,
      I5 => p_9_in,
      O => calcd_ecc(0)
    );
calcd_ecc_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_23_in,
      I1 => p_10_in,
      I2 => p_16_in,
      O => calcd_ecc_inferred_i_7_n_0
    );
calcd_ecc_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in,
      I1 => p_15_in,
      I2 => p_6_in,
      I3 => p_5_in,
      I4 => p_9_in,
      I5 => p_7_in,
      O => calcd_ecc_inferred_i_8_n_0
    );
calcd_ecc_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_8_in,
      I1 => p_12_in,
      I2 => p_3_in,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => p_7_in,
      O => calcd_ecc_inferred_i_9_n_0
    );
code_notfound_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => syndrome_sum(1),
      I1 => syndrome_sum(2),
      I2 => syndrome_sum(3),
      I3 => syndrome_sum(0),
      I4 => code_notfound_i_2_n_0,
      O => \code_notfound__0\
    );
code_notfound_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0996966896686881"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => code_notfound_i_2_n_0
    );
code_notfound_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => \code_notfound__0\,
      Q => code_notfound,
      R => SR(0)
    );
\crc_blk_sel[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^byte_cnt\(0),
      I1 => \^byte_cnt\(1),
      O => \crc_blk_sel_reg[0]\
    );
\crc_blk_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_blk_sel_reg[1]\
    );
\crc_blk_sel[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_blk_sel_reg[2]\
    );
\crc_blk_sel[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^byte_cnt\(0),
      I1 => \^byte_cnt\(1),
      O => \crc_blk_sel_reg[3]\
    );
\crc_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_p_strb_reg[1]\(0)
    );
\crc_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_p_strb_reg[1]\(1)
    );
\cur_byte_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \cur_byte_cnt_reg[3]\(0),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \^byt_cnt_adj\(0),
      O => D(0)
    );
\cur_byte_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(10),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[10]\,
      O => D(7)
    );
\cur_byte_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \^byt_cnt_adj\(11),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[11]\,
      O => D(8)
    );
\cur_byte_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(12),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[12]\,
      O => D(9)
    );
\cur_byte_cnt[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \^byt_cnt_adj\(15),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]\,
      O => D(10)
    );
\cur_byte_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \cur_byte_cnt_reg[3]\(1),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \^byt_cnt_adj\(1),
      O => D(1)
    );
\cur_byte_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \cur_byte_cnt_reg[3]\(2),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \^byt_cnt_adj\(2),
      O => D(2)
    );
\cur_byte_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(3),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[3]\(2),
      I4 => \cur_byte_cnt_reg[3]\(3),
      O => D(3)
    );
\cur_byte_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(5),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[5]\,
      O => D(4)
    );
\cur_byte_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(6),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[6]\,
      O => D(5)
    );
\cur_byte_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(7),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[7]\,
      O => D(6)
    );
\cur_lp_vc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      O => \cur_lp_vc_reg[1]\(0)
    );
\data_type_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[4]\,
      I1 => ecc_done,
      I2 => code_notfound,
      I3 => \^data_type_reg_reg[5]_0\(0),
      O => data_type_int(4)
    );
\data_type_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => \ecc_corrected_reg_n_0_[5]\,
      O => data_type_int(5)
    );
\data_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[0]\,
      Q => data_type(0),
      R => SR(0)
    );
\data_type_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[1]\,
      Q => data_type(1),
      R => SR(0)
    );
\data_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[2]\,
      Q => data_type(2),
      R => SR(0)
    );
\data_type_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[3]\,
      Q => data_type(3),
      R => SR(0)
    );
\data_type_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(4),
      Q => \^data_type_reg_reg[5]_0\(0),
      R => SR(0)
    );
\data_type_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(5),
      Q => \^data_type_reg_reg[5]_0\(1),
      R => SR(0)
    );
data_wip_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(1),
      O => data_wip_reg_i_12_n_0
    );
data_wip_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      O => \control/di_not_supported_i589_in\
    );
data_wip_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0C8C0C0C"
    )
        port map (
      I0 => lp_wc0_i_reg_i_2_n_0,
      I1 => data_wip_reg_i_12_n_0,
      I2 => \^diwc_valid\,
      I3 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I4 => \control/di_not_supported_i589_in\,
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => crc_start_d1_reg
    );
data_wip_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002AA0000"
    )
        port map (
      I0 => data_wip_reg_i_12_n_0,
      I1 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I2 => lp_wc0_i_reg_i_2_n_0,
      I3 => \control/di_not_supported_i589_in\,
      I4 => \^diwc_valid\,
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => crc_start_d1_reg_0
    );
diwc_corrected_lte4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2A000000"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => diwc_corrected_lte4_i_2_n_0,
      I2 => p_0_in(2),
      I3 => ecc_done,
      I4 => m_axis_aresetn,
      I5 => \^diwc_corrected_lte4\,
      O => diwc_corrected_lte4_i_1_n_0
    );
diwc_corrected_lte4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => diwc_corrected_lte4_i_2_n_0
    );
diwc_corrected_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_corrected_lte4_i_1_n_0,
      Q => \^diwc_corrected_lte4\,
      R => '0'
    );
\diwc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[0]\,
      Q => \^diwc_corrected\(0),
      R => SR(0)
    );
\diwc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(2),
      Q => \^diwc_corrected\(10),
      R => SR(0)
    );
\diwc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(3),
      Q => \^diwc_corrected\(11),
      R => SR(0)
    );
\diwc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(4),
      Q => \^diwc_corrected\(12),
      R => SR(0)
    );
\diwc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(5),
      Q => \^diwc_corrected\(13),
      R => SR(0)
    );
\diwc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(6),
      Q => \^diwc_corrected\(14),
      R => SR(0)
    );
\diwc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(7),
      Q => \^diwc_corrected\(15),
      R => SR(0)
    );
\diwc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(8),
      Q => \^diwc_corrected\(16),
      R => SR(0)
    );
\diwc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(9),
      Q => \^diwc_corrected\(17),
      R => SR(0)
    );
\diwc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(10),
      Q => \^diwc_corrected\(18),
      R => SR(0)
    );
\diwc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(11),
      Q => \^diwc_corrected\(19),
      R => SR(0)
    );
\diwc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[1]\,
      Q => \^diwc_corrected\(1),
      R => SR(0)
    );
\diwc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(12),
      Q => \^diwc_corrected\(20),
      R => SR(0)
    );
\diwc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(13),
      Q => \^diwc_corrected\(21),
      R => SR(0)
    );
\diwc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(14),
      Q => \^diwc_corrected\(22),
      R => SR(0)
    );
\diwc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(15),
      Q => \^diwc_corrected\(23),
      R => SR(0)
    );
\diwc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[2]\,
      Q => \^diwc_corrected\(2),
      R => SR(0)
    );
\diwc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[3]\,
      Q => \^diwc_corrected\(3),
      R => SR(0)
    );
\diwc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[4]\,
      Q => \^diwc_corrected\(4),
      R => SR(0)
    );
\diwc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[5]\,
      Q => \^diwc_corrected\(5),
      R => SR(0)
    );
\diwc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[6]\,
      Q => \^diwc_corrected\(6),
      R => SR(0)
    );
\diwc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[7]\,
      Q => \^diwc_corrected\(7),
      R => SR(0)
    );
\diwc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(0),
      Q => \^diwc_corrected\(8),
      R => SR(0)
    );
\diwc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(1),
      Q => \^diwc_corrected\(9),
      R => SR(0)
    );
diwc_corrected_zero_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      O => diwc_corrected_csi_zero
    );
diwc_corrected_zero_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => diwc_corrected_zero_i_3_n_0,
      I1 => diwc_corrected_zero_i_4_n_0,
      I2 => p_0_in(11),
      I3 => p_0_in(4),
      I4 => p_0_in(10),
      O => diwc_corrected_zero_i_2_n_0
    );
diwc_corrected_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(5),
      I3 => p_0_in(9),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => diwc_corrected_zero_i_3_n_0
    );
diwc_corrected_zero_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(14),
      I2 => p_0_in(8),
      I3 => p_0_in(3),
      O => diwc_corrected_zero_i_4_n_0
    );
diwc_corrected_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => diwc_corrected_csi_zero,
      Q => diwc_corrected_zero,
      R => SR(0)
    );
diwc_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_done,
      I1 => code_notfound,
      O => diwc_valid_int
    );
diwc_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_valid_int,
      Q => \^diwc_valid\,
      R => SR(0)
    );
\ecc_corrected[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[0]\,
      I1 => \pkt_header_reg_n_0_[0]\,
      O => ecc_o(0)
    );
\ecc_corrected[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => \mask_reg_n_0_[10]\,
      O => ecc_o(10)
    );
\ecc_corrected[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \mask_reg_n_0_[11]\,
      O => ecc_o(11)
    );
\ecc_corrected[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in,
      I1 => \mask_reg_n_0_[12]\,
      O => ecc_o(12)
    );
\ecc_corrected[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => \mask_reg_n_0_[13]\,
      O => ecc_o(13)
    );
\ecc_corrected[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_15_in,
      I1 => \mask_reg_n_0_[14]\,
      O => ecc_o(14)
    );
\ecc_corrected[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in,
      I1 => \mask_reg_n_0_[15]\,
      O => ecc_o(15)
    );
\ecc_corrected[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => \mask_reg_n_0_[16]\,
      O => ecc_o(16)
    );
\ecc_corrected[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in,
      I1 => \mask_reg_n_0_[17]\,
      O => ecc_o(17)
    );
\ecc_corrected[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_20_in,
      I1 => \mask_reg_n_0_[18]\,
      O => ecc_o(18)
    );
\ecc_corrected[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_22_in,
      I1 => \mask_reg_n_0_[19]\,
      O => ecc_o(19)
    );
\ecc_corrected[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[1]\,
      I1 => \pkt_header_reg_n_0_[1]\,
      O => ecc_o(1)
    );
\ecc_corrected[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => \mask_reg_n_0_[20]\,
      O => ecc_o(20)
    );
\ecc_corrected[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => \mask_reg_n_0_[21]\,
      O => ecc_o(21)
    );
\ecc_corrected[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => \mask_reg_n_0_[22]\,
      O => ecc_o(22)
    );
\ecc_corrected[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_23_in,
      O => ecc_o(23)
    );
\ecc_corrected[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[2]\,
      I1 => p_0_in0_in,
      O => ecc_o(2)
    );
\ecc_corrected[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[3]\,
      I1 => p_11_in,
      O => ecc_o(3)
    );
\ecc_corrected[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[4]\,
      I1 => p_1_in,
      O => ecc_o(4)
    );
\ecc_corrected[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[5]\,
      I1 => p_2_in,
      O => ecc_o(5)
    );
\ecc_corrected[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[6]\,
      I1 => p_12_in,
      O => ecc_o(6)
    );
\ecc_corrected[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[7]\,
      I1 => p_3_in,
      O => ecc_o(7)
    );
\ecc_corrected[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_in,
      I1 => \mask_reg_n_0_[8]\,
      O => ecc_o(8)
    );
\ecc_corrected[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_18_in,
      I1 => \mask_reg_n_0_[9]\,
      O => ecc_o(9)
    );
\ecc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(0),
      Q => \ecc_corrected_reg_n_0_[0]\,
      R => SR(0)
    );
\ecc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(10),
      Q => p_0_in(2),
      R => SR(0)
    );
\ecc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(11),
      Q => p_0_in(3),
      R => SR(0)
    );
\ecc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(12),
      Q => p_0_in(4),
      R => SR(0)
    );
\ecc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(13),
      Q => p_0_in(5),
      R => SR(0)
    );
\ecc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(14),
      Q => p_0_in(6),
      R => SR(0)
    );
\ecc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(15),
      Q => p_0_in(7),
      R => SR(0)
    );
\ecc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(16),
      Q => p_0_in(8),
      R => SR(0)
    );
\ecc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(17),
      Q => p_0_in(9),
      R => SR(0)
    );
\ecc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(18),
      Q => p_0_in(10),
      R => SR(0)
    );
\ecc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(19),
      Q => p_0_in(11),
      R => SR(0)
    );
\ecc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(1),
      Q => \ecc_corrected_reg_n_0_[1]\,
      R => SR(0)
    );
\ecc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(20),
      Q => p_0_in(12),
      R => SR(0)
    );
\ecc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(21),
      Q => p_0_in(13),
      R => SR(0)
    );
\ecc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(22),
      Q => p_0_in(14),
      R => SR(0)
    );
\ecc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(23),
      Q => p_0_in(15),
      R => SR(0)
    );
\ecc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(2),
      Q => \ecc_corrected_reg_n_0_[2]\,
      R => SR(0)
    );
\ecc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(3),
      Q => \ecc_corrected_reg_n_0_[3]\,
      R => SR(0)
    );
\ecc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(4),
      Q => \ecc_corrected_reg_n_0_[4]\,
      R => SR(0)
    );
\ecc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(5),
      Q => \ecc_corrected_reg_n_0_[5]\,
      R => SR(0)
    );
\ecc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(6),
      Q => \ecc_corrected_reg_n_0_[6]\,
      R => SR(0)
    );
\ecc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(7),
      Q => \ecc_corrected_reg_n_0_[7]\,
      R => SR(0)
    );
\ecc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(8),
      Q => p_0_in(0),
      R => SR(0)
    );
\ecc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(9),
      Q => p_0_in(1),
      R => SR(0)
    );
ecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_start_d2,
      Q => ecc_done,
      R => SR(0)
    );
ecc_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^ecc_start_d1\,
      Q => ecc_start_d2,
      R => SR(0)
    );
\exp_ecc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(24),
      Q => exp_ecc(0),
      R => SR(0)
    );
\exp_ecc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(25),
      Q => exp_ecc(1),
      R => SR(0)
    );
\exp_ecc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(26),
      Q => exp_ecc(2),
      R => SR(0)
    );
\exp_ecc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(27),
      Q => exp_ecc(3),
      R => SR(0)
    );
\exp_ecc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(28),
      Q => exp_ecc(4),
      R => SR(0)
    );
\exp_ecc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(29),
      Q => exp_ecc(5),
      R => SR(0)
    );
\exp_ecc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(30),
      Q => exp_ecc(6),
      R => SR(0)
    );
\exp_ecc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(31),
      Q => exp_ecc(7),
      R => SR(0)
    );
generic_pkt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_valid\,
      I3 => \^diwc_corrected\(3),
      O => wr_en
    );
img_send_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => img_send_i_2_n_0,
      I1 => img_send_i_3_n_0,
      I2 => m_axis_aresetn,
      I3 => src_send,
      I4 => src_rcv,
      O => img_send_reg
    );
img_send_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(1),
      I3 => \^diwc_corrected\(4),
      O => img_send_i_2_n_0
    );
img_send_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFF0000003F00"
    )
        port map (
      I0 => \^diwc_corrected\(1),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(0),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(3),
      O => img_send_i_3_n_0
    );
lbuf_blk_wen_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => data_type(1),
      I1 => data_type(3),
      I2 => \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\,
      I3 => data_type(2),
      I4 => data_type(0),
      I5 => full,
      O => lbuf_blk_wen_i_reg
    );
long_pkt_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => code_notfound,
      I1 => ecc_done,
      I2 => diwc_corrected_csi_zero,
      I3 => \ecc_corrected_reg_n_0_[4]\,
      I4 => \ecc_corrected_reg_n_0_[5]\,
      O => long_pkt_int
    );
long_pkt_out_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => long_pkt_int,
      Q => long_pkt_out,
      R => SR(0)
    );
lp_wc0_i_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => lp_wc0_i_reg_i_2_n_0,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_valid\,
      I4 => lp_wc0,
      O => lp_wc0_i_reg_reg
    );
lp_wc0_i_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => lp_wc0_i_reg_i_3_n_0,
      I1 => lp_wc0_i_reg_i_4_n_0,
      I2 => lp_wc0_i_reg_i_5_n_0,
      I3 => lp_wc0_i_reg_i_6_n_0,
      O => lp_wc0_i_reg_i_2_n_0
    );
lp_wc0_i_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \^diwc_corrected\(14),
      I2 => \^diwc_corrected\(13),
      I3 => \^diwc_corrected\(12),
      O => lp_wc0_i_reg_i_3_n_0
    );
lp_wc0_i_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^diwc_corrected\(8),
      I2 => \^diwc_corrected\(11),
      I3 => \^diwc_corrected\(10),
      O => lp_wc0_i_reg_i_4_n_0
    );
lp_wc0_i_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => \^diwc_corrected\(18),
      I2 => \^diwc_corrected\(17),
      I3 => \^diwc_corrected\(16),
      O => lp_wc0_i_reg_i_5_n_0
    );
lp_wc0_i_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \^diwc_corrected\(22),
      I2 => \^diwc_corrected\(21),
      I3 => \^diwc_corrected\(20),
      O => lp_wc0_i_reg_i_6_n_0
    );
\mask[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(0)
    );
\mask[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(1),
      I5 => syndrome_code(3),
      O => mask(10)
    );
\mask[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(11)
    );
\mask[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => mask(12)
    );
\mask[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(3),
      I5 => syndrome_code(1),
      O => mask(13)
    );
\mask[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(1),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(14)
    );
\mask[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(2),
      I2 => syndrome_code(3),
      I3 => syndrome_code(0),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(15)
    );
\mask[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(16)
    );
\mask[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(5),
      I2 => syndrome_code(4),
      I3 => syndrome_code(0),
      I4 => syndrome_code(2),
      I5 => syndrome_code(1),
      O => mask(17)
    );
\mask[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(18)
    );
\mask[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(19)
    );
\mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => mask(1)
    );
\mask[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(20)
    );
\mask[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(21)
    );
\mask[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(22)
    );
\mask[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => mask(23)
    );
\mask[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(5),
      I2 => syndrome_code(4),
      I3 => syndrome_code(2),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => mask(2)
    );
\mask[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(3)
    );
\mask[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(1),
      I3 => syndrome_code(4),
      I4 => syndrome_code(5),
      I5 => syndrome_code(3),
      O => mask(4)
    );
\mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(4),
      I3 => syndrome_code(5),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(5)
    );
\mask[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(4),
      I4 => syndrome_code(5),
      I5 => syndrome_code(3),
      O => mask(6)
    );
\mask[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(5),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(7)
    );
\mask[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(1),
      I2 => syndrome_code(0),
      I3 => syndrome_code(2),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(8)
    );
\mask[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(9)
    );
\mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(0),
      Q => \mask_reg_n_0_[0]\,
      R => SR(0)
    );
\mask_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(10),
      Q => \mask_reg_n_0_[10]\,
      R => SR(0)
    );
\mask_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(11),
      Q => \mask_reg_n_0_[11]\,
      R => SR(0)
    );
\mask_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(12),
      Q => \mask_reg_n_0_[12]\,
      R => SR(0)
    );
\mask_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(13),
      Q => \mask_reg_n_0_[13]\,
      R => SR(0)
    );
\mask_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(14),
      Q => \mask_reg_n_0_[14]\,
      R => SR(0)
    );
\mask_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(15),
      Q => \mask_reg_n_0_[15]\,
      R => SR(0)
    );
\mask_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(16),
      Q => \mask_reg_n_0_[16]\,
      R => SR(0)
    );
\mask_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(17),
      Q => \mask_reg_n_0_[17]\,
      R => SR(0)
    );
\mask_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(18),
      Q => \mask_reg_n_0_[18]\,
      R => SR(0)
    );
\mask_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(19),
      Q => \mask_reg_n_0_[19]\,
      R => SR(0)
    );
\mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(1),
      Q => \mask_reg_n_0_[1]\,
      R => SR(0)
    );
\mask_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(20),
      Q => \mask_reg_n_0_[20]\,
      R => SR(0)
    );
\mask_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(21),
      Q => \mask_reg_n_0_[21]\,
      R => SR(0)
    );
\mask_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(22),
      Q => \mask_reg_n_0_[22]\,
      R => SR(0)
    );
\mask_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(23),
      Q => \mask_reg_n_0_[23]\,
      R => SR(0)
    );
\mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(2),
      Q => \mask_reg_n_0_[2]\,
      R => SR(0)
    );
\mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(3),
      Q => \mask_reg_n_0_[3]\,
      R => SR(0)
    );
\mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(4),
      Q => \mask_reg_n_0_[4]\,
      R => SR(0)
    );
\mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(5),
      Q => \mask_reg_n_0_[5]\,
      R => SR(0)
    );
\mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(6),
      Q => \mask_reg_n_0_[6]\,
      R => SR(0)
    );
\mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(7),
      Q => \mask_reg_n_0_[7]\,
      R => SR(0)
    );
\mask_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(8),
      Q => \mask_reg_n_0_[8]\,
      R => SR(0)
    );
\mask_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(9),
      Q => \mask_reg_n_0_[9]\,
      R => SR(0)
    );
\mem_wdata[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => almost_full,
      I1 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      I2 => data_type(2),
      I3 => data_type(0),
      I4 => full,
      I5 => lbuf_blk_wen_i,
      O => mem_wdata2
    );
mem_wen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002FF0000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      I1 => data_type(2),
      I2 => data_type(0),
      I3 => lbuf_blk_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wen_i_reg\,
      I5 => full,
      O => mem_wen0
    );
phecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_done,
      Q => \^phecc_done\,
      R => SR(0)
    );
phecc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_start,
      Q => \^ecc_start_d1\,
      R => SR(0)
    );
\phecc_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => \phecc_status[1]_i_2_n_0\,
      I3 => syndrome_code(0),
      I4 => syndrome_code(1),
      I5 => code_notfound,
      O => ecc_status(1)
    );
\phecc_status[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      O => \phecc_status[1]_i_2_n_0\
    );
\phecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_status(1),
      Q => \^phecc_status\(0),
      R => SR(0)
    );
\phecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => code_notfound,
      Q => \^phecc_status\(1),
      R => SR(0)
    );
phecci_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(7)
    );
phecci_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(6)
    );
phecci_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => syndrome_sum(3)
    );
\pkt_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(0),
      Q => \pkt_header_reg_n_0_[0]\,
      R => SR(0)
    );
\pkt_header_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(10),
      Q => p_4_in,
      R => SR(0)
    );
\pkt_header_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(11),
      Q => p_5_in,
      R => SR(0)
    );
\pkt_header_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(12),
      Q => p_14_in,
      R => SR(0)
    );
\pkt_header_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(13),
      Q => p_6_in,
      R => SR(0)
    );
\pkt_header_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(14),
      Q => p_15_in,
      R => SR(0)
    );
\pkt_header_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(15),
      Q => p_19_in,
      R => SR(0)
    );
\pkt_header_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(16),
      Q => p_7_in,
      R => SR(0)
    );
\pkt_header_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(17),
      Q => p_16_in,
      R => SR(0)
    );
\pkt_header_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(18),
      Q => p_20_in,
      R => SR(0)
    );
\pkt_header_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(19),
      Q => p_22_in,
      R => SR(0)
    );
\pkt_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(1),
      Q => \pkt_header_reg_n_0_[1]\,
      R => SR(0)
    );
\pkt_header_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(20),
      Q => p_8_in,
      R => SR(0)
    );
\pkt_header_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(21),
      Q => p_9_in,
      R => SR(0)
    );
\pkt_header_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(22),
      Q => p_10_in,
      R => SR(0)
    );
\pkt_header_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(23),
      Q => p_23_in,
      R => SR(0)
    );
\pkt_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(2),
      Q => p_0_in0_in,
      R => SR(0)
    );
\pkt_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(3),
      Q => p_11_in,
      R => SR(0)
    );
\pkt_header_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(4),
      Q => p_1_in,
      R => SR(0)
    );
\pkt_header_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(5),
      Q => p_2_in,
      R => SR(0)
    );
\pkt_header_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(6),
      Q => p_12_in,
      R => SR(0)
    );
\pkt_header_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(7),
      Q => p_3_in,
      R => SR(0)
    );
\pkt_header_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(8),
      Q => p_13_in,
      R => SR(0)
    );
\pkt_header_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(9),
      Q => p_18_in,
      R => SR(0)
    );
pre_byt_cnt1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1435"
    )
        port map (
      I0 => \^byt_cnt_adj\(3),
      I1 => \cur_byte_cnt_reg[3]\(2),
      I2 => \cur_byte_cnt_reg[3]\(3),
      I3 => \^byt_cnt_adj\(2),
      O => DI(1)
    );
pre_byt_cnt1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^byt_cnt_adj\(1),
      I1 => \cur_byte_cnt_reg[3]\(1),
      I2 => \cur_byte_cnt_reg[3]\(0),
      I3 => \^byt_cnt_adj\(0),
      O => DI(0)
    );
pre_byt_cnt1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^byt_cnt_adj\(11),
      I1 => \cur_byte_cnt_reg[11]\,
      I2 => \cur_byte_cnt_reg[10]\,
      I3 => \^byt_cnt_adj\(10),
      O => DI(3)
    );
pre_byt_cnt1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^byt_cnt_adj\(7),
      I1 => \cur_byte_cnt_reg[7]\,
      I2 => \cur_byte_cnt_reg[6]\,
      I3 => \^byt_cnt_adj\(6),
      O => DI(2)
    );
pre_byt_cnt2_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \cur_byte_cnt_reg[3]\(1),
      I2 => \^byte_cnt\(0),
      I3 => \cur_byte_cnt_reg[3]\(0),
      O => S(0)
    );
pre_byt_cnt2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^byte_cnt\(11),
      I1 => \cur_byte_cnt_reg[11]\,
      I2 => \cur_byte_cnt_reg[10]\,
      I3 => \^byte_cnt\(10),
      O => pre_byt_cnt2_reg(2)
    );
pre_byt_cnt2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^byte_cnt\(7),
      I1 => \cur_byte_cnt_reg[7]\,
      I2 => \cur_byte_cnt_reg[6]\,
      I3 => \^byte_cnt\(6),
      O => pre_byt_cnt2_reg(1)
    );
pre_byt_cnt2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1435"
    )
        port map (
      I0 => \^byte_cnt\(3),
      I1 => \cur_byte_cnt_reg[3]\(2),
      I2 => \cur_byte_cnt_reg[3]\(3),
      I3 => \^byte_cnt\(2),
      O => pre_byt_cnt2_reg(0)
    );
\reg_ecc_status_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(0),
      O => \reg_ecc_status_i_reg[2]\(0)
    );
\reg_ecc_status_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(1),
      O => \reg_ecc_status_i_reg[2]\(1)
    );
short_pkt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \byte_cnt_reg[15]_i_2_n_0\,
      I1 => \ecc_corrected_reg_n_0_[2]\,
      I2 => ecc_done,
      I3 => code_notfound,
      I4 => \ecc_corrected_reg_n_0_[3]\,
      O => short_pkt_int
    );
short_pkt_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => short_pkt_int,
      Q => \^short_pkt\,
      R => SR(0)
    );
syndrome_code_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(7),
      I1 => calcd_ecc(7),
      O => syndrome_code(7)
    );
syndrome_code_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(6),
      I1 => calcd_ecc(6),
      O => syndrome_code(6)
    );
syndrome_code_inferred_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(5),
      I1 => calcd_ecc(5),
      O => syndrome_code(5)
    );
syndrome_code_inferred_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(4),
      I1 => calcd_ecc(4),
      O => syndrome_code(4)
    );
syndrome_code_inferred_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(3),
      I1 => calcd_ecc(3),
      O => syndrome_code(3)
    );
syndrome_code_inferred_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(2),
      I1 => calcd_ecc(2),
      O => syndrome_code(2)
    );
syndrome_code_inferred_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(1),
      I1 => calcd_ecc(1),
      O => syndrome_code(1)
    );
syndrome_code_inferred_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(0),
      I1 => calcd_ecc(0),
      O => syndrome_code(0)
    );
syndrome_sum_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(2),
      I4 => syndrome_code(3),
      I5 => syndrome_code(4),
      O => syndrome_sum(2)
    );
syndrome_sum_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => syndrome_sum(1)
    );
syndrome_sum_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(1),
      I2 => syndrome_code(0),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => syndrome_sum(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_1_n_0 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal valid_hunt_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pkt_fst_data_d1_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of valid_hunt_i_1 : label is "soft_lutpair3";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
pkt_fst_data_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl0_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
pkt_wr_in_progress_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => pkt_wr_in_progress_d1_i_2_n_0,
      I1 => dl0_errsoths,
      I2 => dl0_errsotsynchs,
      I3 => dl0_rxsynchs,
      I4 => dl0_rxactivehs,
      I5 => rxactivehs_d1,
      O => pkt_wr_in_progress_d1_i_1_n_0
    );
pkt_wr_in_progress_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => pkt_wr_in_progress_d1_i_2_n_0
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_wr_in_progress_d1_i_1_n_0,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl0_rxactivehs,
      I2 => dl0_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl0_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2_n_0\
    );
\ppi_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl0_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl0_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
ppi_wen_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl0_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
ppi_wen_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl0_rxsynchs,
      I1 => dl0_errsotsynchs,
      I2 => dl0_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
valid_hunt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl0_rxvalidhs,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      O => valid_hunt_i_1_n_0
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => valid_hunt_i_1_n_0,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0 is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__0_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__0_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__0\ : label is "soft_lutpair7";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl1_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__0_n_0\,
      I1 => dl1_errsoths,
      I2 => dl1_errsotsynchs,
      I3 => dl1_rxsynchs,
      I4 => dl1_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__0_n_0\
    );
\pkt_wr_in_progress_d1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => \pkt_wr_in_progress_d1_i_2__0_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__0_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl1_rxactivehs,
      I2 => dl1_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl1_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2__0_n_0\
    );
\ppi_fifo_wdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl1_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl1_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2__0_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl1_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl1_rxsynchs,
      I1 => dl1_errsotsynchs,
      I2 => dl1_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl1_rxvalidhs,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__0_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__0_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl2_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl2_rxbyteclkhs : in STD_LOGIC;
    dl2_rxvalidhs : in STD_LOGIC;
    dl2_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_errsotsynchs : in STD_LOGIC;
    dl2_errsoths : in STD_LOGIC;
    dl2_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1 : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1 is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__1_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__1_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__1\ : label is "soft_lutpair16";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl2_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl2_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__1_n_0\,
      I1 => dl2_errsoths,
      I2 => dl2_errsotsynchs,
      I3 => dl2_rxsynchs,
      I4 => dl2_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__1_n_0\
    );
\pkt_wr_in_progress_d1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl2_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => \pkt_wr_in_progress_d1_i_2__1_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__1_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl2_rxactivehs,
      I2 => dl2_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl2_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2__1_n_0\
    );
\ppi_fifo_wdata[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl2_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl2_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl2_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl2_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2__1_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl2_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl2_rxsynchs,
      I1 => dl2_errsotsynchs,
      I2 => dl2_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl2_rxvalidhs,
      I3 => dl2_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__1_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__1_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl3_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl3_rxbyteclkhs : in STD_LOGIC;
    dl3_rxvalidhs : in STD_LOGIC;
    dl3_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_errsotsynchs : in STD_LOGIC;
    dl3_errsoths : in STD_LOGIC;
    dl3_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2 : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2 is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__2_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__2_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__2\ : label is "soft_lutpair21";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl3_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl3_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__2_n_0\,
      I1 => dl3_errsoths,
      I2 => dl3_errsotsynchs,
      I3 => dl3_rxsynchs,
      I4 => dl3_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__2_n_0\
    );
\pkt_wr_in_progress_d1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl3_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => \pkt_wr_in_progress_d1_i_2__2_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__2_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl3_rxactivehs,
      I2 => dl3_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl3_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2__2_n_0\
    );
\ppi_fifo_wdata[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl3_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl3_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl3_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl3_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2__2_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl3_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl3_rxsynchs,
      I1 => dl3_errsotsynchs,
      I2 => dl3_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl3_rxvalidhs,
      I3 => dl3_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__2_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__2_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream is
  port (
    m_axis_tvalid : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tready : in STD_LOGIC;
    empty : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    mem_rdata : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream : entity is "mipi_csi2_rx_ctrl_v1_0_6_stream";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream is
  signal \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].line_num_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[1].rst_lnum[1]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num_reg[2]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num_reg[3]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\ : STD_LOGIC;
  signal axis_beat_smpld : STD_LOGIC;
  signal axis_last_beat : STD_LOGIC;
  signal \bytes_sent[9]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal cur_lp_dtype : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cur_lp_vc0 : STD_LOGIC;
  signal cur_lp_wc_lte4 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_1_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_3_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_4_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_5_n_0 : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc0 : STD_LOGIC;
  signal \frame_num_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc1 : STD_LOGIC;
  signal \frame_num_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc2 : STD_LOGIC;
  signal \frame_num_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc3 : STD_LOGIC;
  signal \frame_num_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc3[15]_i_3_n_0\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[9]\ : STD_LOGIC;
  signal fs_opcode : STD_LOGIC;
  signal fsync_vc0_int_reg : STD_LOGIC;
  signal fsync_vc0_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc0_rst_reg : STD_LOGIC;
  signal fsync_vc0_rst_reg0 : STD_LOGIC;
  signal fsync_vc0_rst_reg1 : STD_LOGIC;
  signal fsync_vc1_int_reg : STD_LOGIC;
  signal fsync_vc1_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc1_rst_reg : STD_LOGIC;
  signal fsync_vc1_rst_reg0 : STD_LOGIC;
  signal fsync_vc2_int_reg : STD_LOGIC;
  signal fsync_vc2_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc2_rst_reg : STD_LOGIC;
  signal fsync_vc2_rst_reg0 : STD_LOGIC;
  signal fsync_vc3_int_reg : STD_LOGIC;
  signal fsync_vc3_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc3_rst_reg : STD_LOGIC;
  signal fsync_vc3_rst_reg0 : STD_LOGIC;
  signal \m_axis_tdata[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[63]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdest[1]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_tkeep_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast1 : STD_LOGIC;
  signal m_axis_tlast_i_10_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_11_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_12_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_13_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_14_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_15_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_16_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_17_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_18_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_19_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_20_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_21_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_22_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_23_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_24_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_25_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_26_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_5_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_6_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_7_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_8_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_9_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_2_n_7 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_3 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_5 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_6 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_7 : STD_LOGIC;
  signal \^m_axis_tuser\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \m_axis_tuser[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid1_in : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_3_n_0 : STD_LOGIC;
  signal \mem_rdata_r[67]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[63]\ : STD_LOGIC;
  signal mem_rvld : STD_LOGIC;
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_wc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in58_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal p_0_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_44_in : STD_LOGIC;
  signal pend_data : STD_LOGIC;
  signal pend_data_i_1_n_0 : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal strm_prgrs_reg : STD_LOGIC;
  signal strm_prgrs_reg_i_1_n_0 : STD_LOGIC;
  signal swap_strb : STD_LOGIC;
  signal tlast_d1 : STD_LOGIC;
  signal tvalid_d1 : STD_LOGIC;
  signal \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_bytes_sent_reg[15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bytes_sent_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bytes_sent_reg[15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bytes_sent_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m_axis_tlast_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tlast_reg_i_2_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tlast_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_axis_tlast_reg_i_2_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tlast_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m_axis_tlast_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LINE_NUM_VC[0].rst_lnum[0]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].line_num[3][15]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \frame_num_vc3[15]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \frame_num_vc3[15]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of fsync_vc0_rst_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of fsync_vc1_rst_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of fsync_vc2_rst_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of fsync_vc3_rst_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_axis_tdata[63]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axis_tkeep[0]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axis_tkeep[1]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_tkeep[2]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_tkeep[3]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_tkeep[4]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_tkeep[5]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_tkeep[6]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of m_axis_tlast_i_23 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of m_axis_tlast_i_24 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of m_axis_tlast_i_6 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_3 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of pend_data_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of strm_prgrs_reg_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of tlast_d1_i_1 : label is "soft_lutpair195";
begin
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tuser(55 downto 0) <= \^m_axis_tuser\(55 downto 0);
  m_axis_tvalid <= \^m_axis_tvalid\;
  rd_en <= \^rd_en\;
\LINE_NUM_VC[0].line_num[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      O => p_42_out
    );
\LINE_NUM_VC[0].line_num_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(0),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(10),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(11),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(12),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(13),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(14),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(15),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(1),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(2),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(3),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(4),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(5),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(6),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(7),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(8),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(9),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEAEA"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I1 => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\,
      I2 => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\,
      I3 => cur_lp_vc(0),
      I4 => cur_lp_vc(1),
      I5 => p_44_in,
      O => p_3_out
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\
    );
\LINE_NUM_VC[0].rst_lnum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      R => SR(0)
    );
\LINE_NUM_VC[1].line_num[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF00FFFF"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num[1][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      O => p_33_out
    );
\LINE_NUM_VC[1].line_num_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(0),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(10),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(11),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(12),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(13),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(14),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(15),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(1),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(2),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(3),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(4),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(5),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(6),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(7),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(8),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(9),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\,
      I4 => p_44_in,
      I5 => \LINE_NUM_VC[1].rst_lnum[1]_i_2_n_0\,
      O => p_2_out
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_lp_vc(0),
      I1 => cur_lp_vc(1),
      O => \LINE_NUM_VC[1].rst_lnum[1]_i_2_n_0\
    );
\LINE_NUM_VC[1].rst_lnum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      R => SR(0)
    );
\LINE_NUM_VC[2].line_num[2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00FFFF"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => p_41_in,
      I3 => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num[2][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => p_41_in,
      O => p_24_out
    );
\LINE_NUM_VC[2].line_num_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(0),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(10),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(11),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(12),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(13),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(14),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(15),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(1),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(2),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(3),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(4),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(5),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(6),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(7),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(8),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(9),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\,
      I4 => p_44_in,
      I5 => \LINE_NUM_VC[2].rst_lnum[2]_i_5_n_0\,
      O => p_1_out
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      O => p_44_in
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(0),
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_5_n_0\
    );
\LINE_NUM_VC[2].rst_lnum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_1_out,
      Q => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      R => SR(0)
    );
\LINE_NUM_VC[3].line_num[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00FFFF"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num[3][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      O => p_15_out
    );
\LINE_NUM_VC[3].line_num[3][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => mem_rvld,
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => p_41_in
    );
\LINE_NUM_VC[3].line_num_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(0),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(10),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(11),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(12),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(13),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(14),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(15),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(1),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(2),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(3),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(4),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(5),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(6),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(7),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(8),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(9),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAEBBAAAAAEABA"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\,
      O => p_0_out
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_lp_vc(0),
      I1 => cur_lp_vc(1),
      I2 => p_44_in,
      O => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\
    );
\LINE_NUM_VC[3].rst_lnum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      R => SR(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBF"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => swap_strb,
      I3 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tkeep_i(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => swap_strb,
      O => m_axis_tkeep_i(1)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => swap_strb,
      O => m_axis_tkeep_i(2)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAFB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => swap_strb,
      I3 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tkeep_i(3)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4443"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(4)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C043"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(5)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(6)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tlast\,
      I3 => m_axis_aresetn,
      O => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8883"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(7)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => cur_lp_dtype(3),
      I1 => cur_lp_dtype(4),
      I2 => cur_lp_dtype(1),
      I3 => cur_lp_dtype(0),
      I4 => cur_lp_dtype(5),
      O => swap_strb
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(0),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(1),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(2),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(3),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(4),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(5),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(6),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(7),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0C0C0E0E0E0E0"
    )
        port map (
      I0 => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\,
      I1 => \^m_axis_tuser\(1),
      I2 => m_axis_aresetn,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000030000"
    )
        port map (
      I0 => strm_prgrs_reg_i_1_n_0,
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\,
      Q => \^m_axis_tuser\(1),
      R => '0'
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[0]\,
      I1 => \frame_num_vc0_reg_n_0_[0]\,
      I2 => \frame_num_vc3_reg_n_0_[0]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[1]\,
      I1 => \frame_num_vc0_reg_n_0_[1]\,
      I2 => \frame_num_vc3_reg_n_0_[1]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[2]\,
      I1 => \frame_num_vc0_reg_n_0_[2]\,
      I2 => \frame_num_vc3_reg_n_0_[2]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[3]\,
      I1 => \frame_num_vc0_reg_n_0_[3]\,
      I2 => \frame_num_vc3_reg_n_0_[3]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[4]\,
      I1 => \frame_num_vc0_reg_n_0_[4]\,
      I2 => \frame_num_vc3_reg_n_0_[4]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[5]\,
      I1 => \frame_num_vc0_reg_n_0_[5]\,
      I2 => \frame_num_vc3_reg_n_0_[5]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[6]\,
      I1 => \frame_num_vc0_reg_n_0_[6]\,
      I2 => \frame_num_vc3_reg_n_0_[6]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[7]\,
      I1 => \frame_num_vc0_reg_n_0_[7]\,
      I2 => \frame_num_vc3_reg_n_0_[7]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[8]\,
      I1 => \frame_num_vc0_reg_n_0_[8]\,
      I2 => \frame_num_vc3_reg_n_0_[8]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[9]\,
      I1 => \frame_num_vc0_reg_n_0_[9]\,
      I2 => \frame_num_vc3_reg_n_0_[9]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[10]\,
      I1 => \frame_num_vc0_reg_n_0_[10]\,
      I2 => \frame_num_vc3_reg_n_0_[10]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[11]\,
      I1 => \frame_num_vc0_reg_n_0_[11]\,
      I2 => \frame_num_vc3_reg_n_0_[11]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[12]\,
      I1 => \frame_num_vc0_reg_n_0_[12]\,
      I2 => \frame_num_vc3_reg_n_0_[12]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[13]\,
      I1 => \frame_num_vc0_reg_n_0_[13]\,
      I2 => \frame_num_vc3_reg_n_0_[13]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[14]\,
      I1 => \frame_num_vc0_reg_n_0_[14]\,
      I2 => \frame_num_vc3_reg_n_0_[14]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[15]\,
      I1 => \frame_num_vc0_reg_n_0_[15]\,
      I2 => \frame_num_vc3_reg_n_0_[15]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\,
      Q => \^m_axis_tuser\(2),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\,
      Q => \^m_axis_tuser\(3),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\,
      Q => \^m_axis_tuser\(4),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\,
      Q => \^m_axis_tuser\(5),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\,
      Q => \^m_axis_tuser\(6),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\,
      Q => \^m_axis_tuser\(7),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\,
      Q => \^m_axis_tuser\(8),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\,
      Q => \^m_axis_tuser\(9),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\,
      Q => \^m_axis_tuser\(10),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\,
      Q => \^m_axis_tuser\(11),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\,
      Q => \^m_axis_tuser\(12),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\,
      Q => \^m_axis_tuser\(13),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\,
      Q => \^m_axis_tuser\(14),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\,
      Q => \^m_axis_tuser\(15),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\,
      Q => \^m_axis_tuser\(16),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\,
      Q => \^m_axis_tuser\(17),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(0),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(0),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(0),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(0),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(1),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(1),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(1),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(1),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(2),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(2),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(2),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(2),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(3),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(3),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(3),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(4),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(4),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(4),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(4),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(5),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(5),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(5),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(5),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(6),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(6),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(6),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(6),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(7),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(7),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(7),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(7),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(8),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(8),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(8),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(8),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(9),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(9),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(9),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(9),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(10),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(10),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(10),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(10),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(11),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(11),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(11),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(11),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(12),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(12),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(12),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(12),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(13),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(13),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(13),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(13),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(14),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(14),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(14),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(14),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(15),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(15),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(15),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(15),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\,
      Q => \^m_axis_tuser\(18),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\,
      Q => \^m_axis_tuser\(19),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\,
      Q => \^m_axis_tuser\(20),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\,
      Q => \^m_axis_tuser\(21),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\,
      Q => \^m_axis_tuser\(22),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\,
      Q => \^m_axis_tuser\(23),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\,
      Q => \^m_axis_tuser\(24),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\,
      Q => \^m_axis_tuser\(25),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\,
      Q => \^m_axis_tuser\(26),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\,
      Q => \^m_axis_tuser\(27),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\,
      Q => \^m_axis_tuser\(28),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\,
      Q => \^m_axis_tuser\(29),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\,
      Q => \^m_axis_tuser\(30),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\,
      Q => \^m_axis_tuser\(31),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\,
      Q => \^m_axis_tuser\(32),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\,
      Q => \^m_axis_tuser\(33),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[0]\,
      Q => \^m_axis_tuser\(34),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[1]\,
      Q => \^m_axis_tuser\(35),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[2]\,
      Q => \^m_axis_tuser\(36),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[3]\,
      Q => \^m_axis_tuser\(37),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[4]\,
      Q => \^m_axis_tuser\(38),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[5]\,
      Q => \^m_axis_tuser\(39),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[6]\,
      Q => \^m_axis_tuser\(40),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[7]\,
      Q => \^m_axis_tuser\(41),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[8]\,
      Q => \^m_axis_tuser\(42),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[9]\,
      Q => \^m_axis_tuser\(43),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[10]\,
      Q => \^m_axis_tuser\(44),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[11]\,
      Q => \^m_axis_tuser\(45),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[12]\,
      Q => \^m_axis_tuser\(46),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[13]\,
      Q => \^m_axis_tuser\(47),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[14]\,
      Q => \^m_axis_tuser\(48),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[15]\,
      Q => \^m_axis_tuser\(49),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4000000F500F500"
    )
        port map (
      I0 => strm_prgrs_reg,
      I1 => tvalid_d1,
      I2 => tlast_d1,
      I3 => p_0_in58_out,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      O => p_0_in58_out
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(0),
      Q => \^m_axis_tuser\(50),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(1),
      Q => \^m_axis_tuser\(51),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(2),
      Q => \^m_axis_tuser\(52),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(3),
      Q => \^m_axis_tuser\(53),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(4),
      Q => \^m_axis_tuser\(54),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(5),
      Q => \^m_axis_tuser\(55),
      R => SR(0)
    );
\bytes_sent[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => axis_beat_smpld
    );
\bytes_sent[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_sent_reg__0\(3),
      O => \bytes_sent[9]_i_2_n_0\
    );
\bytes_sent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(10),
      Q => \bytes_sent_reg__0\(10),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(11),
      Q => \bytes_sent_reg__0\(11),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(12),
      Q => \bytes_sent_reg__0\(12),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(13),
      Q => \bytes_sent_reg__0\(13),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(14),
      Q => \bytes_sent_reg__0\(14),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(15),
      Q => \bytes_sent_reg__0\(15),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bytes_sent_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \bytes_sent_reg[15]_i_2_n_3\,
      CO(3) => \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \bytes_sent_reg[15]_i_2_n_5\,
      CO(1) => \bytes_sent_reg[15]_i_2_n_6\,
      CO(0) => \bytes_sent_reg[15]_i_2_n_7\,
      DI(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__0\(15 downto 10),
      S(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => \bytes_sent_reg__0\(15 downto 10)
    );
\bytes_sent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(2),
      Q => \bytes_sent_reg__0\(2),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(3),
      Q => \bytes_sent_reg__0\(3),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(4),
      Q => \bytes_sent_reg__0\(4),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(5),
      Q => \bytes_sent_reg__0\(5),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(6),
      Q => \bytes_sent_reg__0\(6),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(7),
      Q => \bytes_sent_reg__0\(7),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(8),
      Q => \bytes_sent_reg__0\(8),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(9),
      Q => \bytes_sent_reg__0\(9),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bytes_sent_reg[9]_i_1_n_0\,
      CO(6) => \bytes_sent_reg[9]_i_1_n_1\,
      CO(5) => \bytes_sent_reg[9]_i_1_n_2\,
      CO(4) => \bytes_sent_reg[9]_i_1_n_3\,
      CO(3) => \NLW_bytes_sent_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bytes_sent_reg[9]_i_1_n_5\,
      CO(1) => \bytes_sent_reg[9]_i_1_n_6\,
      CO(0) => \bytes_sent_reg[9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \bytes_sent_reg__0\(3),
      DI(0) => '0',
      O(7 downto 0) => \p_0_in__0\(9 downto 2),
      S(7 downto 2) => \bytes_sent_reg__0\(9 downto 4),
      S(1) => \bytes_sent[9]_i_2_n_0\,
      S(0) => \bytes_sent_reg__0\(2)
    );
\cur_lp_dtype_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => cur_lp_dtype(0),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => cur_lp_dtype(1),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => cur_lp_dtype(2),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => cur_lp_dtype(3),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => cur_lp_dtype(4),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => cur_lp_dtype(5),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(0),
      Q => cur_lp_vc(0),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(1),
      Q => cur_lp_vc(1),
      R => cur_lp_wc_lte4_i_1_n_0
    );
cur_lp_wc_lte4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => m_axis_aresetn,
      O => cur_lp_wc_lte4_i_1_n_0
    );
cur_lp_wc_lte4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => mem_rvld,
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => cur_lp_vc0
    );
cur_lp_wc_lte4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => mem_wc(0),
      I1 => mem_wc(1),
      I2 => mem_wc(2),
      I3 => mem_wc(3),
      I4 => cur_lp_wc_lte4_i_4_n_0,
      I5 => cur_lp_wc_lte4_i_5_n_0,
      O => cur_lp_wc_lte4_i_3_n_0
    );
cur_lp_wc_lte4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(12),
      I1 => mem_wc(13),
      I2 => mem_wc(10),
      I3 => mem_wc(11),
      I4 => mem_wc(15),
      I5 => mem_wc(14),
      O => cur_lp_wc_lte4_i_4_n_0
    );
cur_lp_wc_lte4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(6),
      I1 => mem_wc(7),
      I2 => mem_wc(4),
      I3 => mem_wc(5),
      I4 => mem_wc(9),
      I5 => mem_wc(8),
      O => cur_lp_wc_lte4_i_5_n_0
    );
cur_lp_wc_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => cur_lp_wc_lte4_i_3_n_0,
      Q => cur_lp_wc_lte4,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(0),
      Q => \cur_lp_wc_reg_n_0_[0]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(10),
      Q => \cur_lp_wc_reg_n_0_[10]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(11),
      Q => \cur_lp_wc_reg_n_0_[11]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(12),
      Q => \cur_lp_wc_reg_n_0_[12]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(13),
      Q => \cur_lp_wc_reg_n_0_[13]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(14),
      Q => \cur_lp_wc_reg_n_0_[14]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(15),
      Q => \cur_lp_wc_reg_n_0_[15]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(1),
      Q => \cur_lp_wc_reg_n_0_[1]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(2),
      Q => \cur_lp_wc_reg_n_0_[2]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(3),
      Q => \cur_lp_wc_reg_n_0_[3]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(4),
      Q => \cur_lp_wc_reg_n_0_[4]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(5),
      Q => \cur_lp_wc_reg_n_0_[5]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(6),
      Q => \cur_lp_wc_reg_n_0_[6]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(7),
      Q => \cur_lp_wc_reg_n_0_[7]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(8),
      Q => \cur_lp_wc_reg_n_0_[8]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(9),
      Q => \cur_lp_wc_reg_n_0_[9]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\frame_num_vc0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0200FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => fs_opcode,
      O => frame_num_vc0
    );
\frame_num_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(0),
      Q => \frame_num_vc0_reg_n_0_[0]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(10),
      Q => \frame_num_vc0_reg_n_0_[10]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(11),
      Q => \frame_num_vc0_reg_n_0_[11]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(12),
      Q => \frame_num_vc0_reg_n_0_[12]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(13),
      Q => \frame_num_vc0_reg_n_0_[13]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(14),
      Q => \frame_num_vc0_reg_n_0_[14]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(15),
      Q => \frame_num_vc0_reg_n_0_[15]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(1),
      Q => \frame_num_vc0_reg_n_0_[1]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(2),
      Q => \frame_num_vc0_reg_n_0_[2]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(3),
      Q => \frame_num_vc0_reg_n_0_[3]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(4),
      Q => \frame_num_vc0_reg_n_0_[4]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(5),
      Q => \frame_num_vc0_reg_n_0_[5]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(6),
      Q => \frame_num_vc0_reg_n_0_[6]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(7),
      Q => \frame_num_vc0_reg_n_0_[7]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(8),
      Q => \frame_num_vc0_reg_n_0_[8]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(9),
      Q => \frame_num_vc0_reg_n_0_[9]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => fs_opcode,
      O => frame_num_vc1
    );
\frame_num_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(0),
      Q => \frame_num_vc1_reg_n_0_[0]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(10),
      Q => \frame_num_vc1_reg_n_0_[10]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(11),
      Q => \frame_num_vc1_reg_n_0_[11]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(12),
      Q => \frame_num_vc1_reg_n_0_[12]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(13),
      Q => \frame_num_vc1_reg_n_0_[13]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(14),
      Q => \frame_num_vc1_reg_n_0_[14]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(15),
      Q => \frame_num_vc1_reg_n_0_[15]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(1),
      Q => \frame_num_vc1_reg_n_0_[1]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(2),
      Q => \frame_num_vc1_reg_n_0_[2]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(3),
      Q => \frame_num_vc1_reg_n_0_[3]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(4),
      Q => \frame_num_vc1_reg_n_0_[4]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(5),
      Q => \frame_num_vc1_reg_n_0_[5]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(6),
      Q => \frame_num_vc1_reg_n_0_[6]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(7),
      Q => \frame_num_vc1_reg_n_0_[7]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(8),
      Q => \frame_num_vc1_reg_n_0_[8]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(9),
      Q => \frame_num_vc1_reg_n_0_[9]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => fs_opcode,
      O => frame_num_vc2
    );
\frame_num_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(0),
      Q => \frame_num_vc2_reg_n_0_[0]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(10),
      Q => \frame_num_vc2_reg_n_0_[10]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(11),
      Q => \frame_num_vc2_reg_n_0_[11]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(12),
      Q => \frame_num_vc2_reg_n_0_[12]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(13),
      Q => \frame_num_vc2_reg_n_0_[13]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(14),
      Q => \frame_num_vc2_reg_n_0_[14]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(15),
      Q => \frame_num_vc2_reg_n_0_[15]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(1),
      Q => \frame_num_vc2_reg_n_0_[1]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(2),
      Q => \frame_num_vc2_reg_n_0_[2]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(3),
      Q => \frame_num_vc2_reg_n_0_[3]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(4),
      Q => \frame_num_vc2_reg_n_0_[4]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(5),
      Q => \frame_num_vc2_reg_n_0_[5]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(6),
      Q => \frame_num_vc2_reg_n_0_[6]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(7),
      Q => \frame_num_vc2_reg_n_0_[7]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(8),
      Q => \frame_num_vc2_reg_n_0_[8]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(9),
      Q => \frame_num_vc2_reg_n_0_[9]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => fs_opcode,
      O => frame_num_vc3
    );
\frame_num_vc3[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \frame_num_vc3[15]_i_3_n_0\
    );
\frame_num_vc3[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      O => fs_opcode
    );
\frame_num_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(0),
      Q => \frame_num_vc3_reg_n_0_[0]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(10),
      Q => \frame_num_vc3_reg_n_0_[10]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(11),
      Q => \frame_num_vc3_reg_n_0_[11]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(12),
      Q => \frame_num_vc3_reg_n_0_[12]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(13),
      Q => \frame_num_vc3_reg_n_0_[13]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(14),
      Q => \frame_num_vc3_reg_n_0_[14]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(15),
      Q => \frame_num_vc3_reg_n_0_[15]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(1),
      Q => \frame_num_vc3_reg_n_0_[1]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(2),
      Q => \frame_num_vc3_reg_n_0_[2]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(3),
      Q => \frame_num_vc3_reg_n_0_[3]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(4),
      Q => \frame_num_vc3_reg_n_0_[4]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(5),
      Q => \frame_num_vc3_reg_n_0_[5]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(6),
      Q => \frame_num_vc3_reg_n_0_[6]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(7),
      Q => \frame_num_vc3_reg_n_0_[7]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(8),
      Q => \frame_num_vc3_reg_n_0_[8]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(9),
      Q => \frame_num_vc3_reg_n_0_[9]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
fsync_vc0_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => fsync_vc0_rst_reg,
      I5 => fsync_vc0_int_reg,
      O => fsync_vc0_int_reg_i_1_n_0
    );
fsync_vc0_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_int_reg_i_1_n_0,
      Q => fsync_vc0_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc0_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(0),
      I2 => p_0_in58_out,
      I3 => fsync_vc0_rst_reg1,
      O => fsync_vc0_rst_reg0
    );
fsync_vc0_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_rst_reg0,
      Q => fsync_vc0_rst_reg,
      R => SR(0)
    );
fsync_vc1_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => fsync_vc1_rst_reg,
      I5 => fsync_vc1_int_reg,
      O => fsync_vc1_int_reg_i_1_n_0
    );
fsync_vc1_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_int_reg_i_1_n_0,
      Q => fsync_vc1_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc1_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(0),
      I2 => cur_lp_vc(1),
      I3 => p_0_in58_out,
      O => fsync_vc1_rst_reg0
    );
fsync_vc1_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_rst_reg0,
      Q => fsync_vc1_rst_reg,
      R => SR(0)
    );
fsync_vc2_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => fs_opcode,
      I3 => mem_rvld,
      I4 => fsync_vc2_rst_reg,
      I5 => fsync_vc2_int_reg,
      O => fsync_vc2_int_reg_i_1_n_0
    );
fsync_vc2_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_int_reg_i_1_n_0,
      Q => fsync_vc2_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc2_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => p_0_in58_out,
      O => fsync_vc2_rst_reg0
    );
fsync_vc2_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_rst_reg0,
      Q => fsync_vc2_rst_reg,
      R => SR(0)
    );
fsync_vc3_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => fs_opcode,
      I3 => mem_rvld,
      I4 => fsync_vc3_rst_reg,
      I5 => fsync_vc3_int_reg,
      O => fsync_vc3_int_reg_i_1_n_0
    );
fsync_vc3_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_int_reg_i_1_n_0,
      Q => fsync_vc3_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc3_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => p_0_in58_out,
      O => fsync_vc3_rst_reg0
    );
fsync_vc3_rst_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => cur_lp_dtype(0),
      I1 => cur_lp_dtype(1),
      I2 => cur_lp_dtype(4),
      I3 => cur_lp_dtype(5),
      I4 => cur_lp_dtype(2),
      I5 => cur_lp_dtype(3),
      O => fsync_vc0_rst_reg1
    );
fsync_vc3_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_rst_reg0,
      Q => fsync_vc3_rst_reg,
      R => SR(0)
    );
lbuf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => empty,
      O => \^rd_en\
    );
\m_axis_tdata[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000014001"
    )
        port map (
      I0 => m_axis_tvalid_i_3_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \m_axis_tdata[63]_i_3_n_0\,
      O => \m_axis_tdata[63]_i_2_n_0\
    );
\m_axis_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => \m_axis_tdata[63]_i_3_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => m_axis_tdata(0),
      R => SR(0)
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(2),
      Q => m_axis_tdata(10),
      R => SR(0)
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(3),
      Q => m_axis_tdata(11),
      R => SR(0)
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(4),
      Q => m_axis_tdata(12),
      R => SR(0)
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(5),
      Q => m_axis_tdata(13),
      R => SR(0)
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(6),
      Q => m_axis_tdata(14),
      R => SR(0)
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(7),
      Q => m_axis_tdata(15),
      R => SR(0)
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(8),
      Q => m_axis_tdata(16),
      R => SR(0)
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(9),
      Q => m_axis_tdata(17),
      R => SR(0)
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(10),
      Q => m_axis_tdata(18),
      R => SR(0)
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(11),
      Q => m_axis_tdata(19),
      R => SR(0)
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => m_axis_tdata(1),
      R => SR(0)
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(12),
      Q => m_axis_tdata(20),
      R => SR(0)
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(13),
      Q => m_axis_tdata(21),
      R => SR(0)
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(14),
      Q => m_axis_tdata(22),
      R => SR(0)
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(15),
      Q => m_axis_tdata(23),
      R => SR(0)
    );
\m_axis_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[24]\,
      Q => m_axis_tdata(24),
      R => SR(0)
    );
\m_axis_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[25]\,
      Q => m_axis_tdata(25),
      R => SR(0)
    );
\m_axis_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[26]\,
      Q => m_axis_tdata(26),
      R => SR(0)
    );
\m_axis_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[27]\,
      Q => m_axis_tdata(27),
      R => SR(0)
    );
\m_axis_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[28]\,
      Q => m_axis_tdata(28),
      R => SR(0)
    );
\m_axis_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[29]\,
      Q => m_axis_tdata(29),
      R => SR(0)
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => m_axis_tdata(2),
      R => SR(0)
    );
\m_axis_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[30]\,
      Q => m_axis_tdata(30),
      R => SR(0)
    );
\m_axis_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[31]\,
      Q => m_axis_tdata(31),
      R => SR(0)
    );
\m_axis_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[32]\,
      Q => m_axis_tdata(32),
      R => SR(0)
    );
\m_axis_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[33]\,
      Q => m_axis_tdata(33),
      R => SR(0)
    );
\m_axis_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[34]\,
      Q => m_axis_tdata(34),
      R => SR(0)
    );
\m_axis_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[35]\,
      Q => m_axis_tdata(35),
      R => SR(0)
    );
\m_axis_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[36]\,
      Q => m_axis_tdata(36),
      R => SR(0)
    );
\m_axis_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[37]\,
      Q => m_axis_tdata(37),
      R => SR(0)
    );
\m_axis_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[38]\,
      Q => m_axis_tdata(38),
      R => SR(0)
    );
\m_axis_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[39]\,
      Q => m_axis_tdata(39),
      R => SR(0)
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => m_axis_tdata(3),
      R => SR(0)
    );
\m_axis_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[40]\,
      Q => m_axis_tdata(40),
      R => SR(0)
    );
\m_axis_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[41]\,
      Q => m_axis_tdata(41),
      R => SR(0)
    );
\m_axis_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[42]\,
      Q => m_axis_tdata(42),
      R => SR(0)
    );
\m_axis_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[43]\,
      Q => m_axis_tdata(43),
      R => SR(0)
    );
\m_axis_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[44]\,
      Q => m_axis_tdata(44),
      R => SR(0)
    );
\m_axis_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[45]\,
      Q => m_axis_tdata(45),
      R => SR(0)
    );
\m_axis_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[46]\,
      Q => m_axis_tdata(46),
      R => SR(0)
    );
\m_axis_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[47]\,
      Q => m_axis_tdata(47),
      R => SR(0)
    );
\m_axis_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[48]\,
      Q => m_axis_tdata(48),
      R => SR(0)
    );
\m_axis_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[49]\,
      Q => m_axis_tdata(49),
      R => SR(0)
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => m_axis_tdata(4),
      R => SR(0)
    );
\m_axis_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[50]\,
      Q => m_axis_tdata(50),
      R => SR(0)
    );
\m_axis_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[51]\,
      Q => m_axis_tdata(51),
      R => SR(0)
    );
\m_axis_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[52]\,
      Q => m_axis_tdata(52),
      R => SR(0)
    );
\m_axis_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[53]\,
      Q => m_axis_tdata(53),
      R => SR(0)
    );
\m_axis_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[54]\,
      Q => m_axis_tdata(54),
      R => SR(0)
    );
\m_axis_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[55]\,
      Q => m_axis_tdata(55),
      R => SR(0)
    );
\m_axis_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[56]\,
      Q => m_axis_tdata(56),
      R => SR(0)
    );
\m_axis_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[57]\,
      Q => m_axis_tdata(57),
      R => SR(0)
    );
\m_axis_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[58]\,
      Q => m_axis_tdata(58),
      R => SR(0)
    );
\m_axis_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[59]\,
      Q => m_axis_tdata(59),
      R => SR(0)
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => m_axis_tdata(5),
      R => SR(0)
    );
\m_axis_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[60]\,
      Q => m_axis_tdata(60),
      R => SR(0)
    );
\m_axis_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[61]\,
      Q => m_axis_tdata(61),
      R => SR(0)
    );
\m_axis_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[62]\,
      Q => m_axis_tdata(62),
      R => SR(0)
    );
\m_axis_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[63]\,
      Q => m_axis_tdata(63),
      R => SR(0)
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(0),
      Q => m_axis_tdata(6),
      R => SR(0)
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(1),
      Q => m_axis_tdata(7),
      R => SR(0)
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(0),
      Q => m_axis_tdata(8),
      R => SR(0)
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(1),
      Q => m_axis_tdata(9),
      R => SR(0)
    );
\m_axis_tdest[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080C0C08880CCCC"
    )
        port map (
      I0 => m_axis_tready,
      I1 => p_0_in58_out,
      I2 => tlast_d1,
      I3 => tvalid_d1,
      I4 => \^m_axis_tvalid\,
      I5 => strm_prgrs_reg,
      O => \m_axis_tdest[1]_i_1_n_0\
    );
\m_axis_tdest_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdest[1]_i_1_n_0\,
      D => cur_lp_vc(0),
      Q => m_axis_tdest(0),
      R => SR(0)
    );
\m_axis_tdest_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdest[1]_i_1_n_0\,
      D => cur_lp_vc(1),
      Q => m_axis_tdest(1),
      R => SR(0)
    );
\m_axis_tkeep[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(0)
    );
\m_axis_tkeep[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(1)
    );
\m_axis_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(2)
    );
\m_axis_tkeep[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(3)
    );
\m_axis_tkeep[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(4)
    );
\m_axis_tkeep[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(5)
    );
\m_axis_tkeep[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(6)
    );
\m_axis_tkeep[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(7)
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0F000F0C0F0C0"
    )
        port map (
      I0 => m_axis_tlast_reg_i_2_n_7,
      I1 => m_axis_tlast1,
      I2 => m_axis_aresetn,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[8]\,
      I1 => \cur_lp_wc_reg_n_0_[9]\,
      I2 => m_axis_tlast_i_26_n_0,
      I3 => \bytes_sent_reg__0\(8),
      I4 => \bytes_sent_reg__0\(9),
      O => m_axis_tlast_i_10_n_0
    );
m_axis_tlast_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[6]\,
      I1 => \cur_lp_wc_reg_n_0_[7]\,
      I2 => \bytes_sent_reg__0\(5),
      I3 => \bytes_sent_reg__0\(4),
      I4 => \bytes_sent_reg__0\(6),
      I5 => \bytes_sent_reg__0\(7),
      O => m_axis_tlast_i_11_n_0
    );
m_axis_tlast_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[4]\,
      I1 => \cur_lp_wc_reg_n_0_[5]\,
      I2 => \bytes_sent_reg__0\(4),
      I3 => \bytes_sent_reg__0\(5),
      O => m_axis_tlast_i_12_n_0
    );
m_axis_tlast_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bytes_sent_reg__0\(2),
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[3]\,
      I3 => \bytes_sent_reg__0\(3),
      O => m_axis_tlast_i_13_n_0
    );
m_axis_tlast_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[14]\,
      I1 => m_axis_tlast_i_23_n_0,
      I2 => \bytes_sent_reg__0\(14),
      I3 => \bytes_sent_reg__0\(15),
      I4 => \cur_lp_wc_reg_n_0_[15]\,
      O => m_axis_tlast_i_14_n_0
    );
m_axis_tlast_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[12]\,
      I1 => m_axis_tlast_i_24_n_0,
      I2 => \bytes_sent_reg__0\(12),
      I3 => \bytes_sent_reg__0\(13),
      I4 => \cur_lp_wc_reg_n_0_[13]\,
      O => m_axis_tlast_i_15_n_0
    );
m_axis_tlast_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[10]\,
      I1 => m_axis_tlast_i_25_n_0,
      I2 => \bytes_sent_reg__0\(10),
      I3 => \bytes_sent_reg__0\(11),
      I4 => \cur_lp_wc_reg_n_0_[11]\,
      O => m_axis_tlast_i_16_n_0
    );
m_axis_tlast_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[8]\,
      I1 => m_axis_tlast_i_26_n_0,
      I2 => \bytes_sent_reg__0\(8),
      I3 => \bytes_sent_reg__0\(9),
      I4 => \cur_lp_wc_reg_n_0_[9]\,
      O => m_axis_tlast_i_17_n_0
    );
m_axis_tlast_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[6]\,
      I1 => \bytes_sent_reg__0\(5),
      I2 => \bytes_sent_reg__0\(4),
      I3 => \bytes_sent_reg__0\(6),
      I4 => \bytes_sent_reg__0\(7),
      I5 => \cur_lp_wc_reg_n_0_[7]\,
      O => m_axis_tlast_i_18_n_0
    );
m_axis_tlast_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[4]\,
      I1 => \bytes_sent_reg__0\(4),
      I2 => \bytes_sent_reg__0\(5),
      I3 => \cur_lp_wc_reg_n_0_[5]\,
      O => m_axis_tlast_i_19_n_0
    );
m_axis_tlast_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bytes_sent_reg__0\(2),
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \bytes_sent_reg__0\(3),
      I3 => \cur_lp_wc_reg_n_0_[3]\,
      O => m_axis_tlast_i_20_n_0
    );
m_axis_tlast_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[0]\,
      I1 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tlast_i_21_n_0
    );
m_axis_tlast_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(14),
      I1 => \bytes_sent_reg__0\(12),
      I2 => \bytes_sent_reg__0\(10),
      I3 => m_axis_tlast_i_25_n_0,
      I4 => \bytes_sent_reg__0\(11),
      I5 => \bytes_sent_reg__0\(13),
      O => m_axis_tlast_i_22_n_0
    );
m_axis_tlast_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(13),
      I1 => \bytes_sent_reg__0\(11),
      I2 => m_axis_tlast_i_25_n_0,
      I3 => \bytes_sent_reg__0\(10),
      I4 => \bytes_sent_reg__0\(12),
      O => m_axis_tlast_i_23_n_0
    );
m_axis_tlast_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \bytes_sent_reg__0\(11),
      I1 => m_axis_tlast_i_25_n_0,
      I2 => \bytes_sent_reg__0\(10),
      O => m_axis_tlast_i_24_n_0
    );
m_axis_tlast_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(9),
      I1 => \bytes_sent_reg__0\(7),
      I2 => \bytes_sent_reg__0\(5),
      I3 => \bytes_sent_reg__0\(4),
      I4 => \bytes_sent_reg__0\(6),
      I5 => \bytes_sent_reg__0\(8),
      O => m_axis_tlast_i_25_n_0
    );
m_axis_tlast_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(7),
      I1 => \bytes_sent_reg__0\(5),
      I2 => \bytes_sent_reg__0\(4),
      I3 => \bytes_sent_reg__0\(6),
      O => m_axis_tlast_i_26_n_0
    );
m_axis_tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\,
      I1 => mem_rvld,
      I2 => cur_lp_wc_lte4,
      I3 => m_axis_tlast_i_6_n_0,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => m_axis_tlast1
    );
m_axis_tlast_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bytes_sent_reg__0\(15),
      I1 => m_axis_tlast_i_22_n_0,
      O => m_axis_tlast_i_5_n_0
    );
m_axis_tlast_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      O => m_axis_tlast_i_6_n_0
    );
m_axis_tlast_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[14]\,
      I1 => \cur_lp_wc_reg_n_0_[15]\,
      I2 => m_axis_tlast_i_23_n_0,
      I3 => \bytes_sent_reg__0\(14),
      I4 => \bytes_sent_reg__0\(15),
      O => m_axis_tlast_i_7_n_0
    );
m_axis_tlast_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[12]\,
      I1 => \cur_lp_wc_reg_n_0_[13]\,
      I2 => m_axis_tlast_i_24_n_0,
      I3 => \bytes_sent_reg__0\(12),
      I4 => \bytes_sent_reg__0\(13),
      O => m_axis_tlast_i_8_n_0
    );
m_axis_tlast_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[10]\,
      I1 => \cur_lp_wc_reg_n_0_[11]\,
      I2 => m_axis_tlast_i_25_n_0,
      I3 => \bytes_sent_reg__0\(10),
      I4 => \bytes_sent_reg__0\(11),
      O => m_axis_tlast_i_9_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast\,
      R => '0'
    );
m_axis_tlast_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => m_axis_tlast_reg_i_4_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_m_axis_tlast_reg_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => m_axis_tlast_reg_i_2_n_7,
      DI(7 downto 1) => NLW_m_axis_tlast_reg_i_2_DI_UNCONNECTED(7 downto 1),
      DI(0) => '1',
      O(7 downto 0) => NLW_m_axis_tlast_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 1) => NLW_m_axis_tlast_reg_i_2_S_UNCONNECTED(7 downto 1),
      S(0) => m_axis_tlast_i_5_n_0
    );
m_axis_tlast_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => m_axis_tlast_reg_i_4_n_0,
      CO(6) => m_axis_tlast_reg_i_4_n_1,
      CO(5) => m_axis_tlast_reg_i_4_n_2,
      CO(4) => m_axis_tlast_reg_i_4_n_3,
      CO(3) => NLW_m_axis_tlast_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => m_axis_tlast_reg_i_4_n_5,
      CO(1) => m_axis_tlast_reg_i_4_n_6,
      CO(0) => m_axis_tlast_reg_i_4_n_7,
      DI(7) => m_axis_tlast_i_7_n_0,
      DI(6) => m_axis_tlast_i_8_n_0,
      DI(5) => m_axis_tlast_i_9_n_0,
      DI(4) => m_axis_tlast_i_10_n_0,
      DI(3) => m_axis_tlast_i_11_n_0,
      DI(2) => m_axis_tlast_i_12_n_0,
      DI(1) => m_axis_tlast_i_13_n_0,
      DI(0) => '0',
      O(7 downto 0) => NLW_m_axis_tlast_reg_i_4_O_UNCONNECTED(7 downto 0),
      S(7) => m_axis_tlast_i_14_n_0,
      S(6) => m_axis_tlast_i_15_n_0,
      S(5) => m_axis_tlast_i_16_n_0,
      S(4) => m_axis_tlast_i_17_n_0,
      S(3) => m_axis_tlast_i_18_n_0,
      S(2) => m_axis_tlast_i_19_n_0,
      S(1) => m_axis_tlast_i_20_n_0,
      S(0) => m_axis_tlast_i_21_n_0
    );
\m_axis_tuser[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E200E200"
    )
        port map (
      I0 => \^m_axis_tuser\(0),
      I1 => \m_axis_tuser[0]_i_2_n_0\,
      I2 => \m_axis_tuser[0]_i_3_n_0\,
      I3 => m_axis_aresetn,
      I4 => \^m_axis_tvalid\,
      I5 => m_axis_tready,
      O => \m_axis_tuser[0]_i_1_n_0\
    );
\m_axis_tuser[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA22020A0A0202"
    )
        port map (
      I0 => p_0_in58_out,
      I1 => strm_prgrs_reg,
      I2 => \^m_axis_tvalid\,
      I3 => tvalid_d1,
      I4 => tlast_d1,
      I5 => m_axis_tready,
      O => \m_axis_tuser[0]_i_2_n_0\
    );
\m_axis_tuser[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => fsync_vc1_int_reg,
      I1 => fsync_vc0_int_reg,
      I2 => fsync_vc3_int_reg,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => fsync_vc2_int_reg,
      O => \m_axis_tuser[0]_i_3_n_0\
    );
\m_axis_tuser_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \m_axis_tuser[0]_i_1_n_0\,
      Q => \^m_axis_tuser\(0),
      R => '0'
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCCCC08080808"
    )
        port map (
      I0 => m_axis_tvalid1_in,
      I1 => m_axis_aresetn,
      I2 => m_axis_tvalid_i_3_n_0,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000033"
    )
        port map (
      I0 => strm_prgrs_reg_i_1_n_0,
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(1),
      O => m_axis_tvalid1_in
    );
m_axis_tvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pend_data,
      I1 => mem_rvld,
      O => m_axis_tvalid_i_3_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\mem_rdata_r[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      O => \mem_rdata_r[67]_i_1_n_0\
    );
\mem_rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(0),
      Q => \mem_rdata_r_reg_n_0_[0]\,
      R => SR(0)
    );
\mem_rdata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(10),
      Q => mem_wc(2),
      R => SR(0)
    );
\mem_rdata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(11),
      Q => mem_wc(3),
      R => SR(0)
    );
\mem_rdata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(12),
      Q => mem_wc(4),
      R => SR(0)
    );
\mem_rdata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(13),
      Q => mem_wc(5),
      R => SR(0)
    );
\mem_rdata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(14),
      Q => mem_wc(6),
      R => SR(0)
    );
\mem_rdata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(15),
      Q => mem_wc(7),
      R => SR(0)
    );
\mem_rdata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(16),
      Q => mem_wc(8),
      R => SR(0)
    );
\mem_rdata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(17),
      Q => mem_wc(9),
      R => SR(0)
    );
\mem_rdata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(18),
      Q => mem_wc(10),
      R => SR(0)
    );
\mem_rdata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(19),
      Q => mem_wc(11),
      R => SR(0)
    );
\mem_rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(1),
      Q => \mem_rdata_r_reg_n_0_[1]\,
      R => SR(0)
    );
\mem_rdata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(20),
      Q => mem_wc(12),
      R => SR(0)
    );
\mem_rdata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(21),
      Q => mem_wc(13),
      R => SR(0)
    );
\mem_rdata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(22),
      Q => mem_wc(14),
      R => SR(0)
    );
\mem_rdata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(23),
      Q => mem_wc(15),
      R => SR(0)
    );
\mem_rdata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(24),
      Q => \mem_rdata_r_reg_n_0_[24]\,
      R => SR(0)
    );
\mem_rdata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(25),
      Q => \mem_rdata_r_reg_n_0_[25]\,
      R => SR(0)
    );
\mem_rdata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(26),
      Q => \mem_rdata_r_reg_n_0_[26]\,
      R => SR(0)
    );
\mem_rdata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(27),
      Q => \mem_rdata_r_reg_n_0_[27]\,
      R => SR(0)
    );
\mem_rdata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(28),
      Q => \mem_rdata_r_reg_n_0_[28]\,
      R => SR(0)
    );
\mem_rdata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(29),
      Q => \mem_rdata_r_reg_n_0_[29]\,
      R => SR(0)
    );
\mem_rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(2),
      Q => \mem_rdata_r_reg_n_0_[2]\,
      R => SR(0)
    );
\mem_rdata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(30),
      Q => \mem_rdata_r_reg_n_0_[30]\,
      R => SR(0)
    );
\mem_rdata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(31),
      Q => \mem_rdata_r_reg_n_0_[31]\,
      R => SR(0)
    );
\mem_rdata_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(32),
      Q => \mem_rdata_r_reg_n_0_[32]\,
      R => SR(0)
    );
\mem_rdata_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(33),
      Q => \mem_rdata_r_reg_n_0_[33]\,
      R => SR(0)
    );
\mem_rdata_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(34),
      Q => \mem_rdata_r_reg_n_0_[34]\,
      R => SR(0)
    );
\mem_rdata_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(35),
      Q => \mem_rdata_r_reg_n_0_[35]\,
      R => SR(0)
    );
\mem_rdata_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(36),
      Q => \mem_rdata_r_reg_n_0_[36]\,
      R => SR(0)
    );
\mem_rdata_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(37),
      Q => \mem_rdata_r_reg_n_0_[37]\,
      R => SR(0)
    );
\mem_rdata_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(38),
      Q => \mem_rdata_r_reg_n_0_[38]\,
      R => SR(0)
    );
\mem_rdata_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(39),
      Q => \mem_rdata_r_reg_n_0_[39]\,
      R => SR(0)
    );
\mem_rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(3),
      Q => \mem_rdata_r_reg_n_0_[3]\,
      R => SR(0)
    );
\mem_rdata_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(40),
      Q => \mem_rdata_r_reg_n_0_[40]\,
      R => SR(0)
    );
\mem_rdata_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(41),
      Q => \mem_rdata_r_reg_n_0_[41]\,
      R => SR(0)
    );
\mem_rdata_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(42),
      Q => \mem_rdata_r_reg_n_0_[42]\,
      R => SR(0)
    );
\mem_rdata_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(43),
      Q => \mem_rdata_r_reg_n_0_[43]\,
      R => SR(0)
    );
\mem_rdata_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(44),
      Q => \mem_rdata_r_reg_n_0_[44]\,
      R => SR(0)
    );
\mem_rdata_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(45),
      Q => \mem_rdata_r_reg_n_0_[45]\,
      R => SR(0)
    );
\mem_rdata_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(46),
      Q => \mem_rdata_r_reg_n_0_[46]\,
      R => SR(0)
    );
\mem_rdata_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(47),
      Q => \mem_rdata_r_reg_n_0_[47]\,
      R => SR(0)
    );
\mem_rdata_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(48),
      Q => \mem_rdata_r_reg_n_0_[48]\,
      R => SR(0)
    );
\mem_rdata_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(49),
      Q => \mem_rdata_r_reg_n_0_[49]\,
      R => SR(0)
    );
\mem_rdata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(4),
      Q => \mem_rdata_r_reg_n_0_[4]\,
      R => SR(0)
    );
\mem_rdata_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(50),
      Q => \mem_rdata_r_reg_n_0_[50]\,
      R => SR(0)
    );
\mem_rdata_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(51),
      Q => \mem_rdata_r_reg_n_0_[51]\,
      R => SR(0)
    );
\mem_rdata_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(52),
      Q => \mem_rdata_r_reg_n_0_[52]\,
      R => SR(0)
    );
\mem_rdata_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(53),
      Q => \mem_rdata_r_reg_n_0_[53]\,
      R => SR(0)
    );
\mem_rdata_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(54),
      Q => \mem_rdata_r_reg_n_0_[54]\,
      R => SR(0)
    );
\mem_rdata_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(55),
      Q => \mem_rdata_r_reg_n_0_[55]\,
      R => SR(0)
    );
\mem_rdata_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(56),
      Q => \mem_rdata_r_reg_n_0_[56]\,
      R => SR(0)
    );
\mem_rdata_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(57),
      Q => \mem_rdata_r_reg_n_0_[57]\,
      R => SR(0)
    );
\mem_rdata_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(58),
      Q => \mem_rdata_r_reg_n_0_[58]\,
      R => SR(0)
    );
\mem_rdata_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(59),
      Q => \mem_rdata_r_reg_n_0_[59]\,
      R => SR(0)
    );
\mem_rdata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(5),
      Q => \mem_rdata_r_reg_n_0_[5]\,
      R => SR(0)
    );
\mem_rdata_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(60),
      Q => \mem_rdata_r_reg_n_0_[60]\,
      R => SR(0)
    );
\mem_rdata_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(61),
      Q => \mem_rdata_r_reg_n_0_[61]\,
      R => SR(0)
    );
\mem_rdata_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(62),
      Q => \mem_rdata_r_reg_n_0_[62]\,
      R => SR(0)
    );
\mem_rdata_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(63),
      Q => \mem_rdata_r_reg_n_0_[63]\,
      R => SR(0)
    );
\mem_rdata_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(64),
      Q => p_0_in(0),
      R => SR(0)
    );
\mem_rdata_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(65),
      Q => p_0_in(1),
      R => SR(0)
    );
\mem_rdata_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(66),
      Q => p_0_in(2),
      R => SR(0)
    );
\mem_rdata_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(67),
      Q => p_0_in(3),
      R => SR(0)
    );
\mem_rdata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(6),
      Q => mem_vc(0),
      R => SR(0)
    );
\mem_rdata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(7),
      Q => mem_vc(1),
      R => SR(0)
    );
\mem_rdata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(8),
      Q => mem_wc(0),
      R => SR(0)
    );
\mem_rdata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(9),
      Q => mem_wc(1),
      R => SR(0)
    );
mem_rvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^rd_en\,
      Q => mem_rvld,
      R => SR(0)
    );
pend_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CEC"
    )
        port map (
      I0 => mem_rvld,
      I1 => pend_data,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      O => pend_data_i_1_n_0
    );
pend_data_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pend_data_i_1_n_0,
      Q => pend_data,
      R => SR(0)
    );
strm_prgrs_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => strm_prgrs_reg,
      I1 => \^m_axis_tvalid\,
      I2 => tvalid_d1,
      I3 => tlast_d1,
      O => strm_prgrs_reg_i_1_n_0
    );
strm_prgrs_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => strm_prgrs_reg_i_1_n_0,
      Q => strm_prgrs_reg,
      R => SR(0)
    );
tlast_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      O => axis_last_beat
    );
tlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => axis_last_beat,
      Q => tlast_d1,
      R => SR(0)
    );
tvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^m_axis_tvalid\,
      Q => tvalid_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_bin_cntr : entity is "rd_bin_cntr";
end bd_7fd4_rx_0_rd_bin_cntr;

architecture STRUCTURE of bd_7fd4_rx_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_bin_cntr_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_bin_cntr_21 : entity is "rd_bin_cntr";
end bd_7fd4_rx_0_rd_bin_cntr_21;

architecture STRUCTURE of bd_7fd4_rx_0_rd_bin_cntr_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_bin_cntr_30 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_bin_cntr_30 : entity is "rd_bin_cntr";
end bd_7fd4_rx_0_rd_bin_cntr_30;

architecture STRUCTURE of bd_7fd4_rx_0_rd_bin_cntr_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_bin_cntr_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_bin_cntr_39 : entity is "rd_bin_cntr";
end bd_7fd4_rx_0_rd_bin_cntr_39;

architecture STRUCTURE of bd_7fd4_rx_0_rd_bin_cntr_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \bd_7fd4_rx_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^src_gray_ff_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair157";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \src_gray_ff_reg[4]\(4 downto 0) <= \^src_gray_ff_reg[4]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^src_gray_ff_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^src_gray_ff_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^src_gray_ff_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^src_gray_ff_reg[4]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^src_gray_ff_reg[4]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^src_gray_ff_reg[4]\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^src_gray_ff_reg[4]\(1),
      I3 => WR_PNTR_RD(1),
      I4 => WR_PNTR_RD(0),
      I5 => \^src_gray_ff_reg[4]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_bin_cntr__parameterized0_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_bin_cntr__parameterized0_12\ : entity is "rd_bin_cntr";
end \bd_7fd4_rx_0_rd_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^src_gray_ff_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair84";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \src_gray_ff_reg[4]\(4 downto 0) <= \^src_gray_ff_reg[4]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^src_gray_ff_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^src_gray_ff_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^src_gray_ff_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^src_gray_ff_reg[4]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^src_gray_ff_reg[4]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^src_gray_ff_reg[4]\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^src_gray_ff_reg[4]\(1),
      I3 => WR_PNTR_RD(1),
      I4 => WR_PNTR_RD(0),
      I5 => \^src_gray_ff_reg[4]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \bd_7fd4_rx_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(10),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(11),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(10),
      Q => \^q\(10),
      R => srst_full_ff_i
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(11),
      Q => \^q\(11),
      R => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => srst_full_ff_i
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \^q\(9),
      R => srst_full_ff_i
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2 downto 0) => \^q\(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_fwft : entity is "rd_fwft";
end bd_7fd4_rx_0_rd_fwft;

architecture STRUCTURE of bd_7fd4_rx_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_fwft_19 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_fwft_19 : entity is "rd_fwft";
end bd_7fd4_rx_0_rd_fwft_19;

architecture STRUCTURE of bd_7fd4_rx_0_rd_fwft_19 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_fwft_28 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_fwft_28 : entity is "rd_fwft";
end bd_7fd4_rx_0_rd_fwft_28;

architecture STRUCTURE of bd_7fd4_rx_0_rd_fwft_28 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_fwft_37 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_fwft_37 : entity is "rd_fwft";
end bd_7fd4_rx_0_rd_fwft_37;

architecture STRUCTURE of bd_7fd4_rx_0_rd_fwft_37 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_fwft__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \bd_7fd4_rx_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEFEFEFEF"
    )
        port map (
      I0 => wr_rst_reg_reg,
      I1 => srst,
      I2 => ram_empty_fb_i_reg,
      I3 => rd_en,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFB0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => wr_rst_reg_reg,
      I4 => srst,
      O => tmp_ram_regout_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => srst_full_ff_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => srst_full_ff_i
    );
\count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => E(0)
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[11]\(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => ram_empty_fb_i_reg,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_status_flags_as : entity is "rd_status_flags_as";
end bd_7fd4_rx_0_rd_status_flags_as;

architecture STRUCTURE of bd_7fd4_rx_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => WR_PNTR_RD(0),
      O => ram_empty_fb_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_status_flags_as_11 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_status_flags_as_11 : entity is "rd_status_flags_as";
end bd_7fd4_rx_0_rd_status_flags_as_11;

architecture STRUCTURE of bd_7fd4_rx_0_rd_status_flags_as_11 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
\gpr1.dout_i[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => WR_PNTR_RD(0),
      O => ram_empty_fb_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end bd_7fd4_rx_0_rd_status_flags_ss;

architecture STRUCTURE of bd_7fd4_rx_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_status_flags_ss_20 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_status_flags_ss_20 : entity is "rd_status_flags_ss";
end bd_7fd4_rx_0_rd_status_flags_ss_20;

architecture STRUCTURE of bd_7fd4_rx_0_rd_status_flags_ss_20 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_status_flags_ss_29 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_status_flags_ss_29 : entity is "rd_status_flags_ss";
end bd_7fd4_rx_0_rd_status_flags_ss_29;

architecture STRUCTURE of bd_7fd4_rx_0_rd_status_flags_ss_29 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_status_flags_ss_38 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_status_flags_ss_38 : entity is "rd_status_flags_ss";
end bd_7fd4_rx_0_rd_status_flags_ss_38;

architecture STRUCTURE of bd_7fd4_rx_0_rd_status_flags_ss_38 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_updn_cntr : entity is "updn_cntr";
end bd_7fd4_rx_0_updn_cntr;

architecture STRUCTURE of bd_7fd4_rx_0_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[12]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_10_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_7_n_0\ : STD_LOGIC;
  signal \count[8]_i_8_n_0\ : STD_LOGIC;
  signal \count[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_count_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[12]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_count_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_count_reg[12]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => \count[0]_i_1_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count[12]_i_5_n_0\
    );
\count[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[12]_i_6_n_0\
    );
\count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\,
      I2 => rd_en,
      O => \count[8]_i_10_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[8]_i_6_n_0\
    );
\count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[8]_i_7_n_0\
    );
\count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[8]_i_8_n_0\
    );
\count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count[8]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => srst_full_ff_i
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_14\,
      Q => \^q\(9),
      R => srst_full_ff_i
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_13\,
      Q => \^q\(10),
      R => srst_full_ff_i
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_12\,
      Q => \^q\(11),
      R => srst_full_ff_i
    );
\count_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_count_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \count_reg[12]_i_2_n_5\,
      CO(1) => \count_reg[12]_i_2_n_6\,
      CO(0) => \count_reg[12]_i_2_n_7\,
      DI(7 downto 4) => \NLW_count_reg[12]_i_2_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => \^q\(9 downto 7),
      O(7 downto 4) => \NLW_count_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3) => \count_reg[12]_i_2_n_12\,
      O(2) => \count_reg[12]_i_2_n_13\,
      O(1) => \count_reg[12]_i_2_n_14\,
      O(0) => \count_reg[12]_i_2_n_15\,
      S(7 downto 4) => \NLW_count_reg[12]_i_2_S_UNCONNECTED\(7 downto 4),
      S(3) => \count[12]_i_3_n_0\,
      S(2) => \count[12]_i_4_n_0\,
      S(1) => \count[12]_i_5_n_0\,
      S(0) => \count[12]_i_6_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_15\,
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_14\,
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_13\,
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_12\,
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_11\,
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_10\,
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_9\,
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_8\,
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \count_reg[8]_i_1_n_0\,
      CO(6) => \count_reg[8]_i_1_n_1\,
      CO(5) => \count_reg[8]_i_1_n_2\,
      CO(4) => \count_reg[8]_i_1_n_3\,
      CO(3) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_1_n_5\,
      CO(1) => \count_reg[8]_i_1_n_6\,
      CO(0) => \count_reg[8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => \count[8]_i_2_n_0\,
      O(7) => \count_reg[8]_i_1_n_8\,
      O(6) => \count_reg[8]_i_1_n_9\,
      O(5) => \count_reg[8]_i_1_n_10\,
      O(4) => \count_reg[8]_i_1_n_11\,
      O(3) => \count_reg[8]_i_1_n_12\,
      O(2) => \count_reg[8]_i_1_n_13\,
      O(1) => \count_reg[8]_i_1_n_14\,
      O(0) => \count_reg[8]_i_1_n_15\,
      S(7) => \count[8]_i_3_n_0\,
      S(6) => \count[8]_i_4_n_0\,
      S(5) => \count[8]_i_5_n_0\,
      S(4) => \count[8]_i_6_n_0\,
      S(3) => \count[8]_i_7_n_0\,
      S(2) => \count[8]_i_8_n_0\,
      S(1) => \count[8]_i_9_n_0\,
      S(0) => \count[8]_i_10_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_15\,
      Q => \^q\(8),
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_bin_cntr is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_bin_cntr : entity is "wr_bin_cntr";
end bd_7fd4_rx_0_wr_bin_cntr;

architecture STRUCTURE of bd_7fd4_rx_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair18";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_bin_cntr_18 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_bin_cntr_18 : entity is "wr_bin_cntr";
end bd_7fd4_rx_0_wr_bin_cntr_18;

architecture STRUCTURE of bd_7fd4_rx_0_wr_bin_cntr_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair9";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_bin_cntr_27 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_bin_cntr_27 : entity is "wr_bin_cntr";
end bd_7fd4_rx_0_wr_bin_cntr_27;

architecture STRUCTURE of bd_7fd4_rx_0_wr_bin_cntr_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_bin_cntr_36 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_bin_cntr_36 : entity is "wr_bin_cntr";
end bd_7fd4_rx_0_wr_bin_cntr_36;

architecture STRUCTURE of bd_7fd4_rx_0_wr_bin_cntr_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \bd_7fd4_rx_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gic0.gc0.count_d2_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair159";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) <= \^gic0.gc0.count_d2_reg[2]_0\(2 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(0),
      Q => \src_gray_ff_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(1),
      Q => \src_gray_ff_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(2),
      Q => \src_gray_ff_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \src_gray_ff_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \src_gray_ff_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(4),
      I3 => RD_PNTR_WR(1),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_bin_cntr__parameterized0_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_bin_cntr__parameterized0_10\ : entity is "wr_bin_cntr";
end \bd_7fd4_rx_0_wr_bin_cntr__parameterized0_10\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_bin_cntr__parameterized0_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gic0.gc0.count_d2_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair86";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) <= \^gic0.gc0.count_d2_reg[2]_0\(2 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(0),
      Q => \src_gray_ff_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(1),
      Q => \src_gray_ff_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(2),
      Q => \src_gray_ff_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \src_gray_ff_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \src_gray_ff_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(4),
      I3 => RD_PNTR_WR(1),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_bin_cntr__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \bd_7fd4_rx_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_bin_cntr__parameterized1\ is
  signal \^device_8series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\gcc0.gc1.gsym.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc1.gsym.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(10),
      Q => \^q\(10),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(11),
      Q => p_12_out(11),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => \^q\(8),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(9),
      Q => \^q\(9),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(10),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(11),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(8),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(9),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(10),
      Q => wr_pntr_plus2(10),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(11),
      Q => wr_pntr_plus2(11),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => wr_pntr_plus2(1),
      S => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => wr_pntr_plus2(2),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => wr_pntr_plus2(3),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => wr_pntr_plus2(4),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => wr_pntr_plus2(5),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => wr_pntr_plus2(6),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => wr_pntr_plus2(7),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(8),
      Q => wr_pntr_plus2(8),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(9),
      Q => wr_pntr_plus2(9),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => wr_pntr_plus2(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => wr_pntr_plus2(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => wr_pntr_plus2(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => wr_pntr_plus2(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_2(4)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_reg[11]\(10),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I3 => \gc0.count_reg[11]\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => p_12_out(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => wr_pntr_plus2(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_2(5)
    );
\gmux.gm[5].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => ram_empty_i_reg_4
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus2(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__1\(8 downto 1),
      S(7 downto 0) => wr_pntr_plus2(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__1\(11 downto 9),
      S(7 downto 3) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2 downto 0) => wr_pntr_plus2(11 downto 9)
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => S(7)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => S(6)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => S(5)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => S(4)
    );
plusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => S(3)
    );
plusOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => S(2)
    );
plusOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => S(1)
    );
plusOp_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_pf_ss is
  port (
    prog_full : out STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_pf_ss : entity is "wr_pf_ss";
end bd_7fd4_rx_0_wr_pf_ss;

architecture STRUCTURE of bd_7fd4_rx_0_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  prog_full <= \^prog_full\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(10),
      Q => diff_pntr_pad(10),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(11),
      Q => diff_pntr_pad(11),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(12),
      Q => diff_pntr_pad(12),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => srst_full_ff_i
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF1000"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => \gpfs.prog_full_i_i_2_n_0\,
      I2 => \gpfs.prog_full_i_i_3_n_0\,
      I3 => ram_wr_en_i,
      I4 => \^prog_full\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(5),
      I4 => diff_pntr_pad(6),
      I5 => diff_pntr_pad(7),
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(12),
      I2 => diff_pntr_pad(11),
      I3 => diff_pntr_pad(10),
      I4 => diff_pntr_pad(8),
      I5 => diff_pntr_pad(9),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^prog_full\,
      R => srst_full_ff_i
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_7_out,
      Q => ram_rd_en_i,
      R => srst_full_ff_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => srst_full_ff_i
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ram_full_fb_i_reg,
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => plusOp(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 4) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => Q(10 downto 8),
      O(7 downto 4) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => plusOp(12 downto 9),
      S(7 downto 4) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 4),
      S(3 downto 0) => \gcc0.gc1.gsym.count_d1_reg[11]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_status_flags_as : entity is "wr_status_flags_as";
end bd_7fd4_rx_0_wr_status_flags_as;

architecture STRUCTURE of bd_7fd4_rx_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_status_flags_as_9 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_status_flags_as_9 : entity is "wr_status_flags_as";
end bd_7fd4_rx_0_wr_status_flags_as_9;

architecture STRUCTURE of bd_7fd4_rx_0_wr_status_flags_as_9 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end bd_7fd4_rx_0_wr_status_flags_ss;

architecture STRUCTURE of bd_7fd4_rx_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_status_flags_ss_17 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_status_flags_ss_17 : entity is "wr_status_flags_ss";
end bd_7fd4_rx_0_wr_status_flags_ss_17;

architecture STRUCTURE of bd_7fd4_rx_0_wr_status_flags_ss_17 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_status_flags_ss_26 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_status_flags_ss_26 : entity is "wr_status_flags_ss";
end bd_7fd4_rx_0_wr_status_flags_ss_26;

architecture STRUCTURE of bd_7fd4_rx_0_wr_status_flags_ss_26 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_status_flags_ss_35 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_status_flags_ss_35 : entity is "wr_status_flags_ss";
end bd_7fd4_rx_0_wr_status_flags_ss_35;

architecture STRUCTURE of bd_7fd4_rx_0_wr_status_flags_ss_35 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_array_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_array_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_xpm_cdc_array_single : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_7fd4_rx_0_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_7fd4_rx_0_xpm_cdc_array_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of bd_7fd4_rx_0_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_7fd4_rx_0_xpm_cdc_array_single : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_7fd4_rx_0_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_7fd4_rx_0_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end bd_7fd4_rx_0_xpm_cdc_array_single;

architecture STRUCTURE of bd_7fd4_rx_0_xpm_cdc_array_single is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__1\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__2\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 21 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 22;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__3\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__13\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__14\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__15\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__16\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__17\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__18\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__19\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__20\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__21\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__22\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__4\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__23\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__24\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__5\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__6\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__7\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__8\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__9\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__10\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__11\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__12\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "ARRAY_SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__102\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__103\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is "ARRAY_SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__94\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__95\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is "ARRAY_SINGLE";
end \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__96\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__97\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_xpm_cdc_handshake : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_7fd4_rx_0_xpm_cdc_handshake : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_7fd4_rx_0_xpm_cdc_handshake : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_7fd4_rx_0_xpm_cdc_handshake : entity is "HANDSHAKE";
end bd_7fd4_rx_0_xpm_cdc_handshake;

architecture STRUCTURE of bd_7fd4_rx_0_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__70\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__69\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__31\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__30\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 24;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(23 downto 0) <= dest_hsdata_ff(23 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__105\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__104\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__52\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__51\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__88\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__87\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__90\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__89\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__54\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__53\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__92\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__91\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__56\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__55\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__58\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__57\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__60\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__59\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__62\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__61\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__64\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__63\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__66\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__65\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__72\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__71\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__68\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__67\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__74\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__73\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__76\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__75\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__78\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__77\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__80\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__79\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__82\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__81\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__84\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__83\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "HANDSHAKE";
end \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__86\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__85\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_pulse : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_7fd4_rx_0_xpm_cdc_pulse : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_xpm_cdc_pulse : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_7fd4_rx_0_xpm_cdc_pulse : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of bd_7fd4_rx_0_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_7fd4_rx_0_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_7fd4_rx_0_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_7fd4_rx_0_xpm_cdc_pulse : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_7fd4_rx_0_xpm_cdc_pulse : entity is "PULSE";
end bd_7fd4_rx_0_xpm_cdc_pulse;

architecture STRUCTURE of bd_7fd4_rx_0_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair156";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.bd_7fd4_rx_0_xpm_cdc_single
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "PULSE";
end \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair112";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__32\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "PULSE";
end \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair153";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__108\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "PULSE";
end \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair154";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__109\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "PULSE";
end \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\;

architecture STRUCTURE of \bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair155";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_single__110\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end bd_7fd4_rx_0_blk_mem_gen_prim_width;

architecture STRUCTURE of bd_7fd4_rx_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.bd_7fd4_rx_0_blk_mem_gen_prim_wrapper
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_clk_x_pntrs is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_clk_x_pntrs : entity is "clk_x_pntrs";
end bd_7fd4_rx_0_clk_x_pntrs;

architecture STRUCTURE of bd_7fd4_rx_0_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(1 downto 0) <= \^rd_pntr_wr\(1 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => ram_empty_i_i_2_n_0,
      I3 => ram_empty_fb_i_reg_0,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => \^wr_pntr_rd\(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^wr_pntr_rd\(1),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      I2 => \^wr_pntr_rd\(3),
      I3 => \gc0.count_d1_reg[4]\(4),
      O => ram_empty_i_i_4_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_reg[3]\(0),
      I2 => ram_full_i_i_2_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => \gic0.gc0.count_d1_reg[3]\,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gic0.gc0.count_reg[3]\(3),
      I2 => p_25_out(2),
      I3 => \gic0.gc0.count_reg[3]\(2),
      I4 => \gic0.gc0.count_reg[3]\(1),
      I5 => p_25_out(1),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => \gic0.gc0.count_d1_reg[2]\(2),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_d1_reg[2]\(1),
      I4 => \gic0.gc0.count_d1_reg[2]\(0),
      I5 => p_25_out(0),
      O => ram_full_i_i_5_n_0
    );
rd_pntr_cdc_inst: entity work.bd_7fd4_rx_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 3) => \^rd_pntr_wr\(1 downto 0),
      dest_out_bin(2 downto 0) => p_25_out(2 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4) => \^wr_pntr_rd\(3),
      dest_out_bin(3) => p_24_out(3),
      dest_out_bin(2 downto 0) => \^wr_pntr_rd\(2 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_clk_x_pntrs__xdcDup__1\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \bd_7fd4_rx_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_clk_x_pntrs__xdcDup__1\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(1 downto 0) <= \^rd_pntr_wr\(1 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => ram_empty_i_i_2_n_0,
      I3 => ram_empty_fb_i_reg_0,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => \^wr_pntr_rd\(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^wr_pntr_rd\(1),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      I2 => \^wr_pntr_rd\(3),
      I3 => \gc0.count_d1_reg[4]\(4),
      O => ram_empty_i_i_4_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_reg[3]\(0),
      I2 => ram_full_i_i_2_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => \gic0.gc0.count_d1_reg[3]\,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gic0.gc0.count_reg[3]\(3),
      I2 => p_25_out(2),
      I3 => \gic0.gc0.count_reg[3]\(2),
      I4 => \gic0.gc0.count_reg[3]\(1),
      I5 => p_25_out(1),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => \gic0.gc0.count_d1_reg[2]\(2),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_d1_reg[2]\(1),
      I4 => \gic0.gc0.count_d1_reg[2]\(0),
      I5 => p_25_out(0),
      O => ram_full_i_i_5_n_0
    );
rd_pntr_cdc_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_gray__3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 3) => \^rd_pntr_wr\(1 downto 0),
      dest_out_bin(2 downto 0) => p_25_out(2 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\bd_7fd4_rx_0_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4) => \^wr_pntr_rd\(3),
      dest_out_bin(3) => p_24_out(3),
      dest_out_bin(2 downto 0) => \^wr_pntr_rd\(2 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_dc_ss_fwft is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_dc_ss_fwft : entity is "dc_ss_fwft";
end bd_7fd4_rx_0_dc_ss_fwft;

architecture STRUCTURE of bd_7fd4_rx_0_dc_ss_fwft is
begin
dc: entity work.bd_7fd4_rx_0_updn_cntr
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_memory : entity is "memory";
end bd_7fd4_rx_0_memory;

architecture STRUCTURE of bd_7fd4_rx_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_7fd4_rx_0_dmem
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_memory_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_memory_15 : entity is "memory";
end bd_7fd4_rx_0_memory_15;

architecture STRUCTURE of bd_7fd4_rx_0_memory_15 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_7fd4_rx_0_dmem_16
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_memory_24 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_memory_24 : entity is "memory";
end bd_7fd4_rx_0_memory_24;

architecture STRUCTURE of bd_7fd4_rx_0_memory_24 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_7fd4_rx_0_dmem_25
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_memory_33 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_memory_33 : entity is "memory";
end bd_7fd4_rx_0_memory_33;

architecture STRUCTURE of bd_7fd4_rx_0_memory_33 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_7fd4_rx_0_dmem_34
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_memory__parameterized0\ : entity is "memory";
end \bd_7fd4_rx_0_memory__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_memory__parameterized0\ is
begin
\gdm.dm_gen.dm\: entity work.\bd_7fd4_rx_0_dmem__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_memory__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_memory__parameterized2\ : entity is "memory";
end \bd_7fd4_rx_0_memory__parameterized2\;

architecture STRUCTURE of \bd_7fd4_rx_0_memory__parameterized2\ is
begin
\gdm.dm_gen.dm\: entity work.\bd_7fd4_rx_0_dmem__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      count_d2(4 downto 0) => count_d2(4 downto 0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc is
  port (
    crc_done : out STD_LOGIC;
    crc_start_d1 : out STD_LOGIC;
    \exp_crc_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : out STD_LOGIC;
    \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    crc_en : in STD_LOGIC;
    crc_start : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstn_i : in STD_LOGIC;
    \cur_lp_vc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_start_d1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \crc_p_value_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    core_men_r2c : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    lp_wc0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc : entity is "mipi_csi2_rx_ctrl_v1_0_6_crc";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc is
  signal \CSI_OPT1_OFF.crc_32b_i_n_4\ : STD_LOGIC;
  signal aresetn_d1 : STD_LOGIC;
  signal aresetn_d2 : STD_LOGIC;
  signal c_data : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal c_en : STD_LOGIC;
  signal \^crc_start_d1\ : STD_LOGIC;
  signal exp_crc_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exp_crc_i_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rstart : STD_LOGIC;
begin
  crc_start_d1 <= \^crc_start_d1\;
  \exp_crc_i_reg[15]_0\(15 downto 0) <= \^exp_crc_i_reg[15]_0\(15 downto 0);
\CSI_OPT1_OFF.crc_32b_i\: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0
     port map (
      \ERR_FRAME_DATA[0].errframedata_reg[0]\ => \ERR_FRAME_DATA[0].errframedata_reg[0]\,
      \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ => \ERR_FRAME_DATA[0].errframedata_reg[0]_0\,
      Q(15 downto 0) => c_data(31 downto 16),
      SR(0) => SR(0),
      aresetn_d1 => aresetn_d1,
      aresetn_d2 => aresetn_d2,
      \c_data_reg[0]\ => \^exp_crc_i_reg[15]_0\(0),
      \c_data_reg[15]\(12 downto 3) => \^exp_crc_i_reg[15]_0\(15 downto 6),
      \c_data_reg[15]\(2 downto 0) => \^exp_crc_i_reg[15]_0\(4 downto 2),
      \c_data_reg[1]\ => \^exp_crc_i_reg[15]_0\(1),
      \c_data_reg[5]\ => \^exp_crc_i_reg[15]_0\(5),
      c_en => c_en,
      core_men_r2c => core_men_r2c,
      crc_blk_sel(3 downto 0) => crc_blk_sel(3 downto 0),
      crc_rst => crc_rst,
      crc_start_d1 => \^crc_start_d1\,
      \cur_lp_vc_reg[1]\(0) => \cur_lp_vc_reg[1]\(0),
      dout(15 downto 0) => dout(15 downto 0),
      \exp_crc_i_reg[15]\(15 downto 0) => exp_crc_i(15 downto 0),
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      reg_status(0) => reg_status(0),
      rstart => rstart,
      rstart_reg => crc_done,
      rstart_reg_0 => \CSI_OPT1_OFF.crc_32b_i_n_4\,
      rstn_i => rstn_i
    );
aresetn_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_aresetn,
      Q => aresetn_d1,
      R => '0'
    );
aresetn_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => aresetn_d1,
      Q => aresetn_d2,
      R => SR(0)
    );
\c_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(0),
      Q => \^exp_crc_i_reg[15]_0\(0),
      R => SR(0)
    );
\c_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(10),
      Q => \^exp_crc_i_reg[15]_0\(10),
      R => SR(0)
    );
\c_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(11),
      Q => \^exp_crc_i_reg[15]_0\(11),
      R => SR(0)
    );
\c_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(12),
      Q => \^exp_crc_i_reg[15]_0\(12),
      R => SR(0)
    );
\c_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(13),
      Q => \^exp_crc_i_reg[15]_0\(13),
      R => SR(0)
    );
\c_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(14),
      Q => \^exp_crc_i_reg[15]_0\(14),
      R => SR(0)
    );
\c_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(15),
      Q => \^exp_crc_i_reg[15]_0\(15),
      R => SR(0)
    );
\c_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(16),
      Q => c_data(16),
      R => SR(0)
    );
\c_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(17),
      Q => c_data(17),
      R => SR(0)
    );
\c_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(18),
      Q => c_data(18),
      R => SR(0)
    );
\c_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(19),
      Q => c_data(19),
      R => SR(0)
    );
\c_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(1),
      Q => \^exp_crc_i_reg[15]_0\(1),
      R => SR(0)
    );
\c_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(20),
      Q => c_data(20),
      R => SR(0)
    );
\c_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(21),
      Q => c_data(21),
      R => SR(0)
    );
\c_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(22),
      Q => c_data(22),
      R => SR(0)
    );
\c_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(23),
      Q => c_data(23),
      R => SR(0)
    );
\c_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(24),
      Q => c_data(24),
      R => SR(0)
    );
\c_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(25),
      Q => c_data(25),
      R => SR(0)
    );
\c_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(26),
      Q => c_data(26),
      R => SR(0)
    );
\c_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(27),
      Q => c_data(27),
      R => SR(0)
    );
\c_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(28),
      Q => c_data(28),
      R => SR(0)
    );
\c_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(29),
      Q => c_data(29),
      R => SR(0)
    );
\c_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(2),
      Q => \^exp_crc_i_reg[15]_0\(2),
      R => SR(0)
    );
\c_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(30),
      Q => c_data(30),
      R => SR(0)
    );
\c_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(31),
      Q => c_data(31),
      R => SR(0)
    );
\c_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(3),
      Q => \^exp_crc_i_reg[15]_0\(3),
      R => SR(0)
    );
\c_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(4),
      Q => \^exp_crc_i_reg[15]_0\(4),
      R => SR(0)
    );
\c_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(5),
      Q => \^exp_crc_i_reg[15]_0\(5),
      R => SR(0)
    );
\c_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(6),
      Q => \^exp_crc_i_reg[15]_0\(6),
      R => SR(0)
    );
\c_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(7),
      Q => \^exp_crc_i_reg[15]_0\(7),
      R => SR(0)
    );
\c_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(8),
      Q => \^exp_crc_i_reg[15]_0\(8),
      R => SR(0)
    );
\c_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(9),
      Q => \^exp_crc_i_reg[15]_0\(9),
      R => SR(0)
    );
c_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_en,
      Q => c_en,
      R => SR(0)
    );
crc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_start,
      Q => \^crc_start_d1\,
      R => SR(0)
    );
\data_p_strb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      S => SR(0)
    );
\data_p_strb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      S => SR(0)
    );
\exp_crc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(0),
      Q => exp_crc_i(0),
      R => SR(0)
    );
\exp_crc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(10),
      Q => exp_crc_i(10),
      R => SR(0)
    );
\exp_crc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(11),
      Q => exp_crc_i(11),
      R => SR(0)
    );
\exp_crc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(12),
      Q => exp_crc_i(12),
      R => SR(0)
    );
\exp_crc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(13),
      Q => exp_crc_i(13),
      R => SR(0)
    );
\exp_crc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(14),
      Q => exp_crc_i(14),
      R => SR(0)
    );
\exp_crc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(15),
      Q => exp_crc_i(15),
      R => SR(0)
    );
\exp_crc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(1),
      Q => exp_crc_i(1),
      R => SR(0)
    );
\exp_crc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(2),
      Q => exp_crc_i(2),
      R => SR(0)
    );
\exp_crc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(3),
      Q => exp_crc_i(3),
      R => SR(0)
    );
\exp_crc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(4),
      Q => exp_crc_i(4),
      R => SR(0)
    );
\exp_crc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(5),
      Q => exp_crc_i(5),
      R => SR(0)
    );
\exp_crc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(6),
      Q => exp_crc_i(6),
      R => SR(0)
    );
\exp_crc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(7),
      Q => exp_crc_i(7),
      R => SR(0)
    );
\exp_crc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(8),
      Q => exp_crc_i(8),
      R => SR(0)
    );
\exp_crc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(9),
      Q => exp_crc_i(9),
      R => SR(0)
    );
rstart_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \CSI_OPT1_OFF.crc_32b_i_n_4\,
      Q => rstart,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_logic : entity is "rd_logic";
end bd_7fd4_rx_0_rd_logic;

architecture STRUCTURE of bd_7fd4_rx_0_rd_logic is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_7fd4_rx_0_rd_fwft
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_7fd4_rx_0_rd_status_flags_ss
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_7fd4_rx_0_rd_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_logic_13 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_logic_13 : entity is "rd_logic";
end bd_7fd4_rx_0_rd_logic_13;

architecture STRUCTURE of bd_7fd4_rx_0_rd_logic_13 is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_7fd4_rx_0_rd_fwft_19
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_7fd4_rx_0_rd_status_flags_ss_20
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_7fd4_rx_0_rd_bin_cntr_21
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_logic_22 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_logic_22 : entity is "rd_logic";
end bd_7fd4_rx_0_rd_logic_22;

architecture STRUCTURE of bd_7fd4_rx_0_rd_logic_22 is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_7fd4_rx_0_rd_fwft_28
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_7fd4_rx_0_rd_status_flags_ss_29
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_7fd4_rx_0_rd_bin_cntr_30
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_rd_logic_31 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_rd_logic_31 : entity is "rd_logic";
end bd_7fd4_rx_0_rd_logic_31;

architecture STRUCTURE of bd_7fd4_rx_0_rd_logic_31 is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_7fd4_rx_0_rd_fwft_37
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_7fd4_rx_0_rd_status_flags_ss_38
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_7fd4_rx_0_rd_bin_cntr_39
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \bd_7fd4_rx_0_rd_logic__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gras.rsts\: entity work.bd_7fd4_rx_0_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      empty => empty,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\bd_7fd4_rx_0_rd_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(2 downto 0) => WR_PNTR_RD(2 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_clk => rd_clk,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_logic__parameterized0_7\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_logic__parameterized0_7\ : entity is "rd_logic";
end \bd_7fd4_rx_0_rd_logic__parameterized0_7\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_logic__parameterized0_7\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gras.rsts\: entity work.bd_7fd4_rx_0_rd_status_flags_as_11
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      empty => empty,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\bd_7fd4_rx_0_rd_bin_cntr__parameterized0_12\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(2 downto 0) => WR_PNTR_RD(2 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_clk => rd_clk,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[0]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[4]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \bd_7fd4_rx_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\bd_7fd4_rx_0_compare__parameterized1_5\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gcc0.gc1.gsym.count_d2_reg[0]\ => \gcc0.gc1.gsym.count_d2_reg[0]\,
      \gcc0.gc1.gsym.count_d2_reg[10]\ => \gcc0.gc1.gsym.count_d2_reg[10]\,
      \gcc0.gc1.gsym.count_d2_reg[2]\ => \gcc0.gc1.gsym.count_d2_reg[2]\,
      \gcc0.gc1.gsym.count_d2_reg[4]\ => \gcc0.gc1.gsym.count_d2_reg[4]\,
      \gcc0.gc1.gsym.count_d2_reg[6]\ => \gcc0.gc1.gsym.count_d2_reg[6]\,
      \gcc0.gc1.gsym.count_d2_reg[8]\ => \gcc0.gc1.gsym.count_d2_reg[8]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_en => wr_en
    );
c2: entity work.\bd_7fd4_rx_0_compare__parameterized1_6\
     port map (
      comp1 => comp1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      S => srst_full_ff_i
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      S => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end bd_7fd4_rx_0_reset_blk_ramfifo;

architecture STRUCTURE of bd_7fd4_rx_0_reset_blk_ramfifo is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__8\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.bd_7fd4_rx_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__11\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__10\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized0__3\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__9\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized1\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized1\ : entity is "reset_blk_ramfifo";
end \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_reset_blk_ramfifo__parameterized1\ is
begin
\g8serrst.usrst_inst\: entity work.bd_7fd4_rx_0_bram_fifo_rstlogic
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__1\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__5\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__2\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__6\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__3\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__7\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_logic is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_logic : entity is "wr_logic";
end bd_7fd4_rx_0_wr_logic;

architecture STRUCTURE of bd_7fd4_rx_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_7fd4_rx_0_wr_status_flags_ss
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_7fd4_rx_0_wr_bin_cntr
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_logic_14 is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_logic_14 : entity is "wr_logic";
end bd_7fd4_rx_0_wr_logic_14;

architecture STRUCTURE of bd_7fd4_rx_0_wr_logic_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_7fd4_rx_0_wr_status_flags_ss_17
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_7fd4_rx_0_wr_bin_cntr_18
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_logic_23 is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_logic_23 : entity is "wr_logic";
end bd_7fd4_rx_0_wr_logic_23;

architecture STRUCTURE of bd_7fd4_rx_0_wr_logic_23 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_7fd4_rx_0_wr_status_flags_ss_26
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_7fd4_rx_0_wr_bin_cntr_27
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_wr_logic_32 is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_wr_logic_32 : entity is "wr_logic";
end bd_7fd4_rx_0_wr_logic_32;

architecture STRUCTURE of bd_7fd4_rx_0_wr_logic_32 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_7fd4_rx_0_wr_status_flags_ss_35
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_7fd4_rx_0_wr_bin_cntr_36
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \bd_7fd4_rx_0_wr_logic__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.bd_7fd4_rx_0_wr_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(4),
      RD_PNTR_WR(0) => RD_PNTR_WR(1),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      full => full,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\bd_7fd4_rx_0_wr_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => wr_pntr_plus2(4),
      Q(3 downto 0) => Q(3 downto 0),
      RD_PNTR_WR(1 downto 0) => RD_PNTR_WR(1 downto 0),
      \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) => \gic0.gc0.count_d2_reg[2]\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_logic__parameterized0_8\ is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_logic__parameterized0_8\ : entity is "wr_logic";
end \bd_7fd4_rx_0_wr_logic__parameterized0_8\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_logic__parameterized0_8\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.bd_7fd4_rx_0_wr_status_flags_as_9
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(4),
      RD_PNTR_WR(0) => RD_PNTR_WR(1),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      full => full,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\bd_7fd4_rx_0_wr_bin_cntr__parameterized0_10\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => wr_pntr_plus2(4),
      Q(3 downto 0) => Q(3 downto 0),
      RD_PNTR_WR(1 downto 0) => RD_PNTR_WR(1 downto 0),
      \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) => \gic0.gc0.count_d2_reg[2]\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \bd_7fd4_rx_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_status_flags_ss__parameterized0\ is
  signal c1_n_1 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gaf.c2_n_0\ : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of \gaf.gaf0.ram_afull_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gaf.gaf0.ram_afull_i_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  almost_full <= ram_afull_i;
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\bd_7fd4_rx_0_compare__parameterized1\
     port map (
      comp0 => comp0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.\bd_7fd4_rx_0_compare__parameterized1_3\
     port map (
      comp0 => comp0,
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_fb_i_reg => c1_n_1,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      wr_en => wr_en
    );
\gaf.c2\: entity work.\bd_7fd4_rx_0_compare__parameterized1_4\
     port map (
      almost_full => ram_afull_i,
      comp1 => comp1,
      \gaf.gaf0.ram_afull_i_reg\ => \gaf.c2_n_0\,
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      v1_reg_1(5 downto 0) => v1_reg_1(5 downto 0),
      wr_en => wr_en
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gaf.c2_n_0\,
      Q => ram_afull_i,
      R => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_1,
      Q => ram_full_fb_i,
      R => srst_full_ff_i
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_1,
      Q => ram_full_i,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end bd_7fd4_rx_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bd_7fd4_rx_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.bd_7fd4_rx_0_blk_mem_gen_prim_width
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[1].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(17 downto 9),
      dout(8 downto 0) => dout(17 downto 9),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[2].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(26 downto 18),
      dout(8 downto 0) => dout(26 downto 18),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[3].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(35 downto 27),
      dout(8 downto 0) => dout(35 downto 27),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[4].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(44 downto 36),
      dout(8 downto 0) => dout(44 downto 36),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[5].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(53 downto 45),
      dout(8 downto 0) => dout(53 downto 45),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[6].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(62 downto 54),
      dout(8 downto 0) => dout(62 downto 54),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[7].ram.r\: entity work.\bd_7fd4_rx_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(4 downto 0) => din(67 downto 63),
      dout(4 downto 0) => dout(67 downto 63),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end bd_7fd4_rx_0_fifo_generator_ramfifo;

architecture STRUCTURE of bd_7fd4_rx_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_7fd4_rx_0_rd_logic
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_7fd4_rx_0_wr_logic
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_7fd4_rx_0_memory
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.bd_7fd4_rx_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AR(0) <= \^ar\(0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.\bd_7fd4_rx_0_clk_x_pntrs__xdcDup__1\
     port map (
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d1_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      \gic0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \gic0.gc0.count_reg[3]\(3 downto 0) => wr_pntr_plus2(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_7fd4_rx_0_rd_logic__parameterized0_7\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      empty => empty,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_7fd4_rx_0_wr_logic__parameterized0_8\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(3 downto 0) => wr_pntr_plus2(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      full => full,
      \gic0.gc0.count_d2_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_7fd4_rx_0_memory__parameterized0\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      EN => p_20_out,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^ar\(0),
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized2\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AR(0) <= \^ar\(0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.bd_7fd4_rx_0_clk_x_pntrs
     port map (
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d1_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      \gic0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \gic0.gc0.count_reg[3]\(3 downto 0) => wr_pntr_plus2(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_7fd4_rx_0_rd_logic__parameterized0\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      empty => empty,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_7fd4_rx_0_wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(3 downto 0) => wr_pntr_plus2(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      full => full,
      \gic0.gc0.count_d2_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_7fd4_rx_0_memory__parameterized2\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      EN => p_20_out,
      count_d2(4 downto 0) => p_13_out(4 downto 0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\bd_7fd4_rx_0_reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^ar\(0),
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_7fd4_rx_0_rd_logic_31
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_7fd4_rx_0_wr_logic_32
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_7fd4_rx_0_memory_33
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__2\ : entity is "fifo_generator_ramfifo";
end \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__2\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_7fd4_rx_0_rd_logic_22
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_7fd4_rx_0_wr_logic_23
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_7fd4_rx_0_memory_24
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__3\ : entity is "fifo_generator_ramfifo";
end \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__3\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_7fd4_rx_0_rd_logic_13
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_7fd4_rx_0_wr_logic_14
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_7fd4_rx_0_memory_15
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_7fd4_rx_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_pulse : out STD_LOGIC;
    lx_info_all : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    isr_0 : out STD_LOGIC;
    p_0_in19_in : out STD_LOGIC;
    p_0_in14_in : out STD_LOGIC;
    p_0_in13_in : out STD_LOGIC;
    p_0_in12_in : out STD_LOGIC;
    p_0_in11_in : out STD_LOGIC;
    p_0_in10_in : out STD_LOGIC;
    p_0_in9_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    interrupt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \isr_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    interrupt_0 : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wc_err : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_errcontrol : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    \gpr1.dout_i_reg[39]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_config_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prot_config_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \isr_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 21 downto 0 );
    wr2_isr : in STD_LOGIC;
    \ier_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \core_config_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aresetn : in STD_LOGIC;
    \errframedata_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : in STD_LOGIC;
    \ERR_FRAME_DATA[1].errframedata_reg[1]\ : in STD_LOGIC;
    \ERR_FRAME_DATA[2].errframedata_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    di_not_supported_i : in STD_LOGIC;
    diwc_valid : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pkt_valid : in STD_LOGIC;
    phecc_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc : entity is "mipi_csi2_rx_ctrl_v1_0_6_isr_cdc";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\ : STD_LOGIC;
  signal \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\ : STD_LOGIC;
  signal \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\ : STD_LOGIC;
  signal \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\ : STD_LOGIC;
  signal \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\ : STD_LOGIC;
  signal \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\ : STD_LOGIC;
  signal \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\ : STD_LOGIC;
  signal \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\ : STD_LOGIC;
  signal \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\ : STD_LOGIC;
  signal \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\ : STD_LOGIC;
  signal \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\ : STD_LOGIC;
  signal \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\ : STD_LOGIC;
  signal \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\ : STD_LOGIC;
  signal \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\ : STD_LOGIC;
  signal \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\ : STD_LOGIC;
  signal \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\ : STD_LOGIC;
  signal \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\ : STD_LOGIC;
  signal \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\ : STD_LOGIC;
  signal \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\ : STD_LOGIC;
  signal \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dest_pulse\ : STD_LOGIC;
  signal ecc_rcv : STD_LOGIC;
  signal ecc_send : STD_LOGIC;
  signal ecc_send_i_1_n_0 : STD_LOGIC;
  signal ecc_vld : STD_LOGIC;
  signal ecc_vld_i : STD_LOGIC;
  signal ecc_vld_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ecc_vld_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_vld_out[1]_i_1_n_0\ : STD_LOGIC;
  signal ecc_vld_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hsc2r_rcv_0 : STD_LOGIC;
  signal hsc2r_rcv_1 : STD_LOGIC;
  signal hsc2r_rcv_10 : STD_LOGIC;
  signal hsc2r_rcv_11 : STD_LOGIC;
  signal hsc2r_rcv_12 : STD_LOGIC;
  signal hsc2r_rcv_13 : STD_LOGIC;
  signal hsc2r_rcv_14 : STD_LOGIC;
  signal hsc2r_rcv_15 : STD_LOGIC;
  signal hsc2r_rcv_16 : STD_LOGIC;
  signal hsc2r_rcv_17 : STD_LOGIC;
  signal hsc2r_rcv_18 : STD_LOGIC;
  signal hsc2r_rcv_19 : STD_LOGIC;
  signal hsc2r_rcv_2 : STD_LOGIC;
  signal hsc2r_rcv_20 : STD_LOGIC;
  signal hsc2r_rcv_3 : STD_LOGIC;
  signal hsc2r_rcv_4 : STD_LOGIC;
  signal hsc2r_rcv_5 : STD_LOGIC;
  signal hsc2r_rcv_6 : STD_LOGIC;
  signal hsc2r_rcv_7 : STD_LOGIC;
  signal hsc2r_rcv_8 : STD_LOGIC;
  signal hsc2r_rcv_9 : STD_LOGIC;
  signal hsc2r_vld_i_0 : STD_LOGIC;
  signal hsc2r_vld_i_1 : STD_LOGIC;
  signal hsc2r_vld_i_10 : STD_LOGIC;
  signal hsc2r_vld_i_11 : STD_LOGIC;
  signal hsc2r_vld_i_12 : STD_LOGIC;
  signal hsc2r_vld_i_13 : STD_LOGIC;
  signal hsc2r_vld_i_14 : STD_LOGIC;
  signal hsc2r_vld_i_15 : STD_LOGIC;
  signal hsc2r_vld_i_16 : STD_LOGIC;
  signal hsc2r_vld_i_17 : STD_LOGIC;
  signal hsc2r_vld_i_18 : STD_LOGIC;
  signal hsc2r_vld_i_19 : STD_LOGIC;
  signal hsc2r_vld_i_2 : STD_LOGIC;
  signal hsc2r_vld_i_20 : STD_LOGIC;
  signal hsc2r_vld_i_3 : STD_LOGIC;
  signal hsc2r_vld_i_4 : STD_LOGIC;
  signal hsc2r_vld_i_5 : STD_LOGIC;
  signal hsc2r_vld_i_6 : STD_LOGIC;
  signal hsc2r_vld_i_7 : STD_LOGIC;
  signal hsc2r_vld_i_8 : STD_LOGIC;
  signal hsc2r_vld_i_9 : STD_LOGIC;
  signal \^isr_0\ : STD_LOGIC;
  signal isr_i : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal \isr_i[17]_i_2_n_0\ : STD_LOGIC;
  signal \^isr_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal isr_o : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \^lx_info_all\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in10_in\ : STD_LOGIC;
  signal \^p_0_in11_in\ : STD_LOGIC;
  signal \^p_0_in12_in\ : STD_LOGIC;
  signal \^p_0_in13_in\ : STD_LOGIC;
  signal \^p_0_in14_in\ : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal \^p_0_in19_in\ : STD_LOGIC;
  signal \^p_0_in9_in\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_62_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal s0_i : STD_LOGIC;
  signal s1_i : STD_LOGIC;
  signal s2_i : STD_LOGIC;
  signal \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_EXT_HSK of ecc_cdc : label is 0;
  attribute DEST_SYNC_FF of ecc_cdc : label is 2;
  attribute INIT_SYNC_FF of ecc_cdc : label is 0;
  attribute SIM_ASSERT_CHK of ecc_cdc : label is 0;
  attribute SRC_SYNC_FF of ecc_cdc : label is 2;
  attribute VERSION of ecc_cdc : label is 0;
  attribute WIDTH of ecc_cdc : label is 2;
  attribute XPM_CDC of ecc_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of ecc_cdc : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ecc_vld_out[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ecc_vld_out[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_10 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_11 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_17 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_18 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_20 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_22 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_23 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_24 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_25 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_7 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \isr_i[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \isr_i[14]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \isr_i[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \isr_i[16]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \isr_i[18]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \isr_i[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \isr_i[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \isr_i[22]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \isr_i[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \isr_i[31]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \isr_i[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \isr_i[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \isr_i[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \isr_i[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \isr_i[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \isr_i[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_axi_rdata[16]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \s_axi_rdata[4]_i_8\ : label is "soft_lutpair122";
  attribute DEST_SYNC_FF of xpm_array_single_05 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_05 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_05 : label is 1;
  attribute VERSION of xpm_array_single_05 : label is 0;
  attribute WIDTH of xpm_array_single_05 : label is 2;
  attribute XPM_CDC of xpm_array_single_05 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_pulse_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_pulse_02 : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of xpm_pulse_02 : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of xpm_pulse_02 : label is 1;
  attribute SIM_ASSERT_CHK of xpm_pulse_02 : label is 0;
  attribute VERSION of xpm_pulse_02 : label is 0;
  attribute XPM_CDC of xpm_pulse_02 : label is "PULSE";
  attribute XPM_MODULE of xpm_pulse_02 : label is "TRUE";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
  dest_pulse <= \^dest_pulse\;
  isr_0 <= \^isr_0\;
  \isr_i_reg[31]_0\(12 downto 0) <= \^isr_i_reg[31]_0\(12 downto 0);
  lx_info_all(15 downto 0) <= \^lx_info_all\(15 downto 0);
  p_0_in <= \^p_0_in\;
  p_0_in10_in <= \^p_0_in10_in\;
  p_0_in11_in <= \^p_0_in11_in\;
  p_0_in12_in <= \^p_0_in12_in\;
  p_0_in13_in <= \^p_0_in13_in\;
  p_0_in14_in <= \^p_0_in14_in\;
  p_0_in19_in <= \^p_0_in19_in\;
  p_0_in9_in <= \^p_0_in9_in\;
\HSC2R_CDC[0].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_0,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(0),
      src_rcv => hsc2r_rcv_0,
      src_send => \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\
    );
\HSC2R_CDC[0].hsc2r_send[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_0,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(0),
      I3 => \ERR_FRAME_DATA[0].errframedata_reg[0]\,
      I4 => \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\,
      O => p_62_out
    );
\HSC2R_CDC[0].hsc2r_send_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_62_out,
      Q => \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\,
      R => '0'
    );
\HSC2R_CDC[0].hsc2r_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_0,
      Q => \^isr_0\,
      R => SS(0)
    );
\HSC2R_CDC[10].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__2\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_10,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(10),
      src_rcv => hsc2r_rcv_10,
      src_send => \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\
    );
\HSC2R_CDC[10].hsc2r_send[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_10,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(10),
      I3 => \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\,
      O => p_32_out
    );
\HSC2R_CDC[10].hsc2r_send_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_32_out,
      Q => \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\,
      R => '0'
    );
\HSC2R_CDC[10].hsc2r_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_10,
      Q => \^p_0_in10_in\,
      R => SS(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__3\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_11,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(11),
      src_rcv => hsc2r_rcv_11,
      src_send => \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\
    );
\HSC2R_CDC[11].hsc2r_send[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_11,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(11),
      I3 => \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\,
      O => p_29_out
    );
\HSC2R_CDC[11].hsc2r_send_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_29_out,
      Q => \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\,
      R => '0'
    );
\HSC2R_CDC[11].hsc2r_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_11,
      Q => \^p_0_in9_in\,
      R => SS(0)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__4\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_12,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(12),
      src_rcv => hsc2r_rcv_12,
      src_send => \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\
    );
\HSC2R_CDC[12].hsc2r_send[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_12,
      I1 => m_axis_aresetn,
      I2 => dout(0),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\,
      O => p_26_out
    );
\HSC2R_CDC[12].hsc2r_send_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_26_out,
      Q => \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\,
      R => '0'
    );
\HSC2R_CDC[13].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__5\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_13,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(13),
      src_rcv => hsc2r_rcv_13,
      src_send => \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\
    );
\HSC2R_CDC[13].hsc2r_send[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_13,
      I1 => m_axis_aresetn,
      I2 => dout(1),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\,
      O => p_23_out
    );
\HSC2R_CDC[13].hsc2r_send_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_23_out,
      Q => \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\,
      R => '0'
    );
\HSC2R_CDC[14].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__6\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_14,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(14),
      src_rcv => hsc2r_rcv_14,
      src_send => \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\
    );
\HSC2R_CDC[14].hsc2r_send[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_14,
      I1 => m_axis_aresetn,
      I2 => dout(2),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\,
      O => p_20_out
    );
\HSC2R_CDC[14].hsc2r_send_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_20_out,
      Q => \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\,
      R => '0'
    );
\HSC2R_CDC[15].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__7\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_15,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(15),
      src_rcv => hsc2r_rcv_15,
      src_send => \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\
    );
\HSC2R_CDC[15].hsc2r_send[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_15,
      I1 => m_axis_aresetn,
      I2 => dout(3),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\,
      O => p_17_out
    );
\HSC2R_CDC[15].hsc2r_send_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_17_out,
      Q => \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\,
      R => '0'
    );
\HSC2R_CDC[16].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__8\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_16,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(16),
      src_rcv => hsc2r_rcv_16,
      src_send => \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\
    );
\HSC2R_CDC[16].hsc2r_send[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_16,
      I1 => m_axis_aresetn,
      I2 => dout(4),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\,
      O => p_14_out
    );
\HSC2R_CDC[16].hsc2r_send_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_14_out,
      Q => \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\,
      R => '0'
    );
\HSC2R_CDC[17].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__9\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_17,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(17),
      src_rcv => hsc2r_rcv_17,
      src_send => \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\
    );
\HSC2R_CDC[17].hsc2r_send[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_17,
      I1 => m_axis_aresetn,
      I2 => dout(5),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\,
      O => p_11_out
    );
\HSC2R_CDC[17].hsc2r_send_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_11_out,
      Q => \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\,
      R => '0'
    );
\HSC2R_CDC[18].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__10\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_18,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(18),
      src_rcv => hsc2r_rcv_18,
      src_send => \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\
    );
\HSC2R_CDC[18].hsc2r_send[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_18,
      I1 => m_axis_aresetn,
      I2 => dout(6),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\,
      O => p_8_out
    );
\HSC2R_CDC[18].hsc2r_send_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_8_out,
      Q => \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\,
      R => '0'
    );
\HSC2R_CDC[19].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__11\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_19,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(19),
      src_rcv => hsc2r_rcv_19,
      src_send => \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\
    );
\HSC2R_CDC[19].hsc2r_send[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_19,
      I1 => m_axis_aresetn,
      I2 => dout(7),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\,
      O => p_5_out
    );
\HSC2R_CDC[19].hsc2r_send_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_5_out,
      Q => \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\,
      R => '0'
    );
\HSC2R_CDC[1].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__12\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_1,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(1),
      src_rcv => hsc2r_rcv_1,
      src_send => \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\
    );
\HSC2R_CDC[1].hsc2r_send[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_1,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(1),
      I3 => \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\,
      O => p_59_out
    );
\HSC2R_CDC[1].hsc2r_send_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_59_out,
      Q => \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\,
      R => '0'
    );
\HSC2R_CDC[1].hsc2r_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_1,
      Q => \^p_0_in19_in\,
      R => SS(0)
    );
\HSC2R_CDC[20].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__13\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_20,
      src_clk => m_axis_aclk,
      src_in(0) => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\(0),
      src_rcv => hsc2r_rcv_20,
      src_send => \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\
    );
\HSC2R_CDC[20].hsc2r_send[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_20,
      I1 => m_axis_aresetn,
      I2 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\(0),
      I3 => \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\,
      O => p_2_out
    );
\HSC2R_CDC[20].hsc2r_send_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\,
      R => '0'
    );
\HSC2R_CDC[20].hsc2r_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_20,
      Q => \^p_0_in\,
      R => SS(0)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__14\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_2,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(2),
      src_rcv => hsc2r_rcv_2,
      src_send => \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\
    );
\HSC2R_CDC[2].hsc2r_send[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_2,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(1),
      I3 => \ERR_FRAME_DATA[1].errframedata_reg[1]\,
      I4 => \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\,
      O => p_56_out
    );
\HSC2R_CDC[2].hsc2r_send_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_56_out,
      Q => \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\,
      R => '0'
    );
\HSC2R_CDC[2].hsc2r_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_2,
      Q => p_0_in18_in,
      R => SS(0)
    );
\HSC2R_CDC[3].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__15\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_3,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(3),
      src_rcv => hsc2r_rcv_3,
      src_send => \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\
    );
\HSC2R_CDC[3].hsc2r_send[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_3,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(3),
      I3 => \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\,
      O => p_53_out
    );
\HSC2R_CDC[3].hsc2r_send_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_53_out,
      Q => \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\,
      R => '0'
    );
\HSC2R_CDC[3].hsc2r_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_3,
      Q => p_0_in17_in,
      R => SS(0)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__16\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_4,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(4),
      src_rcv => hsc2r_rcv_4,
      src_send => \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\
    );
\HSC2R_CDC[4].hsc2r_send[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_4,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(2),
      I3 => \ERR_FRAME_DATA[2].errframedata_reg[2]\,
      I4 => \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\,
      O => p_50_out
    );
\HSC2R_CDC[4].hsc2r_send_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_50_out,
      Q => \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\,
      R => '0'
    );
\HSC2R_CDC[4].hsc2r_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_4,
      Q => p_0_in16_in,
      R => SS(0)
    );
\HSC2R_CDC[5].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__17\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_5,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(5),
      src_rcv => hsc2r_rcv_5,
      src_send => \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\
    );
\HSC2R_CDC[5].hsc2r_send[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_5,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(5),
      I3 => \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\,
      O => p_47_out
    );
\HSC2R_CDC[5].hsc2r_send_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_47_out,
      Q => \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\,
      R => '0'
    );
\HSC2R_CDC[5].hsc2r_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_5,
      Q => p_0_in15_in,
      R => SS(0)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__18\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_6,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(6),
      src_rcv => hsc2r_rcv_6,
      src_send => \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\
    );
\HSC2R_CDC[6].hsc2r_send[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_6,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(3),
      I3 => p_0_in_0,
      I4 => \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\,
      O => p_44_out
    );
\HSC2R_CDC[6].hsc2r_send_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_44_out,
      Q => \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\,
      R => '0'
    );
\HSC2R_CDC[6].hsc2r_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_6,
      Q => \^p_0_in14_in\,
      R => SS(0)
    );
\HSC2R_CDC[7].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__19\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_7,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(7),
      src_rcv => hsc2r_rcv_7,
      src_send => \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\
    );
\HSC2R_CDC[7].hsc2r_send[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_7,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(7),
      I3 => \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\,
      O => p_41_out
    );
\HSC2R_CDC[7].hsc2r_send_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_41_out,
      Q => \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\,
      R => '0'
    );
\HSC2R_CDC[7].hsc2r_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_7,
      Q => \^p_0_in13_in\,
      R => SS(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc\: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__xdcDup__20\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_8,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(8),
      src_rcv => hsc2r_rcv_8,
      src_send => \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\
    );
\HSC2R_CDC[8].hsc2r_send[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => hsc2r_rcv_8,
      I1 => m_axis_aresetn,
      I2 => di_not_supported_i,
      I3 => diwc_valid,
      I4 => \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\,
      O => p_38_out
    );
\HSC2R_CDC[8].hsc2r_send_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_38_out,
      Q => \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\,
      R => '0'
    );
\HSC2R_CDC[8].hsc2r_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_8,
      Q => \^p_0_in12_in\,
      R => SS(0)
    );
\HSC2R_CDC[9].hsc2r_bus_cdc\: entity work.bd_7fd4_rx_0_xpm_cdc_handshake
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_9,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(9),
      src_rcv => hsc2r_rcv_9,
      src_send => \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\
    );
\HSC2R_CDC[9].hsc2r_send[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_9,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(9),
      I3 => \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\,
      O => p_35_out
    );
\HSC2R_CDC[9].hsc2r_send_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_35_out,
      Q => \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\,
      R => '0'
    );
\HSC2R_CDC[9].hsc2r_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_9,
      Q => \^p_0_in11_in\,
      R => SS(0)
    );
\PPI_CL_ASYNC[0].xpm_single_cl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__49\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^d\(0),
      src_clk => '0',
      src_in => cl_rxulpsclknot
    );
\PPI_CL_ASYNC[1].xpm_single_cl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__50\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^d\(1),
      src_clk => '0',
      src_in => cl_stopstate
    );
\PPI_DL_ASYNC[0].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__33\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(0),
      src_clk => '0',
      src_in => dl0_errcontrol
    );
\PPI_DL_ASYNC[10].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__43\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(10),
      src_clk => '0',
      src_in => dl2_rxulpmesc
    );
\PPI_DL_ASYNC[11].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__44\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(11),
      src_clk => '0',
      src_in => dl2_stopstate
    );
\PPI_DL_ASYNC[12].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__45\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(12),
      src_clk => '0',
      src_in => dl3_errcontrol
    );
\PPI_DL_ASYNC[13].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__46\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(13),
      src_clk => '0',
      src_in => dl3_erresc
    );
\PPI_DL_ASYNC[14].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__47\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(14),
      src_clk => '0',
      src_in => dl3_rxulpmesc
    );
\PPI_DL_ASYNC[15].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__48\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(15),
      src_clk => '0',
      src_in => dl3_stopstate
    );
\PPI_DL_ASYNC[1].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__34\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(1),
      src_clk => '0',
      src_in => dl0_erresc
    );
\PPI_DL_ASYNC[2].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__35\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(2),
      src_clk => '0',
      src_in => dl0_rxulpmesc
    );
\PPI_DL_ASYNC[3].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__36\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(3),
      src_clk => '0',
      src_in => dl0_stopstate
    );
\PPI_DL_ASYNC[4].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__37\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(4),
      src_clk => '0',
      src_in => dl1_errcontrol
    );
\PPI_DL_ASYNC[5].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__38\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(5),
      src_clk => '0',
      src_in => dl1_erresc
    );
\PPI_DL_ASYNC[6].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__39\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(6),
      src_clk => '0',
      src_in => dl1_rxulpmesc
    );
\PPI_DL_ASYNC[7].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__40\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(7),
      src_clk => '0',
      src_in => dl1_stopstate
    );
\PPI_DL_ASYNC[8].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__41\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(8),
      src_clk => '0',
      src_in => dl2_errcontrol
    );
\PPI_DL_ASYNC[9].xpm_single_dl_sb\: entity work.\bd_7fd4_rx_0_xpm_cdc_single__42\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(9),
      src_clk => '0',
      src_in => dl2_erresc
    );
ecc_cdc: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__parameterized0\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => ecc_vld_out_i(1 downto 0),
      dest_req => ecc_vld_i,
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => ecc_rcv,
      src_send => ecc_send
    );
ecc_send_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ecc_send,
      I1 => phecc_done,
      I2 => m_axis_aresetn,
      I3 => ecc_rcv,
      O => ecc_send_i_1_n_0
    );
ecc_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_send_i_1_n_0,
      Q => ecc_send,
      R => '0'
    );
\ecc_vld_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(0),
      O => \ecc_vld_out[0]_i_1_n_0\
    );
\ecc_vld_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(1),
      O => \ecc_vld_out[1]_i_1_n_0\
    );
\ecc_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[0]_i_1_n_0\,
      Q => ecc_vld_out(0),
      R => SS(0)
    );
\ecc_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[1]_i_1_n_0\,
      Q => ecc_vld_out(1),
      R => SS(0)
    );
ecc_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ecc_vld_i,
      Q => ecc_vld,
      R => SS(0)
    );
interrupt_INST_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in15_in,
      I2 => isr_i(5),
      O => interrupt(5)
    );
interrupt_INST_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in18_in,
      I2 => isr_i(2),
      O => interrupt(2)
    );
interrupt_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => ecc_vld,
      I2 => ecc_vld_out(1),
      I3 => isr_i(11),
      O => interrupt(9)
    );
interrupt_INST_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => ecc_vld,
      I2 => ecc_vld_out(0),
      I3 => isr_i(10),
      O => interrupt(8)
    );
interrupt_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => isr_o(9),
      I1 => \ier_reg[31]\(0),
      I2 => isr_o(31),
      I3 => \ier_reg[31]\(2),
      I4 => \ier_reg[31]\(1),
      I5 => isr_o(22),
      O => interrupt_0
    );
interrupt_INST_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^dest_out\(0),
      I2 => \^isr_i_reg[31]_0\(8),
      O => interrupt(14)
    );
interrupt_INST_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^dest_out\(1),
      I2 => \^isr_i_reg[31]_0\(10),
      O => interrupt(15)
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in14_in\,
      I2 => \^isr_i_reg[31]_0\(2),
      O => interrupt(6)
    );
interrupt_INST_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in19_in\,
      I2 => \^isr_i_reg[31]_0\(1),
      O => interrupt(1)
    );
interrupt_INST_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in12_in\,
      I2 => \^isr_i_reg[31]_0\(4),
      O => interrupt(7)
    );
interrupt_INST_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in11_in\,
      I2 => \^isr_i_reg[31]_0\(5),
      O => isr_o(9)
    );
interrupt_INST_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in\,
      I2 => \^isr_i_reg[31]_0\(12),
      O => isr_o(31)
    );
interrupt_INST_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^dest_pulse\,
      I2 => \^isr_i_reg[31]_0\(11),
      O => isr_o(22)
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => s0_i,
      I2 => isr_i(14),
      O => interrupt(10)
    );
interrupt_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^lx_info_all\(3),
      I2 => \isr_i[17]_i_2_n_0\,
      I3 => isr_i(17),
      O => interrupt(13)
    );
\isr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^isr_0\,
      I2 => \^isr_i_reg[31]_0\(0),
      I3 => wr2_isr,
      O => p_1_in(0)
    );
\isr_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0FFC0"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => ecc_vld,
      I2 => ecc_vld_out(0),
      I3 => isr_i(10),
      I4 => wr2_isr,
      O => p_1_in(10)
    );
\isr_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0FFC0"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => ecc_vld,
      I2 => ecc_vld_out(1),
      I3 => isr_i(11),
      I4 => wr2_isr,
      O => p_1_in(11)
    );
\isr_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^p_0_in10_in\,
      I2 => \^isr_i_reg[31]_0\(6),
      I3 => wr2_isr,
      O => p_1_in(12)
    );
\isr_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \^p_0_in9_in\,
      I2 => \^isr_i_reg[31]_0\(7),
      I3 => wr2_isr,
      O => p_1_in(13)
    );
\isr_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => s0_i,
      I2 => isr_i(14),
      I3 => wr2_isr,
      O => p_1_in(14)
    );
\isr_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(8),
      I1 => \^lx_info_all\(0),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(4),
      I5 => \^lx_info_all\(12),
      O => s0_i
    );
\isr_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => s1_i,
      I2 => isr_i(15),
      I3 => wr2_isr,
      O => p_1_in(15)
    );
\isr_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(9),
      I1 => \^lx_info_all\(1),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(5),
      I5 => \^lx_info_all\(13),
      O => s1_i
    );
\isr_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => s2_i,
      I2 => isr_i(16),
      I3 => wr2_isr,
      O => p_1_in(16)
    );
\isr_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(10),
      I1 => \^lx_info_all\(2),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(6),
      I5 => \^lx_info_all\(14),
      O => s2_i
    );
\isr_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFEE"
    )
        port map (
      I0 => \^lx_info_all\(3),
      I1 => \isr_i[17]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      I3 => isr_i(17),
      I4 => wr2_isr,
      O => p_1_in(17)
    );
\isr_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(11),
      I1 => \^d\(1),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(7),
      I5 => \^lx_info_all\(15),
      O => \isr_i[17]_i_2_n_0\
    );
\isr_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^dest_out\(0),
      I2 => \^isr_i_reg[31]_0\(8),
      I3 => wr2_isr,
      O => p_1_in(18)
    );
\isr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^p_0_in19_in\,
      I2 => \^isr_i_reg[31]_0\(1),
      I3 => wr2_isr,
      O => p_1_in(1)
    );
\isr_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^dest_out\(1),
      I2 => \^isr_i_reg[31]_0\(10),
      I3 => wr2_isr,
      O => p_1_in(20)
    );
\isr_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \^dest_pulse\,
      I2 => \^isr_i_reg[31]_0\(11),
      I3 => wr2_isr,
      O => p_1_in(22)
    );
\isr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => p_0_in18_in,
      I2 => isr_i(2),
      I3 => wr2_isr,
      O => p_1_in(2)
    );
\isr_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^p_0_in\,
      I2 => \^isr_i_reg[31]_0\(12),
      I3 => wr2_isr,
      O => p_1_in(31)
    );
\isr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_0_in17_in,
      I2 => isr_i(3),
      I3 => wr2_isr,
      O => p_1_in(3)
    );
\isr_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => p_0_in16_in,
      I2 => isr_i(4),
      I3 => wr2_isr,
      O => p_1_in(4)
    );
\isr_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => p_0_in15_in,
      I2 => isr_i(5),
      I3 => wr2_isr,
      O => p_1_in(5)
    );
\isr_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^p_0_in14_in\,
      I2 => \^isr_i_reg[31]_0\(2),
      I3 => wr2_isr,
      O => p_1_in(6)
    );
\isr_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^p_0_in13_in\,
      I2 => \^isr_i_reg[31]_0\(3),
      I3 => wr2_isr,
      O => p_1_in(7)
    );
\isr_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^p_0_in12_in\,
      I2 => \^isr_i_reg[31]_0\(4),
      I3 => wr2_isr,
      O => p_1_in(8)
    );
\isr_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^p_0_in11_in\,
      I2 => \^isr_i_reg[31]_0\(5),
      I3 => wr2_isr,
      O => p_1_in(9)
    );
\isr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => \^isr_i_reg[31]_0\(0),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => isr_i(10),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => isr_i(11),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => \^isr_i_reg[31]_0\(6),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => \^isr_i_reg[31]_0\(7),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => isr_i(14),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => isr_i(15),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => isr_i(16),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => isr_i(17),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => \^isr_i_reg[31]_0\(8),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \isr_i_reg[19]_0\(0),
      Q => \^isr_i_reg[31]_0\(9),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => \^isr_i_reg[31]_0\(1),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => \^isr_i_reg[31]_0\(10),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => \^isr_i_reg[31]_0\(11),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => isr_i(2),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(31),
      Q => \^isr_i_reg[31]_0\(12),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => isr_i(3),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => isr_i(4),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => isr_i(5),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => \^isr_i_reg[31]_0\(2),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => \^isr_i_reg[31]_0\(3),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => \^isr_i_reg[31]_0\(4),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => \^isr_i_reg[31]_0\(5),
      R => \core_config_reg[1]_0\(0)
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^isr_0\,
      I2 => \^isr_i_reg[31]_0\(0),
      O => interrupt(0)
    );
\s_axi_rdata[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => s1_i,
      I2 => isr_i(15),
      O => interrupt(11)
    );
\s_axi_rdata[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => s2_i,
      I2 => isr_i(16),
      O => interrupt(12)
    );
\s_axi_rdata[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in17_in,
      I2 => isr_i(3),
      O => interrupt(3)
    );
\s_axi_rdata[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in16_in,
      I2 => isr_i(4),
      O => interrupt(4)
    );
xpm_array_single_05: entity work.bd_7fd4_rx_0_xpm_cdc_array_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => src_in(1 downto 0)
    );
xpm_pulse_02: entity work.\bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__1\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => \^dest_pulse\,
      dest_rst => SS(0),
      src_clk => m_axis_aclk,
      src_pulse => wc_err,
      src_rst => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_rd_logic__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[0]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[4]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \bd_7fd4_rx_0_rd_logic__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_rd_logic__parameterized1\ is
  signal cntr_en : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
begin
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.bd_7fd4_rx_0_dc_ss_fwft
     port map (
      E(0) => cntr_en,
      Q(11 downto 0) => \count_reg[12]\(11 downto 0),
      clk => clk,
      \out\ => p_3_out,
      rd_en => rd_en,
      srst_full_ff_i => srst_full_ff_i
    );
\gr1.gr1_int.rfwft\: entity work.\bd_7fd4_rx_0_rd_fwft__parameterized0\
     port map (
      E(0) => cntr_en,
      clk => clk,
      empty => empty,
      \gc0.count_reg[11]\(0) => \^p_7_out\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\,
      \out\ => p_3_out,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => \out\,
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\grss.rsts\: entity work.\bd_7fd4_rx_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gcc0.gc1.gsym.count_d2_reg[0]\ => \gcc0.gc1.gsym.count_d2_reg[0]\,
      \gcc0.gc1.gsym.count_d2_reg[10]\ => \gcc0.gc1.gsym.count_d2_reg[10]\,
      \gcc0.gc1.gsym.count_d2_reg[2]\ => \gcc0.gc1.gsym.count_d2_reg[2]\,
      \gcc0.gc1.gsym.count_d2_reg[4]\ => \gcc0.gc1.gsym.count_d2_reg[4]\,
      \gcc0.gc1.gsym.count_d2_reg[6]\ => \gcc0.gc1.gsym.count_d2_reg[6]\,
      \gcc0.gc1.gsym.count_d2_reg[8]\ => \gcc0.gc1.gsym.count_d2_reg[8]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \out\,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\bd_7fd4_rx_0_rd_bin_cntr__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => \^p_7_out\,
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d1_reg[11]\ : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \bd_7fd4_rx_0_wr_logic__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_wr_logic__parameterized1\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gcc0.gc1.gsym.count_d1_reg[11]\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_19 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_20 : STD_LOGIC;
  signal wpntr_n_21 : STD_LOGIC;
  signal wpntr_n_22 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
begin
  \gcc0.gc1.gsym.count_d1_reg[11]\ <= \^gcc0.gc1.gsym.count_d1_reg[11]\;
\gwss.gpf.wrpf\: entity work.bd_7fd4_rx_0_wr_pf_ss
     port map (
      E(0) => \^gcc0.gc1.gsym.count_d1_reg[11]\,
      Q(10 downto 0) => p_12_out(10 downto 0),
      S(7) => wpntr_n_0,
      S(6) => wpntr_n_1,
      S(5) => wpntr_n_2,
      S(4) => wpntr_n_3,
      S(3) => wpntr_n_4,
      S(2) => wpntr_n_5,
      S(1) => wpntr_n_6,
      S(0) => wpntr_n_7,
      clk => clk,
      \gcc0.gc1.gsym.count_d1_reg[11]\(3) => wpntr_n_19,
      \gcc0.gc1.gsym.count_d1_reg[11]\(2) => wpntr_n_20,
      \gcc0.gc1.gsym.count_d1_reg[11]\(1) => wpntr_n_21,
      \gcc0.gc1.gsym.count_d1_reg[11]\(0) => wpntr_n_22,
      p_7_out => p_7_out,
      prog_full => prog_full,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst_full_ff_i => srst_full_ff_i
    );
\gwss.wsts\: entity work.\bd_7fd4_rx_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^gcc0.gc1.gsym.count_d1_reg[11]\,
      almost_full => almost_full,
      clk => clk,
      full => full,
      \out\ => \out\,
      p_7_out => p_7_out,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \gaf.c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\bd_7fd4_rx_0_wr_bin_cntr__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => Q(11 downto 0),
      E(0) => \^gcc0.gc1.gsym.count_d1_reg[11]\,
      Q(10 downto 0) => p_12_out(10 downto 0),
      S(7) => wpntr_n_0,
      S(6) => wpntr_n_1,
      S(5) => wpntr_n_2,
      S(4) => wpntr_n_3,
      S(3) => wpntr_n_4,
      S(2) => wpntr_n_5,
      S(1) => wpntr_n_6,
      S(0) => wpntr_n_7,
      clk => clk,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gc0.count_reg[11]\(11 downto 0) => \gc0.count_reg[11]\(11 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => wpntr_n_19,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => wpntr_n_20,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => wpntr_n_21,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => wpntr_n_22,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \c1/v1_reg\(5 downto 0),
      v1_reg_2(5 downto 0) => \gaf.c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end bd_7fd4_rx_0_blk_mem_gen_top;

architecture STRUCTURE of bd_7fd4_rx_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bd_7fd4_rx_0_blk_mem_gen_generic_cstr
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_fifo_generator_top : entity is "fifo_generator_top";
end bd_7fd4_rx_0_fifo_generator_top;

architecture STRUCTURE of bd_7fd4_rx_0_fifo_generator_top is
begin
\grf.rf\: entity work.bd_7fd4_rx_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_top__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \bd_7fd4_rx_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized0\
     port map (
      AR(0) => AR(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_top__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \bd_7fd4_rx_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized2\
     port map (
      AR(0) => AR(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_top__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \bd_7fd4_rx_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_top__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_top__xdcDup__2\ : entity is "fifo_generator_top";
end \bd_7fd4_rx_0_fifo_generator_top__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_top__xdcDup__2\ is
begin
\grf.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__2\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_top__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_top__xdcDup__3\ : entity is "fifo_generator_top";
end \bd_7fd4_rx_0_fifo_generator_top__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_top__xdcDup__3\ is
begin
\grf.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_ramfifo__xdcDup__3\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_blk_mem_gen_v8_4_0_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_blk_mem_gen_v8_4_0_synth : entity is "blk_mem_gen_v8_4_0_synth";
end bd_7fd4_rx_0_blk_mem_gen_v8_4_0_synth;

architecture STRUCTURE of bd_7fd4_rx_0_blk_mem_gen_v8_4_0_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bd_7fd4_rx_0_blk_mem_gen_top
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_fifo_generator_v13_2_0_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_fifo_generator_v13_2_0_synth : entity is "fifo_generator_v13_2_0_synth";
end bd_7fd4_rx_0_fifo_generator_v13_2_0_synth;

architecture STRUCTURE of bd_7fd4_rx_0_fifo_generator_v13_2_0_synth is
begin
\gconvfifo.rf\: entity work.bd_7fd4_rx_0_fifo_generator_top
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized0\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized0\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_top__parameterized0\
     port map (
      AR(0) => AR(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized2\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_top__parameterized2\
     port map (
      AR(0) => AR(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_top__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\ is
begin
\gconvfifo.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_top__xdcDup__2\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\ is
begin
\gconvfifo.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_top__xdcDup__3\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_blk_mem_gen_v8_4_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_blk_mem_gen_v8_4_0 : entity is "blk_mem_gen_v8_4_0";
end bd_7fd4_rx_0_blk_mem_gen_v8_4_0;

architecture STRUCTURE of bd_7fd4_rx_0_blk_mem_gen_v8_4_0 is
begin
inst_blk_mem_gen: entity work.bd_7fd4_rx_0_blk_mem_gen_v8_4_0_synth
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_fifo_generator_v13_2_0 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_fifo_generator_v13_2_0 : entity is "fifo_generator_v13_2_0";
end bd_7fd4_rx_0_fifo_generator_v13_2_0;

architecture STRUCTURE of bd_7fd4_rx_0_fifo_generator_v13_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.bd_7fd4_rx_0_fifo_generator_v13_2_0_synth
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 42;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 42;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "fifo_generator_v13_2_0";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized0\
     port map (
      AR(0) => rd_rst_busy,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "fifo_generator_v13_2_0";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized2\
     port map (
      AR(0) => rd_rst_busy,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "fifo_generator_v13_2_0";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "fifo_generator_v13_2_0";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "fifo_generator_v13_2_0";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.bd_7fd4_rx_0_fifo_generator_v13_2_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0__xdcDup__3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo1,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 42;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 42;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo2,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized5\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_memory__parameterized1\ : entity is "memory";
end \bd_7fd4_rx_0_memory__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_memory__parameterized1\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.bd_7fd4_rx_0_blk_mem_gen_v8_4_0
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_7fd4_rx_0_rd_logic__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      Q(11 downto 0) => rd_pntr_plus1(11 downto 0),
      clk => clk,
      \count_reg[12]\(11 downto 0) => data_count(11 downto 0),
      empty => empty,
      \gcc0.gc1.gsym.count_d2_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc1.gsym.count_d2_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc1.gsym.count_d2_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc1.gsym.count_d2_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc1.gsym.count_d2_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc1.gsym.count_d2_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_7fd4_rx_0_wr_logic__parameterized1\
     port map (
      Q(11 downto 0) => p_11_out(11 downto 0),
      almost_full => almost_full,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gc0.count_reg[11]\(11 downto 0) => rd_pntr_plus1(11 downto 0),
      \gcc0.gc1.gsym.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      prog_full => prog_full,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_23\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_25\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_26\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_28\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_25\,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_7fd4_rx_0_memory__parameterized1\
     port map (
      Q(11 downto 0) => p_11_out(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      mem_wen_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
rstblk: entity work.\bd_7fd4_rx_0_reset_blk_ramfifo__parameterized1\
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo is
  port (
    src_ff_reg : out STD_LOGIC;
    \isr_i_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rstn_i : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    diwc_corrected : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \isr_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr2_isr : in STD_LOGIC;
    \ier_reg[14]\ : in STD_LOGIC;
    \core_config_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ier_reg[20]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ier_reg[11]\ : in STD_LOGIC;
    \gie_reg[0]\ : in STD_LOGIC;
    \core_config_reg[1]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_addr_reg[3]\ : in STD_LOGIC;
    \rd_addr_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rd_addr_reg[3]_0\ : in STD_LOGIC;
    \rd_addr_reg[3]_1\ : in STD_LOGIC;
    \rd_addr_reg[3]_2\ : in STD_LOGIC;
    \rd_addr_reg[3]_3\ : in STD_LOGIC;
    \rd_addr_reg[3]_4\ : in STD_LOGIC;
    \ier_reg[4]\ : in STD_LOGIC;
    \rd_addr_reg[3]_5\ : in STD_LOGIC;
    \img_info2_vc0_reg[1]\ : in STD_LOGIC;
    \rd_addr_reg[3]_6\ : in STD_LOGIC;
    \rd_addr_reg[3]_7\ : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_addr_reg[2]\ : in STD_LOGIC;
    \rd_addr_reg[2]_0\ : in STD_LOGIC;
    \rd_addr_reg[2]_1\ : in STD_LOGIC;
    \LX_INFO_GEN[0].lx_info_reg[0][5]\ : in STD_LOGIC;
    \rd_addr_reg[2]_2\ : in STD_LOGIC;
    \rd_addr_reg[2]_3\ : in STD_LOGIC;
    \img_info1_vc1_reg[6]\ : in STD_LOGIC;
    \core_config_reg[1]_1\ : in STD_LOGIC;
    \img_info1_vc1_reg[7]\ : in STD_LOGIC;
    \core_config_reg[1]_2\ : in STD_LOGIC;
    \img_info1_vc1_reg[8]\ : in STD_LOGIC;
    \core_config_reg[1]_3\ : in STD_LOGIC;
    \img_info1_vc1_reg[9]\ : in STD_LOGIC;
    \core_config_reg[1]_4\ : in STD_LOGIC;
    \img_info1_vc1_reg[12]\ : in STD_LOGIC;
    \core_config_reg[1]_5\ : in STD_LOGIC;
    \img_info1_vc1_reg[13]\ : in STD_LOGIC;
    \core_config_reg[1]_6\ : in STD_LOGIC;
    \rd_addr_reg[3]_8\ : in STD_LOGIC;
    \img_info1_vc0_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \img_info1_vc1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[2]_4\ : in STD_LOGIC;
    \rd_addr_reg[2]_5\ : in STD_LOGIC;
    \rd_addr_reg[3]_9\ : in STD_LOGIC;
    \rd_addr_reg[3]_10\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_req : in STD_LOGIC;
    reset_released : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \rd_addr_reg[5]\ : in STD_LOGIC;
    disable_in_progress : in STD_LOGIC;
    \img_info1_vc3_reg[0]\ : in STD_LOGIC;
    \img_info1_vc2_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \img_info2_vc2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_addr_reg[2]_6\ : in STD_LOGIC;
    \img_info1_vc3_reg[1]\ : in STD_LOGIC;
    \img_info1_vc3_reg[23]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \img_info2_vc3_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ier_reg[21]\ : in STD_LOGIC;
    \img_info1_vc1_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_9_n_0 : STD_LOGIC;
  signal isr_o : STD_LOGIC_VECTOR ( 19 to 19 );
  signal rstn_o : STD_LOGIC;
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal spkt_fifo_empty : STD_LOGIC;
  signal spkt_fifo_rdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal spkt_fifo_ren : STD_LOGIC;
  signal spkt_fifo_rst : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of generic_pkt : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo2,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of generic_pkt : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of generic_pkt : label is "fifo_generator_v13_2_0,Vivado 2017.3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of interrupt_INST_0_i_19 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \isr_i[19]_i_1\ : label is "soft_lutpair161";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_arst_03 : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_arst_03 : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_arst_03 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_arst_03 : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_arst_03 : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_arst_03 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_arst_03 : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_arst_03 : label is "TRUE";
begin
  E(0) <= \^e\(0);
generic_pkt: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2
     port map (
      din(23 downto 0) => diwc_corrected(23 downto 0),
      dout(23 downto 0) => spkt_fifo_rdata(23 downto 0),
      empty => spkt_fifo_empty,
      full => src_ff_reg,
      rd_clk => s_axi_aclk,
      rd_en => spkt_fifo_ren,
      rst => spkt_fifo_rst,
      wr_clk => m_axis_aclk,
      wr_en => wr_en
    );
generic_pkt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn_o,
      O => spkt_fifo_rst
    );
generic_pkt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_araddr(4),
      I2 => s_axi_araddr(1),
      I3 => s_axi_araddr(2),
      I4 => s_axi_araddr(0),
      I5 => \^e\(0),
      O => spkt_fifo_ren
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \ier_reg[14]\,
      I1 => \core_config_reg[1]\(2),
      I2 => \ier_reg[20]\(2),
      I3 => interrupt_INST_0_i_3_n_0,
      I4 => \ier_reg[11]\,
      I5 => \gie_reg[0]\,
      O => interrupt
    );
interrupt_INST_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(0),
      I1 => \isr_i_reg[19]_0\(0),
      I2 => spkt_fifo_empty,
      O => isr_o(19)
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_9_n_0,
      I1 => \ier_reg[20]\(1),
      I2 => \core_config_reg[1]\(1),
      I3 => \ier_reg[20]\(0),
      I4 => \core_config_reg[1]\(0),
      I5 => \ier_reg[4]\,
      O => interrupt_INST_0_i_3_n_0
    );
interrupt_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \core_config_reg[1]\(3),
      I1 => \ier_reg[20]\(3),
      I2 => \core_config_reg[1]\(4),
      I3 => \ier_reg[20]\(5),
      I4 => \ier_reg[20]\(4),
      I5 => isr_o(19),
      O => interrupt_INST_0_i_9_n_0
    );
\isr_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FCF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \isr_i_reg[19]_0\(0),
      I2 => spkt_fifo_empty,
      I3 => wr2_isr,
      O => \isr_i_reg[19]\(0)
    );
\rd_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => rd_req,
      I3 => s_axi_arvalid,
      O => \^e\(0)
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \rd_addr_reg[5]\,
      I1 => disable_in_progress,
      I2 => \s_axi_rdata[0]_i_8_n_0\,
      I3 => \img_info1_vc3_reg[0]\,
      I4 => \rd_addr_reg[6]\(3),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(0),
      I1 => \img_info1_vc2_reg[23]\(0),
      I2 => \img_info2_vc2_reg[5]\(0),
      I3 => \rd_addr_reg[6]\(4),
      I4 => \rd_addr_reg[6]\(0),
      O => \s_axi_rdata[0]_i_8_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_3\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(10)
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(10),
      I1 => \img_info1_vc2_reg[23]\(10),
      I2 => \img_info1_vc3_reg[23]\(8),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_4\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(11)
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(11),
      I1 => \img_info1_vc2_reg[23]\(11),
      I2 => \img_info1_vc3_reg[23]\(9),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[12]\,
      I2 => \core_config_reg[1]_5\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(12)
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(12),
      I1 => \img_info1_vc2_reg[23]\(12),
      I2 => \img_info1_vc3_reg[23]\(10),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[13]\,
      I2 => \core_config_reg[1]_6\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(13)
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(13),
      I1 => \img_info1_vc2_reg[23]\(13),
      I2 => \img_info1_vc3_reg[23]\(11),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_2\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(14)
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(14),
      I1 => \img_info1_vc2_reg[23]\(14),
      I2 => \img_info1_vc3_reg[23]\(12),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_1\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(15)
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(15),
      I1 => \img_info1_vc2_reg[23]\(15),
      I2 => \img_info1_vc3_reg[23]\(13),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(0),
      I2 => \rd_addr_reg[3]_0\,
      I3 => \s_axi_rdata[16]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(16)
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(16),
      I1 => \img_info1_vc2_reg[23]\(16),
      I2 => \img_info1_vc3_reg[23]\(14),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(1),
      I2 => \rd_addr_reg[3]\,
      I3 => \s_axi_rdata[17]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(17)
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(17),
      I1 => \img_info1_vc2_reg[23]\(17),
      I2 => \img_info1_vc3_reg[23]\(15),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(2),
      I2 => \rd_addr_reg[3]_8\,
      I3 => \s_axi_rdata[18]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(18)
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(18),
      I1 => \img_info1_vc2_reg[23]\(18),
      I2 => \img_info1_vc3_reg[23]\(16),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(3),
      I2 => \s_axi_rdata[19]_i_2_n_0\,
      I3 => \s_axi_rdata[19]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(19)
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \rd_addr_reg[6]\(1),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \rd_addr_reg[6]\(0),
      I3 => \img_info1_vc0_reg[19]\(0),
      I4 => \img_info1_vc1_reg[19]\(0),
      I5 => \s_axi_rdata[19]_i_4_n_0\,
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(19),
      I1 => \img_info1_vc2_reg[23]\(19),
      I2 => \img_info1_vc3_reg[23]\(17),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[19]_i_3_n_0\
    );
\s_axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF450045004500"
    )
        port map (
      I0 => Q(0),
      I1 => \isr_i_reg[19]_0\(0),
      I2 => spkt_fifo_empty,
      I3 => \rd_addr_reg[2]_4\,
      I4 => \ier_reg[20]\(4),
      I5 => \rd_addr_reg[2]_5\,
      O => \s_axi_rdata[19]_i_4_n_0\
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \rd_addr_reg[2]_6\,
      I1 => \syncstages_ff_reg[1]\(0),
      I2 => \s_axi_rdata[1]_i_8_n_0\,
      I3 => \img_info1_vc3_reg[1]\,
      I4 => \rd_addr_reg[6]\(3),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(1),
      I1 => \img_info1_vc2_reg[23]\(1),
      I2 => \img_info2_vc2_reg[5]\(1),
      I3 => \rd_addr_reg[6]\(4),
      I4 => \rd_addr_reg[6]\(0),
      O => \s_axi_rdata[1]_i_8_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(4),
      I2 => \rd_addr_reg[3]_9\,
      I3 => \s_axi_rdata[20]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(20)
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(20),
      I1 => \img_info1_vc2_reg[23]\(20),
      I2 => \img_info1_vc3_reg[23]\(18),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(5),
      I2 => \ier_reg[21]\,
      I3 => \s_axi_rdata[21]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(21)
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(21),
      I1 => \img_info1_vc2_reg[23]\(21),
      I2 => \img_info1_vc3_reg[23]\(19),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(6),
      I2 => \rd_addr_reg[3]_10\,
      I3 => \s_axi_rdata[22]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(22)
    );
\s_axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(22),
      I1 => \img_info1_vc2_reg[23]\(22),
      I2 => \img_info1_vc3_reg[23]\(20),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[22]_i_3_n_0\
    );
\s_axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(7),
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      I4 => \s_axi_rdata[23]_i_4_n_0\,
      I5 => \img_info1_vc1_reg[23]\,
      O => D(23)
    );
\s_axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(23),
      I1 => \img_info1_vc2_reg[23]\(23),
      I2 => \img_info1_vc3_reg[23]\(21),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[23]_i_4_n_0\
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \rd_addr_reg[3]_6\,
      I1 => \core_config_reg[1]_0\,
      I2 => spkt_fifo_empty,
      I3 => \s_axi_rdata[2]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(2)
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_7_n_0\,
      I1 => \img_info1_vc3_reg[23]\(0),
      I2 => \img_info2_vc3_reg[5]\(0),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(2),
      I3 => \img_info1_vc2_reg[23]\(2),
      I4 => spkt_fifo_rdata(2),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[2]_i_7_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \rd_addr_reg[3]_7\,
      I1 => \core_config_reg[1]_0\,
      I2 => \syncstages_ff_reg[1]\(1),
      I3 => \s_axi_rdata[3]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(3)
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_7_n_0\,
      I1 => \img_info1_vc3_reg[23]\(1),
      I2 => \img_info2_vc3_reg[5]\(1),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(3),
      I3 => \img_info1_vc2_reg[23]\(3),
      I4 => spkt_fifo_rdata(3),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[3]_i_7_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33BB33BB338830"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_2_n_0\,
      I1 => \rd_addr_reg[6]\(2),
      I2 => \rd_addr_reg[2]\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[2]_0\,
      I5 => \rd_addr_reg[2]_1\,
      O => D(4)
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_6_n_0\,
      I1 => \img_info1_vc3_reg[23]\(2),
      I2 => \img_info2_vc3_reg[5]\(2),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(4),
      I3 => \img_info1_vc2_reg[23]\(4),
      I4 => spkt_fifo_rdata(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[4]_i_6_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33BB33BB338830"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_2_n_0\,
      I1 => \rd_addr_reg[6]\(2),
      I2 => \LX_INFO_GEN[0].lx_info_reg[0][5]\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[2]_2\,
      I5 => \rd_addr_reg[2]_3\,
      O => D(5)
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_6_n_0\,
      I1 => \img_info1_vc3_reg[23]\(3),
      I2 => \img_info2_vc3_reg[5]\(3),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(5),
      I3 => \img_info1_vc2_reg[23]\(5),
      I4 => spkt_fifo_rdata(5),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[5]_i_6_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[6]\,
      I2 => \core_config_reg[1]_1\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(6)
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(6),
      I1 => \img_info1_vc2_reg[23]\(6),
      I2 => \img_info1_vc3_reg[23]\(4),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[7]\,
      I2 => \core_config_reg[1]_2\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(7)
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(7),
      I1 => \img_info1_vc2_reg[23]\(7),
      I2 => \img_info1_vc3_reg[23]\(5),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[8]\,
      I2 => \core_config_reg[1]_3\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(8)
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(8),
      I1 => \img_info1_vc2_reg[23]\(8),
      I2 => \img_info1_vc3_reg[23]\(6),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[9]\,
      I2 => \core_config_reg[1]_4\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(9)
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(9),
      I1 => \img_info1_vc2_reg[23]\(9),
      I2 => \img_info1_vc3_reg[23]\(7),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_addr_reg[3]_5\,
      I1 => \s_axi_rdata[0]_i_3_n_0\,
      O => D(0),
      S => \rd_addr_reg[6]\(2)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \img_info2_vc0_reg[1]\,
      I1 => \s_axi_rdata[1]_i_3_n_0\,
      O => D(1),
      S => \rd_addr_reg[6]\(2)
    );
xpm_arst_03: entity work.\bd_7fd4_rx_0_xpm_cdc_async_rst__parameterized0\
     port map (
      dest_arst => rstn_o,
      dest_clk => m_axis_aclk,
      src_arst => rstn_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    empty : out STD_LOGIC;
    phecc_start : out STD_LOGIC;
    err_sot_sync : out STD_LOGIC;
    nxt_state0 : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[0]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[1]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[2]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[3]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[4]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[5]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[6]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[7]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[8]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[10]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[11]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[16]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[17]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[18]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[19]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[20]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[22]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[13]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[9]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[12]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[14]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[15]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[21]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[23]\ : out STD_LOGIC;
    \crc_p_value_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : in STD_LOGIC;
    \data_type_reg_reg[5]\ : in STD_LOGIC;
    pkt_rdvld_reg : in STD_LOGIC;
    \data_type_reg_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo is
  signal \^dout\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \^err_sot_sync\ : STD_LOGIC;
  signal pkt_fifo_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \HSC2R_CDC[12].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HSC2R_CDC[13].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \HSC2R_CDC[14].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HSC2R_CDC[15].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \HSC2R_CDC[16].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \HSC2R_CDC[17].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \HSC2R_CDC[18].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \HSC2R_CDC[19].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[10]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[11]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[12]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[13]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[14]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[15]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[16]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[17]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[18]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[19]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[21]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[22]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[23]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[3]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[4]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[5]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[7]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[8]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \crc_p_value[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \crc_p_value[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \crc_p_value[11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \crc_p_value[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \crc_p_value[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \crc_p_value[14]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \crc_p_value[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \crc_p_value[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \crc_p_value[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \crc_p_value[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \crc_p_value[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \crc_p_value[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \crc_p_value[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \crc_p_value[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \crc_p_value[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \crc_p_value[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of phecc_start_d1_i_1 : label is "soft_lutpair89";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pkt_fifo : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo1,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pkt_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pkt_fifo : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  dout(41 downto 0) <= \^dout\(41 downto 0);
  err_sot_sync <= \^err_sot_sync\;
\FSM_sequential_cur_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dout\(40),
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => \^err_sot_sync\,
      O => nxt_state0
    );
\HSC2R_CDC[10].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \^dout\(38),
      I1 => \^dout\(8),
      I2 => \^dout\(28),
      I3 => \^dout\(18),
      I4 => pkt_valid,
      I5 => \^dout\(40),
      O => reg_status(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => \^dout\(19),
      I1 => \^dout\(29),
      I2 => pkt_valid,
      I3 => \^dout\(40),
      I4 => \^dout\(9),
      I5 => \^dout\(39),
      O => reg_status(1)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(8),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(2)
    );
\HSC2R_CDC[13].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(9),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(3)
    );
\HSC2R_CDC[14].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(18),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(4)
    );
\HSC2R_CDC[15].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(19),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(5)
    );
\HSC2R_CDC[16].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(28),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(6)
    );
\HSC2R_CDC[17].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(29),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(7)
    );
\HSC2R_CDC[18].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(38),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(8)
    );
\HSC2R_CDC[19].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(39),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(9)
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[0]\
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(16),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[10]\
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(13),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(17),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[11]\
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(24),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[12]\
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(15),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(25),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[13]\
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(26),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[14]\
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(17),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[15]\
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(21),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[16]\
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(21),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(22),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[17]\
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(23),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[18]\
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(23),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(24),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[19]\
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(2),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[1]\
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[20]\
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \^dout\(25),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(30),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[21]\
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(31),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[22]\
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^dout\(17),
      I1 => \data_type_reg_reg[1]\,
      I2 => \^dout\(32),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\
    );
\LINE_BUF_WR_64.mem_data_l32[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(34),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(0),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(35),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(36),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(2),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(37),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(3),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(3),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[2]\
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(4),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[3]\
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(7),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[4]\
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(10),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[5]\
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(11),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[6]\
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(12),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[7]\
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(14),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[8]\
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^dout\(21),
      I1 => \data_type_reg_reg[1]\,
      I2 => \^dout\(15),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(11),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[9]\
    );
\crc_p_value[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \^dout\(20),
      I2 => Q(0),
      I3 => \^dout\(10),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(0)
    );
\crc_p_value[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(22),
      I1 => Q(1),
      I2 => \^dout\(32),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(10)
    );
\crc_p_value[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(23),
      I1 => Q(1),
      I2 => \^dout\(33),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(11)
    );
\crc_p_value[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(24),
      I1 => Q(1),
      I2 => \^dout\(34),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(12)
    );
\crc_p_value[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(25),
      I1 => Q(1),
      I2 => \^dout\(35),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(13)
    );
\crc_p_value[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(26),
      I1 => Q(1),
      I2 => \^dout\(36),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(14)
    );
\crc_p_value[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(27),
      I1 => Q(1),
      I2 => \^dout\(37),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(15)
    );
\crc_p_value[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \^dout\(11),
      I2 => Q(1),
      I3 => \^dout\(21),
      I4 => Q(0),
      O => \crc_p_value_reg[15]\(1)
    );
\crc_p_value[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(22),
      I2 => Q(0),
      I3 => \^dout\(12),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(2)
    );
\crc_p_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \^dout\(23),
      I2 => Q(0),
      I3 => \^dout\(13),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(3)
    );
\crc_p_value[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(24),
      I2 => Q(0),
      I3 => \^dout\(14),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(4)
    );
\crc_p_value[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \^dout\(25),
      I2 => Q(0),
      I3 => \^dout\(15),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(5)
    );
\crc_p_value[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(36),
      I1 => \^dout\(26),
      I2 => Q(0),
      I3 => \^dout\(16),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(6)
    );
\crc_p_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(37),
      I1 => \^dout\(27),
      I2 => Q(0),
      I3 => \^dout\(17),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(7)
    );
\crc_p_value[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(20),
      I1 => Q(1),
      I2 => \^dout\(30),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(8)
    );
\crc_p_value[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \^dout\(21),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(9)
    );
phecc_start_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^dout\(40),
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => \FSM_sequential_cur_state_reg[2]\,
      I4 => \^err_sot_sync\,
      O => phecc_start
    );
phecc_start_d1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \^dout\(28),
      I2 => \^dout\(8),
      I3 => \^dout\(38),
      O => \^err_sot_sync\
    );
pkt_fifo: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1
     port map (
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => \^dout\(41 downto 0),
      empty => empty,
      full => pkt_fifo_full,
      rd_clk => m_axis_aclk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => dl0_rxbyteclkhs,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    rst : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \pkt_fifo_cnt_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl3_rxbyteclkhs : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    mst_rd_en_d1_reg : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    o_pkt_prcng : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo is
  signal \^empty\ : STD_LOGIC;
  signal \^pkt_fifo_cnt_reg[0]\ : STD_LOGIC;
  signal ppi_fifo3_full : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pkt_fifo_cnt[1]_i_4\ : label is "soft_lutpair20";
begin
  empty <= \^empty\;
  \pkt_fifo_cnt_reg[0]\ <= \^pkt_fifo_cnt_reg[0]\;
  rd_en <= \^rd_en\;
  rst <= \^rst\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0
     port map (
      clk => dl3_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo3_full,
      rd_en => \^rd_en\,
      rst => \^rst\,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg,
      O => \^rd_en\
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dest_arst,
      I1 => \arststages_ff_reg[1]\,
      O => \^rst\
    );
\pkt_fifo_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pkt_fifo_cnt_reg[0]\,
      I1 => o_pkt_prcng,
      O => E(0)
    );
\pkt_fifo_cnt[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F00FF"
    )
        port map (
      I0 => \^empty\,
      I1 => empty_fwft_i_reg,
      I2 => empty_fwft_i_reg_0,
      I3 => mst_rd_en_d1_reg,
      I4 => empty_fwft_i_reg_1,
      O => \^pkt_fifo_cnt_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    mst_rd_en_d1_reg : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    mst_rd_en_d1_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\;

architecture STRUCTURE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo0_full : STD_LOGIC;
  signal ppi_fifo_l0_ren : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\
     port map (
      clk => dl0_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo0_full,
      rd_en => ppi_fifo_l0_ren,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg_0,
      O => ppi_fifo_l0_ren
    );
mst_rd_en_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^empty\,
      I1 => empty_fwft_i_reg,
      I2 => \^dout\(10),
      I3 => \goreg_dm.dout_i_reg[10]\(0),
      I4 => \goreg_dm.dout_i_reg[10]_0\(0),
      I5 => empty_fwft_i_reg_0,
      O => mst_rd_en_d1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    mst_rd_en_d1_reg : out STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    mst_rd_en_d1_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\;

architecture STRUCTURE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo1_full : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
  rd_en <= \^rd_en\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\
     port map (
      clk => dl1_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo1_full,
      rd_en => \^rd_en\,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg_0,
      O => \^rd_en\
    );
mst_rd_en_d1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000000"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \^empty\,
      I2 => empty_fwft_i_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \goreg_dm.dout_i_reg[10]\(0),
      O => mst_rd_en_d1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dl2_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    mst_rd_en_d1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\;

architecture STRUCTURE of \bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo2_full : STD_LOGIC;
  signal ppi_fifo_l2_ren : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf2[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buf2[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buf2[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \buf2[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \buf2[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \buf2[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \buf2[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \buf2[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \buf2[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \buf2[9]_i_2\ : label is "soft_lutpair11";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\
     port map (
      clk => dl2_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo2_full,
      rd_en => ppi_fifo_l2_ren,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg,
      O => ppi_fifo_l2_ren
    );
\buf2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(0),
      O => D(0)
    );
\buf2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(1),
      O => D(1)
    );
\buf2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(2),
      O => D(2)
    );
\buf2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(3),
      O => D(3)
    );
\buf2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(4),
      O => D(4)
    );
\buf2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(5),
      O => D(5)
    );
\buf2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(6),
      O => D(6)
    );
\buf2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(7),
      O => D(7)
    );
\buf2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(8),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(8),
      O => D(8)
    );
\buf2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(9),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_top__parameterized1\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \bd_7fd4_rx_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_ramfifo__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => DATA_COUNT(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \syncstages_ff_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_ff_reg : out STD_LOGIC;
    src_rcv : out STD_LOGIC;
    src_send : out STD_LOGIC;
    rstn_i : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cl_enable : out STD_LOGIC;
    pktnppi_fifo_rst_ack_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    \ERR_FRAME_SYNC[3].fe_hunt_reg[3]\ : out STD_LOGIC;
    \isr_i_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr2_isr : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \s_axi_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \LP_CNT_C2R[0].lp_count_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    full : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    diwc_corrected : in STD_LOGIC_VECTOR ( 23 downto 0 );
    data_shutdown : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    lp_count_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    img_send_reg_0 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    \core_config_reg[1]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \isr_i_reg[31]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_0_in9_in : in STD_LOGIC;
    p_0_in10_in : in STD_LOGIC;
    \ier_reg[9]_0\ : in STD_LOGIC;
    isr_0 : in STD_LOGIC;
    p_0_in19_in : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in14_in : in STD_LOGIC;
    p_0_in13_in : in STD_LOGIC;
    p_0_in12_in : in STD_LOGIC;
    p_0_in11_in : in STD_LOGIC;
    dest_pulse : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_rready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lx_info_all : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arststages_ff_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf : entity is "mipi_csi2_rx_ctrl_v1_0_6_reg_inf";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf is
  signal \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LX_INFO_GEN[0].lx_info_reg[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[1].lx_info_reg[1]_2\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[2].lx_info_reg[2]_3\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[3].lx_info_reg[3]_4\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SD_INV_1.shutdown_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_lanes[1]_i_1_n_0\ : STD_LOGIC;
  signal active_lanes_r2p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cl_enable_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_enable_i : signal is std.standard.true;
  signal cl_info : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_config[1]_i_1_n_0\ : STD_LOGIC;
  signal \core_config[1]_i_2_n_0\ : STD_LOGIC;
  signal \core_config_reg_n_0_[0]\ : STD_LOGIC;
  signal core_en_d1 : STD_LOGIC;
  signal core_men : STD_LOGIC;
  signal data_dis_done : STD_LOGIC;
  signal data_dis_done_i_1_n_0 : STD_LOGIC;
  signal data_shutdown_c2r : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC;
  signal disable_in_progress : STD_LOGIC;
  signal disable_in_progress_d1 : STD_LOGIC;
  signal disable_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal gen_spkt_fifo_n_10 : STD_LOGIC;
  signal gen_spkt_fifo_n_11 : STD_LOGIC;
  signal gen_spkt_fifo_n_12 : STD_LOGIC;
  signal gen_spkt_fifo_n_13 : STD_LOGIC;
  signal gen_spkt_fifo_n_14 : STD_LOGIC;
  signal gen_spkt_fifo_n_15 : STD_LOGIC;
  signal gen_spkt_fifo_n_16 : STD_LOGIC;
  signal gen_spkt_fifo_n_17 : STD_LOGIC;
  signal gen_spkt_fifo_n_18 : STD_LOGIC;
  signal gen_spkt_fifo_n_19 : STD_LOGIC;
  signal gen_spkt_fifo_n_20 : STD_LOGIC;
  signal gen_spkt_fifo_n_21 : STD_LOGIC;
  signal gen_spkt_fifo_n_22 : STD_LOGIC;
  signal gen_spkt_fifo_n_23 : STD_LOGIC;
  signal gen_spkt_fifo_n_24 : STD_LOGIC;
  signal gen_spkt_fifo_n_25 : STD_LOGIC;
  signal gen_spkt_fifo_n_26 : STD_LOGIC;
  signal gen_spkt_fifo_n_3 : STD_LOGIC;
  signal gen_spkt_fifo_n_4 : STD_LOGIC;
  signal gen_spkt_fifo_n_5 : STD_LOGIC;
  signal gen_spkt_fifo_n_6 : STD_LOGIC;
  signal gen_spkt_fifo_n_7 : STD_LOGIC;
  signal gen_spkt_fifo_n_8 : STD_LOGIC;
  signal gen_spkt_fifo_n_9 : STD_LOGIC;
  signal \gie[0]_i_1_n_0\ : STD_LOGIC;
  signal \gie_reg_n_0_[0]\ : STD_LOGIC;
  signal ier : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \ier_reg_n_0_[10]\ : STD_LOGIC;
  signal \ier_reg_n_0_[11]\ : STD_LOGIC;
  signal \ier_reg_n_0_[12]\ : STD_LOGIC;
  signal \ier_reg_n_0_[13]\ : STD_LOGIC;
  signal \ier_reg_n_0_[14]\ : STD_LOGIC;
  signal \ier_reg_n_0_[15]\ : STD_LOGIC;
  signal \ier_reg_n_0_[16]\ : STD_LOGIC;
  signal \ier_reg_n_0_[17]\ : STD_LOGIC;
  signal \ier_reg_n_0_[18]\ : STD_LOGIC;
  signal \ier_reg_n_0_[19]\ : STD_LOGIC;
  signal \ier_reg_n_0_[1]\ : STD_LOGIC;
  signal \ier_reg_n_0_[20]\ : STD_LOGIC;
  signal \ier_reg_n_0_[21]\ : STD_LOGIC;
  signal \ier_reg_n_0_[2]\ : STD_LOGIC;
  signal \ier_reg_n_0_[3]\ : STD_LOGIC;
  signal \ier_reg_n_0_[4]\ : STD_LOGIC;
  signal \ier_reg_n_0_[5]\ : STD_LOGIC;
  signal \ier_reg_n_0_[6]\ : STD_LOGIC;
  signal \ier_reg_n_0_[7]\ : STD_LOGIC;
  signal \ier_reg_n_0_[8]\ : STD_LOGIC;
  signal img_info1_vc0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc0[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc1[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc2[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc3[31]_i_1_n_0\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal img_vld : STD_LOGIC;
  signal img_vld0 : STD_LOGIC;
  signal img_vld_i : STD_LOGIC;
  signal img_vld_out_i : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \img_vld_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[9]\ : STD_LOGIC;
  signal interrupt_INST_0_i_12_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_13_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_21_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_5_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal l0_ppiclk_ss1 : STD_LOGIC;
  signal l1_ppiclk_ss1 : STD_LOGIC;
  signal l2_ppiclk_ss1 : STD_LOGIC;
  signal l3_ppiclk_ss1 : STD_LOGIC;
  signal lp_count_all : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lp_count_en_c2r_0 : STD_LOGIC;
  signal lp_count_en_c2r_1 : STD_LOGIC;
  signal lp_count_en_c2r_2 : STD_LOGIC;
  signal lp_count_en_c2r_3 : STD_LOGIC;
  signal lp_count_pulse_0 : STD_LOGIC;
  signal lp_count_pulse_1 : STD_LOGIC;
  signal lp_count_pulse_2 : STD_LOGIC;
  signal lp_count_pulse_3 : STD_LOGIC;
  signal lx_info : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_11_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pkt_dis_done : STD_LOGIC;
  signal pktnppi_fifo_rst0 : STD_LOGIC;
  signal pktnppi_fifo_rst_ack : STD_LOGIC;
  signal pktnppi_fifo_rst_ack_i : STD_LOGIC;
  signal \^pktnppi_fifo_rst_ack_i_reg_0\ : STD_LOGIC;
  signal ppi_dis_done_i_2_n_0 : STD_LOGIC;
  signal \prot_config[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal reset_released : STD_LOGIC;
  signal \^rstn_i\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_2_n_0 : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \^s_axi_rdata_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \s_axi_rdata_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal shutdown_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of shutdown_i : signal is std.standard.true;
  signal soft_rst_d1 : STD_LOGIC;
  signal spkt_fifo_dis_done : STD_LOGIC;
  signal spkt_fifo_dis_done_i_1_n_0 : STD_LOGIC;
  signal spkt_fifo_dis_done_reg_n_0 : STD_LOGIC;
  signal spkt_fifo_rst_ack : STD_LOGIC;
  signal spkt_fifo_rst_r2c : STD_LOGIC;
  signal \^src_ff_reg\ : STD_LOGIC;
  signal \^src_send\ : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^syncstages_ff_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vc_num : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr2_isr\ : STD_LOGIC;
  signal \wr_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req016_out : STD_LOGIC;
  signal xpm_array_single_02_n_0 : STD_LOGIC;
  signal xpm_array_single_02_n_1 : STD_LOGIC;
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_axi_rdata_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_xpm_array_single_01_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal NLW_xpm_single_01_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_05_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_3\ : label is "soft_lutpair179";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "TRUE";
  attribute DONT_TOUCH of \SD_INV_1.cl_enable_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SD_INV_1.cl_enable_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \SD_INV_1.shutdown_i[3]_i_1\ : label is "soft_lutpair178";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[0]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[1]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[2]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[3]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of data_dis_done_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gie[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ier[31]_i_2\ : label is "soft_lutpair175";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of img_info_cdc : label is 0;
  attribute DEST_SYNC_FF of img_info_cdc : label is 2;
  attribute INIT_SYNC_FF of img_info_cdc : label is 0;
  attribute SIM_ASSERT_CHK of img_info_cdc : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of img_info_cdc : label is 2;
  attribute VERSION of img_info_cdc : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of img_info_cdc : label is 24;
  attribute XPM_CDC of img_info_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of img_info_cdc : label is "TRUE";
  attribute SOFT_HLUTNM of \isr_i[31]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of pktnppi_fifo_rst_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_7\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_axi_rdata[16]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_axi_rdata[17]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_axi_rdata[23]_i_21\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_8\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_26\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_32\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_9\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair162";
  attribute DEST_SYNC_FF of xpm_array_single_01 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_01 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_01 : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_array_single_01 : label is 1;
  attribute VERSION of xpm_array_single_01 : label is 0;
  attribute WIDTH of xpm_array_single_01 : label is 22;
  attribute XPM_CDC of xpm_array_single_01 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_02 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_02 : label is 0;
  attribute VERSION of xpm_array_single_02 : label is 0;
  attribute WIDTH of xpm_array_single_02 : label is 2;
  attribute XPM_CDC of xpm_array_single_02 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_02 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_03 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_03 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_03 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_03 : label is 0;
  attribute VERSION of xpm_array_single_03 : label is 0;
  attribute WIDTH of xpm_array_single_03 : label is 2;
  attribute XPM_CDC of xpm_array_single_03 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_03 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_04 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_04 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_04 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_04 : label is 0;
  attribute VERSION of xpm_array_single_04 : label is 0;
  attribute WIDTH of xpm_array_single_04 : label is 2;
  attribute XPM_CDC of xpm_array_single_04 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_04 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_01 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_01 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_01 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_01 : label is 0;
  attribute VERSION of xpm_single_01 : label is 0;
  attribute XPM_CDC of xpm_single_01 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_02 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_02 : label is 1;
  attribute VERSION of xpm_single_02 : label is 0;
  attribute XPM_CDC of xpm_single_02 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_02 : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_single_02_i_1 : label is "soft_lutpair172";
  attribute DEST_SYNC_FF of xpm_single_05 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_05 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_05 : label is 1;
  attribute VERSION of xpm_single_05 : label is 0;
  attribute XPM_CDC of xpm_single_05 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_07 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_07 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_07 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_07 : label is 0;
  attribute VERSION of xpm_single_07 : label is 0;
  attribute XPM_CDC of xpm_single_07 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_07 : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_single_07_i_1 : label is "soft_lutpair179";
  attribute DEST_SYNC_FF of xpm_single_08 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_08 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_08 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_08 : label is 0;
  attribute VERSION of xpm_single_08 : label is 0;
  attribute XPM_CDC of xpm_single_08 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_08 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_17 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_17 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_17 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_17 : label is 0;
  attribute VERSION of xpm_single_17 : label is 0;
  attribute XPM_CDC of xpm_single_17 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_17 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_18 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_18 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_18 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_18 : label is 0;
  attribute VERSION of xpm_single_18 : label is 0;
  attribute XPM_CDC of xpm_single_18 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_18 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_19 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_19 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_19 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_19 : label is 0;
  attribute VERSION of xpm_single_19 : label is 0;
  attribute XPM_CDC of xpm_single_19 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_19 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_20 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_20 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_20 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_20 : label is 0;
  attribute VERSION of xpm_single_20 : label is 0;
  attribute XPM_CDC of xpm_single_20 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_20 : label is "TRUE";
begin
  \LP_CNT_C2R[0].lp_count_reg[0][0]_0\(0) <= \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0);
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  cl_enable <= cl_enable_i;
  dest_out <= \^dest_out\;
  \out\(3 downto 0) <= shutdown_i(3 downto 0);
  pktnppi_fifo_rst_ack_i_reg_0 <= \^pktnppi_fifo_rst_ack_i_reg_0\;
  rstn_i <= \^rstn_i\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  \s_axi_rdata_reg[31]_0\(2 downto 0) <= \^s_axi_rdata_reg[31]_0\(2 downto 0);
  s_axi_rvalid <= \^s_axi_rvalid\;
  src_ff_reg <= \^src_ff_reg\;
  src_send <= \^src_send\;
  \syncstages_ff_reg[0]\(1 downto 0) <= \^syncstages_ff_reg[0]\(1 downto 0);
  \syncstages_ff_reg[0]_0\(1 downto 0) <= \^syncstages_ff_reg[0]_0\(1 downto 0);
  wr2_isr <= \^wr2_isr\;
\FSM_sequential_cur_state[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstn_i\,
      O => \FSM_sequential_cur_state_reg[0]\(0)
    );
\LP_CNTS[0].lp_data[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dest_out\,
      I1 => m_axis_aresetn,
      O => \ERR_FRAME_SYNC[3].fe_hunt_reg[3]\
    );
\LP_CNT_C2R[0].lp_count[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      O => \p_0_in__2\(0)
    );
\LP_CNT_C2R[0].lp_count[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_0,
      I1 => reset_released,
      O => lp_count_pulse_0
    );
\LP_CNT_C2R[0].lp_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(0),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(10),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(11),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(12),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(13),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(14),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(15),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__2\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15 downto 9)
    );
\LP_CNT_C2R[0].lp_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(1),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(2),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(3),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(4),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(5),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(6),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(7),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(8),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__2\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8 downto 1)
    );
\LP_CNT_C2R[0].lp_count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(9),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].xpm_pulse_01\: entity work.\bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__2\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_0,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(0),
      src_rst => SR(0)
    );
\LP_CNT_C2R[1].lp_count[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      O => \p_0_in__1\(0)
    );
\LP_CNT_C2R[1].lp_count[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_1,
      I1 => reset_released,
      O => lp_count_pulse_1
    );
\LP_CNT_C2R[1].lp_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(0),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(10),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(11),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(12),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(13),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(14),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(15),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15 downto 9)
    );
\LP_CNT_C2R[1].lp_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(1),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(2),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(3),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(4),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(5),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(6),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(7),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(8),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8 downto 1)
    );
\LP_CNT_C2R[1].lp_count_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(9),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].xpm_pulse_01\: entity work.\bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__3\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_1,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(1),
      src_rst => SR(0)
    );
\LP_CNT_C2R[2].lp_count[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      O => \p_0_in__0\(0)
    );
\LP_CNT_C2R[2].lp_count[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_2,
      I1 => reset_released,
      O => lp_count_pulse_2
    );
\LP_CNT_C2R[2].lp_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(0),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(10),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(11),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(12),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(13),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(14),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(15),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15 downto 9)
    );
\LP_CNT_C2R[2].lp_count_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(1),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(2),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(3),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(4),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(5),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(6),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(7),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(8),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8 downto 1)
    );
\LP_CNT_C2R[2].lp_count_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(9),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].xpm_pulse_01\: entity work.\bd_7fd4_rx_0_xpm_cdc_pulse__xdcDup__4\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_2,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(2),
      src_rst => SR(0)
    );
\LP_CNT_C2R[3].lp_count[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      O => \p_0_in__3\(0)
    );
\LP_CNT_C2R[3].lp_count[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_3,
      I1 => reset_released,
      O => lp_count_pulse_3
    );
\LP_CNT_C2R[3].lp_count_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(0),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(10),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(11),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(12),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(13),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(14),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(15),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__3\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15 downto 9)
    );
\LP_CNT_C2R[3].lp_count_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(1),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(2),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(3),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(4),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(5),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(6),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(7),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(8),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__3\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8 downto 1)
    );
\LP_CNT_C2R[3].lp_count_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(9),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].xpm_pulse_01\: entity work.bd_7fd4_rx_0_xpm_cdc_pulse
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_3,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(3),
      src_rst => SR(0)
    );
\LX_INFO_GEN[0].lx_info[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBBB"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      I2 => \core_config[1]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(3),
      O => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(0),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(2),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(1),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(3),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(2),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(4),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(3),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(5),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(4),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(2),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(5),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(3),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(6),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(4),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(7),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(5),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(8),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(2),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(9),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(3),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(10),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(4),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(11),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(5),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(12),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(2),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(13),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(3),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(14),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(4),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(15),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(5),
      R => lx_info
    );
\SD_INV_1.cl_enable_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => cl_enable_i,
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => pkt_dis_done,
      O => \SD_INV_1.shutdown_i[3]_i_1_n_0\
    );
\SD_INV_1.shutdown_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(0),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(1),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(2),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(3),
      S => \^ss\(0)
    );
\active_lanes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008080C0C0CCCC"
    )
        port map (
      I0 => l2_ppiclk_ss1,
      I1 => l0_ppiclk_ss1,
      I2 => l1_ppiclk_ss1,
      I3 => l3_ppiclk_ss1,
      I4 => \^syncstages_ff_reg[0]_0\(0),
      I5 => \^syncstages_ff_reg[0]_0\(1),
      O => \active_lanes[1]_i_1_n_0\
    );
\active_lanes_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \active_lanes[1]_i_1_n_0\,
      D => active_lanes_r2p(0),
      PRE => \arststages_ff_reg[1]\,
      Q => \^syncstages_ff_reg[0]_0\(0)
    );
\active_lanes_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \active_lanes[1]_i_1_n_0\,
      D => active_lanes_r2p(1),
      PRE => \arststages_ff_reg[1]\,
      Q => \^syncstages_ff_reg[0]_0\(1)
    );
\cl_info_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => cl_info(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\cl_info_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => cl_info(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\core_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \core_config[1]_i_1_n_0\
    );
\core_config[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_wvalid,
      I2 => wr_req,
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \core_config[1]_i_2_n_0\
    );
\core_config_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \core_config[1]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \core_config_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\core_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \core_config[1]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \^q\(0),
      R => \^ss\(0)
    );
core_en_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \core_config_reg_n_0_[0]\,
      Q => core_en_d1,
      R => \^ss\(0)
    );
data_dis_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_shutdown_c2r,
      I1 => data_dis_done,
      O => data_dis_done_i_1_n_0
    );
data_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_dis_done_i_1_n_0,
      Q => data_dis_done,
      R => spkt_fifo_dis_done
    );
disable_in_progress_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => core_en_d1,
      I1 => \core_config_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => soft_rst_d1,
      I4 => disable_in_progress_d1_i_2_n_0,
      O => disable_in_progress
    );
disable_in_progress_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => disable_in_progress_d1,
      I1 => data_dis_done,
      I2 => pkt_dis_done,
      I3 => spkt_fifo_dis_done_reg_n_0,
      O => disable_in_progress_d1_i_2_n_0
    );
disable_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => disable_in_progress,
      Q => disable_in_progress_d1,
      R => \^ss\(0)
    );
gen_spkt_fifo: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo
     port map (
      D(23) => gen_spkt_fifo_n_3,
      D(22) => gen_spkt_fifo_n_4,
      D(21) => gen_spkt_fifo_n_5,
      D(20) => gen_spkt_fifo_n_6,
      D(19) => gen_spkt_fifo_n_7,
      D(18) => gen_spkt_fifo_n_8,
      D(17) => gen_spkt_fifo_n_9,
      D(16) => gen_spkt_fifo_n_10,
      D(15) => gen_spkt_fifo_n_11,
      D(14) => gen_spkt_fifo_n_12,
      D(13) => gen_spkt_fifo_n_13,
      D(12) => gen_spkt_fifo_n_14,
      D(11) => gen_spkt_fifo_n_15,
      D(10) => gen_spkt_fifo_n_16,
      D(9) => gen_spkt_fifo_n_17,
      D(8) => gen_spkt_fifo_n_18,
      D(7) => gen_spkt_fifo_n_19,
      D(6) => gen_spkt_fifo_n_20,
      D(5) => gen_spkt_fifo_n_21,
      D(4) => gen_spkt_fifo_n_22,
      D(3) => gen_spkt_fifo_n_23,
      D(2) => gen_spkt_fifo_n_24,
      D(1) => gen_spkt_fifo_n_25,
      D(0) => gen_spkt_fifo_n_26,
      E(0) => p_19_in,
      \LX_INFO_GEN[0].lx_info_reg[0][5]\ => \s_axi_rdata[5]_i_3_n_0\,
      O(7 downto 0) => lp_count_all(7 downto 0),
      Q(0) => \^q\(0),
      \core_config_reg[1]\(4 downto 3) => \core_config_reg[1]_0\(15 downto 14),
      \core_config_reg[1]\(2 downto 1) => \core_config_reg[1]_0\(6 downto 5),
      \core_config_reg[1]\(0) => \core_config_reg[1]_0\(2),
      \core_config_reg[1]_0\ => \s_axi_rdata[23]_i_2_n_0\,
      \core_config_reg[1]_1\ => \s_axi_rdata[6]_i_4_n_0\,
      \core_config_reg[1]_2\ => \s_axi_rdata[7]_i_4_n_0\,
      \core_config_reg[1]_3\ => \s_axi_rdata[8]_i_4_n_0\,
      \core_config_reg[1]_4\ => \s_axi_rdata[9]_i_4_n_0\,
      \core_config_reg[1]_5\ => \s_axi_rdata[12]_i_4_n_0\,
      \core_config_reg[1]_6\ => \s_axi_rdata[13]_i_4_n_0\,
      disable_in_progress => disable_in_progress,
      diwc_corrected(23 downto 0) => diwc_corrected(23 downto 0),
      \gie_reg[0]\ => \gie_reg_n_0_[0]\,
      \ier_reg[11]\ => interrupt_INST_0_i_4_n_0,
      \ier_reg[14]\ => interrupt_INST_0_i_1_n_0,
      \ier_reg[20]\(5) => \ier_reg_n_0_[20]\,
      \ier_reg[20]\(4) => \ier_reg_n_0_[19]\,
      \ier_reg[20]\(3) => \ier_reg_n_0_[18]\,
      \ier_reg[20]\(2) => \ier_reg_n_0_[6]\,
      \ier_reg[20]\(1) => \ier_reg_n_0_[5]\,
      \ier_reg[20]\(0) => \ier_reg_n_0_[2]\,
      \ier_reg[21]\ => \s_axi_rdata[21]_i_2_n_0\,
      \ier_reg[4]\ => interrupt_INST_0_i_12_n_0,
      \img_info1_vc0_reg[19]\(0) => img_info1_vc0(19),
      \img_info1_vc1_reg[12]\ => \s_axi_rdata[12]_i_3_n_0\,
      \img_info1_vc1_reg[13]\ => \s_axi_rdata[13]_i_3_n_0\,
      \img_info1_vc1_reg[19]\(0) => img_info1_vc1(19),
      \img_info1_vc1_reg[23]\ => \s_axi_rdata[23]_i_5_n_0\,
      \img_info1_vc1_reg[6]\ => \s_axi_rdata[6]_i_3_n_0\,
      \img_info1_vc1_reg[7]\ => \s_axi_rdata[7]_i_3_n_0\,
      \img_info1_vc1_reg[8]\ => \s_axi_rdata[8]_i_3_n_0\,
      \img_info1_vc1_reg[9]\ => \s_axi_rdata[9]_i_3_n_0\,
      \img_info1_vc2_reg[23]\(23 downto 0) => img_info1_vc2(23 downto 0),
      \img_info1_vc3_reg[0]\ => \s_axi_rdata[0]_i_9_n_0\,
      \img_info1_vc3_reg[1]\ => \s_axi_rdata[1]_i_9_n_0\,
      \img_info1_vc3_reg[23]\(21 downto 0) => img_info1_vc3(23 downto 2),
      \img_info2_vc0_reg[1]\ => \s_axi_rdata[1]_i_2_n_0\,
      \img_info2_vc2_reg[5]\(5) => \img_info2_vc2_reg_n_0_[5]\,
      \img_info2_vc2_reg[5]\(4) => \img_info2_vc2_reg_n_0_[4]\,
      \img_info2_vc2_reg[5]\(3) => \img_info2_vc2_reg_n_0_[3]\,
      \img_info2_vc2_reg[5]\(2) => \img_info2_vc2_reg_n_0_[2]\,
      \img_info2_vc2_reg[5]\(1) => \img_info2_vc2_reg_n_0_[1]\,
      \img_info2_vc2_reg[5]\(0) => \img_info2_vc2_reg_n_0_[0]\,
      \img_info2_vc3_reg[5]\(3) => \img_info2_vc3_reg_n_0_[5]\,
      \img_info2_vc3_reg[5]\(2) => \img_info2_vc3_reg_n_0_[4]\,
      \img_info2_vc3_reg[5]\(1) => \img_info2_vc3_reg_n_0_[3]\,
      \img_info2_vc3_reg[5]\(0) => \img_info2_vc3_reg_n_0_[2]\,
      interrupt => interrupt,
      \isr_i_reg[19]\(0) => \isr_i_reg[19]\(0),
      \isr_i_reg[19]_0\(0) => \isr_i_reg[31]\(9),
      m_axis_aclk => m_axis_aclk,
      \rd_addr_reg[2]\ => \s_axi_rdata[4]_i_3_n_0\,
      \rd_addr_reg[2]_0\ => \s_axi_rdata[4]_i_4_n_0\,
      \rd_addr_reg[2]_1\ => \s_axi_rdata[4]_i_5_n_0\,
      \rd_addr_reg[2]_2\ => \s_axi_rdata[5]_i_4_n_0\,
      \rd_addr_reg[2]_3\ => \s_axi_rdata[5]_i_5_n_0\,
      \rd_addr_reg[2]_4\ => \s_axi_rdata[13]_i_5_n_0\,
      \rd_addr_reg[2]_5\ => \s_axi_rdata[13]_i_6_n_0\,
      \rd_addr_reg[2]_6\ => \s_axi_rdata[31]_i_9_n_0\,
      \rd_addr_reg[3]\ => \s_axi_rdata[17]_i_2_n_0\,
      \rd_addr_reg[3]_0\ => \s_axi_rdata[16]_i_2_n_0\,
      \rd_addr_reg[3]_1\ => \s_axi_rdata[15]_i_3_n_0\,
      \rd_addr_reg[3]_10\ => \s_axi_rdata[22]_i_2_n_0\,
      \rd_addr_reg[3]_2\ => \s_axi_rdata[14]_i_3_n_0\,
      \rd_addr_reg[3]_3\ => \s_axi_rdata[10]_i_3_n_0\,
      \rd_addr_reg[3]_4\ => \s_axi_rdata[11]_i_3_n_0\,
      \rd_addr_reg[3]_5\ => \s_axi_rdata[0]_i_2_n_0\,
      \rd_addr_reg[3]_6\ => \s_axi_rdata[2]_i_2_n_0\,
      \rd_addr_reg[3]_7\ => \s_axi_rdata[3]_i_2_n_0\,
      \rd_addr_reg[3]_8\ => \s_axi_rdata[18]_i_2_n_0\,
      \rd_addr_reg[3]_9\ => \s_axi_rdata[20]_i_2_n_0\,
      \rd_addr_reg[5]\ => \s_axi_rdata[0]_i_7_n_0\,
      \rd_addr_reg[6]\(4 downto 0) => sel0(4 downto 0),
      rd_req => rd_req,
      reset_released => reset_released,
      rstn_i => \^rstn_i\,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_wdata(0) => s_axi_wdata(19),
      src_ff_reg => \^src_ff_reg\,
      \syncstages_ff_reg[1]\(1 downto 0) => \syncstages_ff_reg[1]\(1 downto 0),
      wr2_isr => \^wr2_isr\,
      wr_en => wr_en,
      wr_req => wr_req
    );
\gie[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(3),
      I3 => \core_config[1]_i_2_n_0\,
      I4 => \gie_reg_n_0_[0]\,
      O => \gie[0]_i_1_n_0\
    );
\gie_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gie[0]_i_1_n_0\,
      Q => \gie_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(3),
      I3 => p_20_in,
      I4 => p_0_in_0(4),
      I5 => p_0_in_0(2),
      O => ier(17)
    );
\ier[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_wvalid,
      I2 => wr_req,
      O => p_20_in
    );
\ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(0),
      Q => \ier_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(10),
      Q => \ier_reg_n_0_[10]\,
      R => \^ss\(0)
    );
\ier_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(11),
      Q => \ier_reg_n_0_[11]\,
      R => \^ss\(0)
    );
\ier_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(12),
      Q => \ier_reg_n_0_[12]\,
      R => \^ss\(0)
    );
\ier_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(13),
      Q => \ier_reg_n_0_[13]\,
      R => \^ss\(0)
    );
\ier_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(14),
      Q => \ier_reg_n_0_[14]\,
      R => \^ss\(0)
    );
\ier_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(15),
      Q => \ier_reg_n_0_[15]\,
      R => \^ss\(0)
    );
\ier_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(16),
      Q => \ier_reg_n_0_[16]\,
      R => \^ss\(0)
    );
\ier_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(17),
      Q => \ier_reg_n_0_[17]\,
      R => \^ss\(0)
    );
\ier_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(18),
      Q => \ier_reg_n_0_[18]\,
      R => \^ss\(0)
    );
\ier_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(19),
      Q => \ier_reg_n_0_[19]\,
      R => \^ss\(0)
    );
\ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(1),
      Q => \ier_reg_n_0_[1]\,
      R => \^ss\(0)
    );
\ier_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(20),
      Q => \ier_reg_n_0_[20]\,
      R => \^ss\(0)
    );
\ier_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(21),
      Q => \ier_reg_n_0_[21]\,
      R => \^ss\(0)
    );
\ier_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(22),
      Q => \^s_axi_rdata_reg[31]_0\(1),
      R => \^ss\(0)
    );
\ier_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(2),
      Q => \ier_reg_n_0_[2]\,
      R => \^ss\(0)
    );
\ier_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(23),
      Q => \^s_axi_rdata_reg[31]_0\(2),
      R => \^ss\(0)
    );
\ier_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(3),
      Q => \ier_reg_n_0_[3]\,
      R => \^ss\(0)
    );
\ier_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(4),
      Q => \ier_reg_n_0_[4]\,
      R => \^ss\(0)
    );
\ier_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(5),
      Q => \ier_reg_n_0_[5]\,
      R => \^ss\(0)
    );
\ier_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(6),
      Q => \ier_reg_n_0_[6]\,
      R => \^ss\(0)
    );
\ier_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(7),
      Q => \ier_reg_n_0_[7]\,
      R => \^ss\(0)
    );
\ier_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(8),
      Q => \ier_reg_n_0_[8]\,
      R => \^ss\(0)
    );
\ier_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(9),
      Q => \^s_axi_rdata_reg[31]_0\(0),
      R => \^ss\(0)
    );
\img_info1_vc0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc0[15]_i_1_n_0\
    );
\img_info1_vc0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc0[31]_i_1_n_0\
    );
\img_info1_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc0(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc0(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc0(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc0(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc0(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc0(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc0(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      Q => img_info1_vc0(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      Q => img_info1_vc0(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      Q => img_info1_vc0(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      Q => img_info1_vc0(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc0(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      Q => img_info1_vc0(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      Q => img_info1_vc0(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      Q => img_info1_vc0(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      Q => img_info1_vc0(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      Q => img_info1_vc0(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      Q => img_info1_vc0(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      Q => img_info1_vc0(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      Q => img_info1_vc0(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      Q => img_info1_vc0(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      Q => img_info1_vc0(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc0(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      Q => img_info1_vc0(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15),
      Q => img_info1_vc0(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc0(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc0(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc0(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc0(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc0(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc0(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc0(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc1[15]_i_1_n_0\
    );
\img_info1_vc1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc1[31]_i_1_n_0\
    );
\img_info1_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc1(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc1(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc1(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc1(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc1(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc1(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc1(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      Q => img_info1_vc1(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      Q => img_info1_vc1(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      Q => img_info1_vc1(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      Q => img_info1_vc1(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc1(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      Q => img_info1_vc1(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      Q => img_info1_vc1(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      Q => img_info1_vc1(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      Q => img_info1_vc1(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      Q => img_info1_vc1(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      Q => img_info1_vc1(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      Q => img_info1_vc1(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      Q => img_info1_vc1(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      Q => img_info1_vc1(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      Q => img_info1_vc1(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc1(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      Q => img_info1_vc1(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15),
      Q => img_info1_vc1(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc1(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc1(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc1(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc1(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc1(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc1(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc1(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(0),
      I2 => vc_num(1),
      O => \img_info1_vc2[15]_i_1_n_0\
    );
\img_info1_vc2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vc_num(0),
      I1 => vc_num(1),
      I2 => img_vld,
      O => \img_info1_vc2[31]_i_1_n_0\
    );
\img_info1_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc2(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc2(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc2(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc2(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc2(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc2(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc2(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      Q => img_info1_vc2(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      Q => img_info1_vc2(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      Q => img_info1_vc2(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      Q => img_info1_vc2(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc2(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      Q => img_info1_vc2(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      Q => img_info1_vc2(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      Q => img_info1_vc2(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      Q => img_info1_vc2(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      Q => img_info1_vc2(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      Q => img_info1_vc2(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      Q => img_info1_vc2(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      Q => img_info1_vc2(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      Q => img_info1_vc2(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      Q => img_info1_vc2(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc2(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      Q => img_info1_vc2(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15),
      Q => img_info1_vc2(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc2(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc2(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc2(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc2(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc2(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc2(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc2(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc3[15]_i_1_n_0\
    );
\img_info1_vc3[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc3[31]_i_1_n_0\
    );
\img_info1_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc3(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc3(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc3(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc3(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc3(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc3(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc3(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      Q => img_info1_vc3(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      Q => img_info1_vc3(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      Q => img_info1_vc3(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      Q => img_info1_vc3(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc3(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      Q => img_info1_vc3(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      Q => img_info1_vc3(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      Q => img_info1_vc3(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      Q => img_info1_vc3(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      Q => img_info1_vc3(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      Q => img_info1_vc3(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      Q => img_info1_vc3(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      Q => img_info1_vc3(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      Q => img_info1_vc3(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      Q => img_info1_vc3(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc3(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      Q => img_info1_vc3(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15),
      Q => img_info1_vc3(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc3(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc3(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc3(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc3(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc3(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc3(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc3(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc0_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc0_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc0_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc0_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc0_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc0_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc1_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc1_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc1_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc1_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc1_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc1_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc2_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc2_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc2_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc2_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc2_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc2_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc3_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc3_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc3_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc3_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc3_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc3_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
img_info_cdc: entity work.\bd_7fd4_rx_0_xpm_cdc_handshake__parameterized1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(23 downto 0) => img_vld_out_i(23 downto 0),
      dest_req => img_vld_i,
      src_clk => m_axis_aclk,
      src_in(23 downto 0) => diwc_corrected(23 downto 0),
      src_rcv => src_rcv,
      src_send => \^src_send\
    );
img_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => img_send_reg_0,
      Q => \^src_send\,
      R => '0'
    );
img_vld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      I2 => img_vld_i,
      O => img_vld0
    );
\img_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(0),
      Q => \img_vld_out_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(10),
      Q => \img_vld_out_reg_n_0_[10]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(11),
      Q => \img_vld_out_reg_n_0_[11]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(12),
      Q => \img_vld_out_reg_n_0_[12]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(13),
      Q => \img_vld_out_reg_n_0_[13]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(14),
      Q => \img_vld_out_reg_n_0_[14]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(15),
      Q => \img_vld_out_reg_n_0_[15]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(16),
      Q => \img_vld_out_reg_n_0_[16]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(17),
      Q => \img_vld_out_reg_n_0_[17]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(18),
      Q => \img_vld_out_reg_n_0_[18]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(19),
      Q => \img_vld_out_reg_n_0_[19]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(1),
      Q => \img_vld_out_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(20),
      Q => \img_vld_out_reg_n_0_[20]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(21),
      Q => \img_vld_out_reg_n_0_[21]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(22),
      Q => \img_vld_out_reg_n_0_[22]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(23),
      Q => \img_vld_out_reg_n_0_[23]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(2),
      Q => \img_vld_out_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(3),
      Q => \img_vld_out_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(4),
      Q => \img_vld_out_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(5),
      Q => \img_vld_out_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(6),
      Q => vc_num(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(7),
      Q => vc_num(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(8),
      Q => \img_vld_out_reg_n_0_[8]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(9),
      Q => \img_vld_out_reg_n_0_[9]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
img_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => img_vld0,
      Q => img_vld,
      R => '0'
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => interrupt_INST_0_i_5_n_0,
      I1 => interrupt_INST_0_i_6_n_0,
      I2 => \core_config_reg[1]_0\(10),
      I3 => \ier_reg_n_0_[14]\,
      I4 => \core_config_reg[1]_0\(13),
      I5 => \ier_reg_n_0_[17]\,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \core_config_reg[1]_0\(4),
      I1 => \ier_reg_n_0_[4]\,
      I2 => \core_config_reg[1]_0\(1),
      I3 => \ier_reg_n_0_[1]\,
      I4 => interrupt_INST_0_i_21_n_0,
      O => interrupt_INST_0_i_12_n_0
    );
interrupt_INST_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => p_0_in13_in,
      I3 => \isr_i_reg[31]\(3),
      I4 => \ier_reg_n_0_[8]\,
      I5 => \core_config_reg[1]_0\(7),
      O => interrupt_INST_0_i_13_n_0
    );
interrupt_INST_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => isr_0,
      I3 => \isr_i_reg[31]\(0),
      I4 => \ier_reg_n_0_[3]\,
      I5 => \core_config_reg[1]_0\(3),
      O => interrupt_INST_0_i_21_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_13_n_0,
      I1 => \ier_reg_n_0_[11]\,
      I2 => \core_config_reg[1]_0\(9),
      I3 => \ier_reg_n_0_[10]\,
      I4 => \core_config_reg[1]_0\(8),
      I5 => \ier_reg[9]_0\,
      O => interrupt_INST_0_i_4_n_0
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[12]\,
      I1 => \^q\(0),
      I2 => p_0_in10_in,
      I3 => \isr_i_reg[31]\(6),
      I4 => \ier_reg_n_0_[15]\,
      I5 => \core_config_reg[1]_0\(11),
      O => interrupt_INST_0_i_5_n_0
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[13]\,
      I1 => \^q\(0),
      I2 => p_0_in9_in,
      I3 => \isr_i_reg[31]\(7),
      I4 => \ier_reg_n_0_[16]\,
      I5 => \core_config_reg[1]_0\(12),
      O => interrupt_INST_0_i_6_n_0
    );
\isr_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      O => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\isr_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \^wr2_isr\
    );
pktnppi_fifo_rst_ack_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^pktnppi_fifo_rst_ack_i_reg_0\,
      Q => pktnppi_fifo_rst_ack_i,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_ack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst_ack_i,
      Q => pktnppi_fifo_rst_ack,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \core_config_reg_n_0_[0]\,
      O => pktnppi_fifo_rst0
    );
pktnppi_fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst0,
      Q => \^pktnppi_fifo_rst_ack_i_reg_0\,
      R => \^ss\(0)
    );
ppi_dis_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => s_axi_aresetn,
      O => spkt_fifo_dis_done
    );
ppi_dis_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pktnppi_fifo_rst_ack,
      I1 => pkt_dis_done,
      O => ppi_dis_done_i_2_n_0
    );
ppi_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ppi_dis_done_i_2_n_0,
      Q => pkt_dis_done,
      R => spkt_fifo_dis_done
    );
\prot_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \prot_config[1]_i_1_n_0\
    );
\prot_config_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \prot_config[1]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \^syncstages_ff_reg[0]\(0),
      S => \^ss\(0)
    );
\prot_config_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \prot_config[1]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \^syncstages_ff_reg[0]\(1),
      S => \^ss\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(0),
      Q => sel0(0),
      R => \^ss\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(1),
      Q => sel0(1),
      R => \^ss\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(2),
      Q => sel0(2),
      R => \^ss\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(3),
      Q => sel0(3),
      R => \^ss\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(4),
      Q => sel0(4),
      R => \^ss\(0)
    );
rd_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700770077F07700"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => s_axi_arvalid,
      I3 => rd_req,
      I4 => reset_released,
      I5 => wr_req,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^ss\(0)
    );
reset_released_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => reset_released,
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released,
      I2 => wr_req,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => s_axi_arvalid,
      I3 => rd_req,
      O => s_axi_awready
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^ss\(0)
    );
s_axi_bvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_wvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      O => s_axi_bvalid_i_2_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => \^ss\(0)
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[0]_i_4_n_0\,
      I3 => \s_axi_rdata[0]_i_5_n_0\,
      I4 => \s_axi_rdata[0]_i_6_n_0\,
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \core_config_reg[1]_0\(0),
      I1 => \img_info2_vc0_reg_n_0_[0]\,
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => \gie_reg_n_0_[0]\,
      I5 => img_info1_vc0(0),
      O => \s_axi_rdata[0]_i_4_n_0\
    );
\s_axi_rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[0]\,
      I1 => img_info1_vc1(0),
      I2 => \img_info2_vc1_reg_n_0_[0]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[0]_i_5_n_0\
    );
\s_axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => p_11_in(0),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_6_n_0\
    );
\s_axi_rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      O => \s_axi_rdata[0]_i_7_n_0\
    );
\s_axi_rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc3(0),
      I1 => cl_info(0),
      I2 => \img_info2_vc3_reg_n_0_[0]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[0]_i_9_n_0\
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[10]\,
      I5 => \core_config_reg[1]_0\(8),
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(10),
      I1 => img_info1_vc0(10),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[10]_i_4_n_0\
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[11]\,
      I5 => \core_config_reg[1]_0\(9),
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(11),
      I1 => img_info1_vc0(11),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[11]_i_4_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(12),
      I1 => img_info1_vc0(12),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in10_in,
      I2 => \isr_i_reg[31]\(6),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[12]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[12]_i_4_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(13),
      I1 => img_info1_vc0(13),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in9_in,
      I2 => \isr_i_reg[31]\(7),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[13]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[13]_i_4_n_0\
    );
\s_axi_rdata[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[13]_i_5_n_0\
    );
\s_axi_rdata[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[13]_i_6_n_0\
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[14]\,
      I5 => \core_config_reg[1]_0\(10),
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(14),
      I1 => img_info1_vc0(14),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[14]_i_4_n_0\
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[15]\,
      I5 => \core_config_reg[1]_0\(11),
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(15),
      I1 => img_info1_vc0(15),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[15]_i_4_n_0\
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[16]\,
      I5 => \core_config_reg[1]_0\(12),
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(16),
      I1 => img_info1_vc0(16),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[16]_i_4_n_0\
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[17]\,
      I5 => \core_config_reg[1]_0\(13),
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(17),
      I1 => img_info1_vc0(17),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[17]_i_4_n_0\
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(18),
      I4 => img_info1_vc1(18),
      I5 => \s_axi_rdata[18]_i_4_n_0\,
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\(0),
      I2 => \isr_i_reg[31]\(8),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[18]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[18]_i_4_n_0\
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAA80"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => \s_axi_rdata[1]_i_4_n_0\,
      I2 => \img_info2_vc0_reg_n_0_[1]\,
      I3 => \s_axi_rdata[1]_i_5_n_0\,
      I4 => \s_axi_rdata[1]_i_6_n_0\,
      I5 => \s_axi_rdata[1]_i_7_n_0\,
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(0),
      O => \s_axi_rdata[1]_i_4_n_0\
    );
\s_axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005454FF000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in19_in,
      I2 => \isr_i_reg[31]\(1),
      I3 => img_info1_vc0(1),
      I4 => sel0(4),
      I5 => sel0(0),
      O => \s_axi_rdata[1]_i_5_n_0\
    );
\s_axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[1]\,
      I4 => img_info1_vc1(1),
      I5 => \ier_reg_n_0_[1]\,
      O => \s_axi_rdata[1]_i_6_n_0\
    );
\s_axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => p_11_in(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \^q\(0),
      O => \s_axi_rdata[1]_i_7_n_0\
    );
\s_axi_rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc3(1),
      I1 => cl_info(1),
      I2 => \img_info2_vc3_reg_n_0_[1]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[1]_i_9_n_0\
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(20),
      I4 => img_info1_vc1(20),
      I5 => \s_axi_rdata[20]_i_4_n_0\,
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\(1),
      I2 => \isr_i_reg[31]\(10),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[20]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[20]_i_4_n_0\
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC0000"
    )
        port map (
      I0 => \ier_reg_n_0_[21]\,
      I1 => img_info1_vc0(21),
      I2 => img_info1_vc1(21),
      I3 => sel0(0),
      I4 => sel0(4),
      I5 => sel0(1),
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(22),
      I4 => img_info1_vc1(22),
      I5 => \s_axi_rdata[22]_i_4_n_0\,
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => dest_pulse,
      I2 => \isr_i_reg[31]\(11),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \^s_axi_rdata_reg[31]_0\(1),
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[22]_i_4_n_0\
    );
\s_axi_rdata[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      I4 => \s_axi_rdata[23]_i_26_n_0\,
      O => \s_axi_rdata[23]_i_10_n_0\
    );
\s_axi_rdata[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      I4 => \s_axi_rdata[23]_i_26_n_0\,
      O => \s_axi_rdata[23]_i_11_n_0\
    );
\s_axi_rdata[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      O => \s_axi_rdata[23]_i_12_n_0\
    );
\s_axi_rdata[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_6_n_0\,
      I1 => \s_axi_rdata[23]_i_27_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      O => \s_axi_rdata[23]_i_13_n_0\
    );
\s_axi_rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_7_n_0\,
      I1 => \s_axi_rdata[23]_i_22_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      O => \s_axi_rdata[23]_i_14_n_0\
    );
\s_axi_rdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_8_n_0\,
      I1 => \s_axi_rdata[23]_i_23_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      O => \s_axi_rdata[23]_i_15_n_0\
    );
\s_axi_rdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_9_n_0\,
      I1 => \s_axi_rdata[23]_i_24_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      O => \s_axi_rdata[23]_i_16_n_0\
    );
\s_axi_rdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_10_n_0\,
      I1 => \s_axi_rdata[23]_i_25_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      O => \s_axi_rdata[23]_i_17_n_0\
    );
\s_axi_rdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_26_n_0\,
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I4 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I5 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      O => \s_axi_rdata[23]_i_18_n_0\
    );
\s_axi_rdata[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_12_n_0\,
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      I2 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      O => \s_axi_rdata[23]_i_19_n_0\
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      O => \s_axi_rdata[23]_i_20_n_0\
    );
\s_axi_rdata[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(0),
      O => \s_axi_rdata[23]_i_21_n_0\
    );
\s_axi_rdata[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      O => \s_axi_rdata[23]_i_22_n_0\
    );
\s_axi_rdata[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      O => \s_axi_rdata[23]_i_23_n_0\
    );
\s_axi_rdata[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      O => \s_axi_rdata[23]_i_24_n_0\
    );
\s_axi_rdata[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      O => \s_axi_rdata[23]_i_25_n_0\
    );
\s_axi_rdata[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      O => \s_axi_rdata[23]_i_26_n_0\
    );
\s_axi_rdata[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      O => \s_axi_rdata[23]_i_27_n_0\
    );
\s_axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0000000000"
    )
        port map (
      I0 => img_info1_vc1(23),
      I1 => img_info1_vc0(23),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => \s_axi_rdata[23]_i_21_n_0\,
      O => \s_axi_rdata[23]_i_5_n_0\
    );
\s_axi_rdata[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      I4 => \s_axi_rdata[23]_i_22_n_0\,
      O => \s_axi_rdata[23]_i_6_n_0\
    );
\s_axi_rdata[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      I4 => \s_axi_rdata[23]_i_23_n_0\,
      O => \s_axi_rdata[23]_i_7_n_0\
    );
\s_axi_rdata[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      I4 => \s_axi_rdata[23]_i_24_n_0\,
      O => \s_axi_rdata[23]_i_8_n_0\
    );
\s_axi_rdata[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      I4 => \s_axi_rdata[23]_i_25_n_0\,
      O => \s_axi_rdata[23]_i_9_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(24),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(24),
      I4 => sel0(2),
      I5 => \s_axi_rdata[24]_i_2_n_0\,
      O => \s_axi_rdata[24]_i_1_n_0\
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(8),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(24),
      I4 => img_info1_vc3(24),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(25),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(25),
      I4 => sel0(2),
      I5 => \s_axi_rdata[25]_i_2_n_0\,
      O => \s_axi_rdata[25]_i_1_n_0\
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(9),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(25),
      I4 => img_info1_vc3(25),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(26),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(26),
      I4 => sel0(2),
      I5 => \s_axi_rdata[26]_i_2_n_0\,
      O => \s_axi_rdata[26]_i_1_n_0\
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(10),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(26),
      I4 => img_info1_vc3(26),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(27),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(27),
      I4 => sel0(2),
      I5 => \s_axi_rdata[27]_i_2_n_0\,
      O => \s_axi_rdata[27]_i_1_n_0\
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(11),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(27),
      I4 => img_info1_vc3(27),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(28),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(28),
      I4 => sel0(2),
      I5 => \s_axi_rdata[28]_i_2_n_0\,
      O => \s_axi_rdata[28]_i_1_n_0\
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(12),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(28),
      I4 => img_info1_vc3(28),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(29),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(29),
      I4 => sel0(2),
      I5 => \s_axi_rdata[29]_i_2_n_0\,
      O => \s_axi_rdata[29]_i_1_n_0\
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(13),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(29),
      I4 => img_info1_vc3(29),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[2]_i_4_n_0\,
      I3 => \s_axi_rdata[2]_i_5_n_0\,
      I4 => \s_axi_rdata[2]_i_6_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[2]\,
      I1 => img_info1_vc1(2),
      I2 => \img_info2_vc1_reg_n_0_[2]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_4_n_0\
    );
\s_axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc0(2),
      I1 => \core_config_reg[1]_0\(2),
      I2 => \img_info2_vc0_reg_n_0_[2]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_5_n_0\
    );
\s_axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00020"
    )
        port map (
      I0 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(2),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(2),
      I5 => \s_axi_rdata[2]_i_8_n_0\,
      O => \s_axi_rdata[2]_i_6_n_0\
    );
\s_axi_rdata[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(2),
      I1 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_8_n_0\
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(30),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(30),
      I4 => sel0(2),
      I5 => \s_axi_rdata[30]_i_4_n_0\,
      O => \s_axi_rdata[30]_i_1_n_0\
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(14),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(30),
      I4 => img_info1_vc3(30),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[30]_i_4_n_0\
    );
\s_axi_rdata[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => sel0(3),
      O => \s_axi_rdata[30]_i_5_n_0\
    );
\s_axi_rdata[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => sel0(3),
      O => \s_axi_rdata[30]_i_6_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_aresetn,
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      I2 => \isr_i_reg[31]\(12),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \^s_axi_rdata_reg[31]_0\(2),
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[31]_i_10_n_0\
    );
\s_axi_rdata[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      I4 => \s_axi_rdata[31]_i_26_n_0\,
      O => \s_axi_rdata[31]_i_11_n_0\
    );
\s_axi_rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      I4 => \s_axi_rdata[31]_i_27_n_0\,
      O => \s_axi_rdata[31]_i_12_n_0\
    );
\s_axi_rdata[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      I4 => \s_axi_rdata[31]_i_28_n_0\,
      O => \s_axi_rdata[31]_i_13_n_0\
    );
\s_axi_rdata[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      I4 => \s_axi_rdata[31]_i_29_n_0\,
      O => \s_axi_rdata[31]_i_14_n_0\
    );
\s_axi_rdata[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      I4 => \s_axi_rdata[31]_i_30_n_0\,
      O => \s_axi_rdata[31]_i_15_n_0\
    );
\s_axi_rdata[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      I4 => \s_axi_rdata[31]_i_31_n_0\,
      O => \s_axi_rdata[31]_i_16_n_0\
    );
\s_axi_rdata[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      I4 => \s_axi_rdata[23]_i_27_n_0\,
      O => \s_axi_rdata[31]_i_17_n_0\
    );
\s_axi_rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      I1 => \s_axi_rdata[31]_i_32_n_0\,
      I2 => \s_axi_rdata[31]_i_33_n_0\,
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      O => \s_axi_rdata[31]_i_18_n_0\
    );
\s_axi_rdata[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_11_n_0\,
      I1 => \s_axi_rdata[31]_i_34_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      O => \s_axi_rdata[31]_i_19_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      O => \s_axi_rdata[31]_i_2_n_0\
    );
\s_axi_rdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_12_n_0\,
      I1 => \s_axi_rdata[31]_i_26_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      O => \s_axi_rdata[31]_i_20_n_0\
    );
\s_axi_rdata[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_13_n_0\,
      I1 => \s_axi_rdata[31]_i_27_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      O => \s_axi_rdata[31]_i_21_n_0\
    );
\s_axi_rdata[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_14_n_0\,
      I1 => \s_axi_rdata[31]_i_28_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      O => \s_axi_rdata[31]_i_22_n_0\
    );
\s_axi_rdata[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_15_n_0\,
      I1 => \s_axi_rdata[31]_i_29_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      O => \s_axi_rdata[31]_i_23_n_0\
    );
\s_axi_rdata[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_16_n_0\,
      I1 => \s_axi_rdata[31]_i_30_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      O => \s_axi_rdata[31]_i_24_n_0\
    );
\s_axi_rdata[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_17_n_0\,
      I1 => \s_axi_rdata[31]_i_31_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      O => \s_axi_rdata[31]_i_25_n_0\
    );
\s_axi_rdata[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      O => \s_axi_rdata[31]_i_26_n_0\
    );
\s_axi_rdata[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      O => \s_axi_rdata[31]_i_27_n_0\
    );
\s_axi_rdata[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      O => \s_axi_rdata[31]_i_28_n_0\
    );
\s_axi_rdata[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      O => \s_axi_rdata[31]_i_29_n_0\
    );
\s_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAAAFF000000"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_4_n_0\,
      I1 => img_info1_vc3(31),
      I2 => \s_axi_rdata[31]_i_5_n_0\,
      I3 => \s_axi_rdata[31]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[31]_i_3_n_0\
    );
\s_axi_rdata[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      O => \s_axi_rdata[31]_i_30_n_0\
    );
\s_axi_rdata[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      O => \s_axi_rdata[31]_i_31_n_0\
    );
\s_axi_rdata[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      O => \s_axi_rdata[31]_i_32_n_0\
    );
\s_axi_rdata[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15),
      O => \s_axi_rdata[31]_i_33_n_0\
    );
\s_axi_rdata[31]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      O => \s_axi_rdata[31]_i_34_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => img_info1_vc2(31),
      I1 => \s_axi_rdata[31]_i_7_n_0\,
      I2 => sel0(3),
      I3 => lp_count_all(15),
      I4 => \s_axi_rdata[31]_i_9_n_0\,
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[31]_i_5_n_0\
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(31),
      I4 => img_info1_vc1(31),
      I5 => \s_axi_rdata[31]_i_10_n_0\,
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[31]_i_7_n_0\
    );
\s_axi_rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(3),
      I4 => \^q\(0),
      O => \s_axi_rdata[31]_i_9_n_0\
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[3]_i_4_n_0\,
      I3 => \s_axi_rdata[3]_i_5_n_0\,
      I4 => \s_axi_rdata[3]_i_6_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[3]\,
      I1 => img_info1_vc1(3),
      I2 => \img_info2_vc1_reg_n_0_[3]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[3]_i_4_n_0\
    );
\s_axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc0(3),
      I1 => \core_config_reg[1]_0\(3),
      I2 => \img_info2_vc0_reg_n_0_[3]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[3]_i_5_n_0\
    );
\s_axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(3),
      I4 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(3),
      I5 => \s_axi_rdata[3]_i_9_n_0\,
      O => \s_axi_rdata[3]_i_6_n_0\
    );
\s_axi_rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441404"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(3),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(3),
      O => \s_axi_rdata[3]_i_9_n_0\
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(4),
      I4 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(4),
      I5 => \s_axi_rdata[4]_i_7_n_0\,
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[4]\,
      I4 => \core_config_reg[1]_0\(4),
      I5 => img_info1_vc0(4),
      O => \s_axi_rdata[4]_i_4_n_0\
    );
\s_axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[4]\,
      I4 => img_info1_vc1(4),
      I5 => \ier_reg_n_0_[4]\,
      O => \s_axi_rdata[4]_i_5_n_0\
    );
\s_axi_rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441404"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(4),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(4),
      O => \s_axi_rdata[4]_i_7_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00020"
    )
        port map (
      I0 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(5),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(5),
      I5 => \s_axi_rdata[5]_i_7_n_0\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[5]\,
      I4 => \core_config_reg[1]_0\(5),
      I5 => img_info1_vc0(5),
      O => \s_axi_rdata[5]_i_4_n_0\
    );
\s_axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[5]\,
      I4 => img_info1_vc1(5),
      I5 => \ier_reg_n_0_[5]\,
      O => \s_axi_rdata[5]_i_5_n_0\
    );
\s_axi_rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(5),
      I1 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(5),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[5]_i_7_n_0\
    );
\s_axi_rdata[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[5]_i_8_n_0\
    );
\s_axi_rdata[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[5]_i_9_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(6),
      I1 => img_info1_vc0(6),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in14_in,
      I2 => \isr_i_reg[31]\(2),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[6]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[6]_i_4_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(7),
      I1 => img_info1_vc0(7),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in13_in,
      I2 => \isr_i_reg[31]\(3),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[7]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[7]_i_4_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(8),
      I1 => img_info1_vc0(8),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in12_in,
      I2 => \isr_i_reg[31]\(4),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[8]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[8]_i_4_n_0\
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(9),
      I1 => img_info1_vc0(9),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in11_in,
      I2 => \isr_i_reg[31]\(5),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \^s_axi_rdata_reg[31]_0\(0),
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[9]_i_4_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_26,
      Q => s_axi_rdata(0),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_16,
      Q => s_axi_rdata(10),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_15,
      Q => s_axi_rdata(11),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_14,
      Q => s_axi_rdata(12),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_13,
      Q => s_axi_rdata(13),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_12,
      Q => s_axi_rdata(14),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_11,
      Q => s_axi_rdata(15),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_10,
      Q => s_axi_rdata(16),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_9,
      Q => s_axi_rdata(17),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_8,
      Q => s_axi_rdata(18),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_7,
      Q => s_axi_rdata(19),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_25,
      Q => s_axi_rdata(1),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_6,
      Q => s_axi_rdata(20),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_5,
      Q => s_axi_rdata(21),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_4,
      Q => s_axi_rdata(22),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_3,
      Q => s_axi_rdata(23),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_axi_rdata_reg[23]_i_3_n_0\,
      CO(6) => \s_axi_rdata_reg[23]_i_3_n_1\,
      CO(5) => \s_axi_rdata_reg[23]_i_3_n_2\,
      CO(4) => \s_axi_rdata_reg[23]_i_3_n_3\,
      CO(3) => \NLW_s_axi_rdata_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \s_axi_rdata_reg[23]_i_3_n_5\,
      CO(1) => \s_axi_rdata_reg[23]_i_3_n_6\,
      CO(0) => \s_axi_rdata_reg[23]_i_3_n_7\,
      DI(7) => \s_axi_rdata[23]_i_6_n_0\,
      DI(6) => \s_axi_rdata[23]_i_7_n_0\,
      DI(5) => \s_axi_rdata[23]_i_8_n_0\,
      DI(4) => \s_axi_rdata[23]_i_9_n_0\,
      DI(3) => \s_axi_rdata[23]_i_10_n_0\,
      DI(2) => \s_axi_rdata[23]_i_11_n_0\,
      DI(1) => \s_axi_rdata[23]_i_12_n_0\,
      DI(0) => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      O(7 downto 0) => lp_count_all(7 downto 0),
      S(7) => \s_axi_rdata[23]_i_13_n_0\,
      S(6) => \s_axi_rdata[23]_i_14_n_0\,
      S(5) => \s_axi_rdata[23]_i_15_n_0\,
      S(4) => \s_axi_rdata[23]_i_16_n_0\,
      S(3) => \s_axi_rdata[23]_i_17_n_0\,
      S(2) => \s_axi_rdata[23]_i_18_n_0\,
      S(1) => \s_axi_rdata[23]_i_19_n_0\,
      S(0) => \s_axi_rdata[23]_i_20_n_0\
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[24]_i_1_n_0\,
      Q => s_axi_rdata(24),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[25]_i_1_n_0\,
      Q => s_axi_rdata(25),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[26]_i_1_n_0\,
      Q => s_axi_rdata(26),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[27]_i_1_n_0\,
      Q => s_axi_rdata(27),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[28]_i_1_n_0\,
      Q => s_axi_rdata(28),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[29]_i_1_n_0\,
      Q => s_axi_rdata(29),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_24,
      Q => s_axi_rdata(2),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[30]_i_1_n_0\,
      Q => s_axi_rdata(30),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[31]_i_3_n_0\,
      Q => s_axi_rdata(31),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_axi_rdata_reg[23]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_s_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\(7),
      CO(6) => \s_axi_rdata_reg[31]_i_8_n_1\,
      CO(5) => \s_axi_rdata_reg[31]_i_8_n_2\,
      CO(4) => \s_axi_rdata_reg[31]_i_8_n_3\,
      CO(3) => \NLW_s_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \s_axi_rdata_reg[31]_i_8_n_5\,
      CO(1) => \s_axi_rdata_reg[31]_i_8_n_6\,
      CO(0) => \s_axi_rdata_reg[31]_i_8_n_7\,
      DI(7) => '0',
      DI(6) => \s_axi_rdata[31]_i_11_n_0\,
      DI(5) => \s_axi_rdata[31]_i_12_n_0\,
      DI(4) => \s_axi_rdata[31]_i_13_n_0\,
      DI(3) => \s_axi_rdata[31]_i_14_n_0\,
      DI(2) => \s_axi_rdata[31]_i_15_n_0\,
      DI(1) => \s_axi_rdata[31]_i_16_n_0\,
      DI(0) => \s_axi_rdata[31]_i_17_n_0\,
      O(7 downto 0) => lp_count_all(15 downto 8),
      S(7) => \s_axi_rdata[31]_i_18_n_0\,
      S(6) => \s_axi_rdata[31]_i_19_n_0\,
      S(5) => \s_axi_rdata[31]_i_20_n_0\,
      S(4) => \s_axi_rdata[31]_i_21_n_0\,
      S(3) => \s_axi_rdata[31]_i_22_n_0\,
      S(2) => \s_axi_rdata[31]_i_23_n_0\,
      S(1) => \s_axi_rdata[31]_i_24_n_0\,
      S(0) => \s_axi_rdata[31]_i_25_n_0\
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_23,
      Q => s_axi_rdata(3),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_22,
      Q => s_axi_rdata(4),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_21,
      Q => s_axi_rdata(5),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_20,
      Q => s_axi_rdata(6),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_19,
      Q => s_axi_rdata(7),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_18,
      Q => s_axi_rdata(8),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_17,
      Q => s_axi_rdata(9),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => rd_req,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_req,
      I1 => \^s_axi_bvalid\,
      O => s_axi_wready
    );
soft_rst_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(0),
      Q => soft_rst_d1,
      R => \^ss\(0)
    );
spkt_fifo_dis_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => spkt_fifo_rst_ack,
      I1 => spkt_fifo_dis_done_reg_n_0,
      O => spkt_fifo_dis_done_i_1_n_0
    );
spkt_fifo_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => spkt_fifo_dis_done_i_1_n_0,
      Q => spkt_fifo_dis_done_reg_n_0,
      R => spkt_fifo_dis_done
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(0),
      O => \wr_addr[2]_i_1_n_0\
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(1),
      O => \wr_addr[3]_i_1_n_0\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(2),
      O => \wr_addr[4]_i_1_n_0\
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(3),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => wr_req016_out,
      O => \wr_addr[6]_i_1_n_0\
    );
\wr_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(4),
      O => \wr_addr[6]_i_2_n_0\
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[2]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => \^ss\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[3]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => \^ss\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[4]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => \^ss\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[5]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => \^ss\(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[6]_i_2_n_0\,
      Q => p_0_in_0(4),
      R => \^ss\(0)
    );
wr_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_arvalid,
      I2 => reset_released,
      I3 => wr_req,
      I4 => s_axi_awvalid,
      O => wr_req016_out
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => wr_req016_out,
      Q => wr_req,
      R => \^ss\(0)
    );
xpm_array_single_01: entity work.\bd_7fd4_rx_0_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(21 downto 0) => NLW_xpm_array_single_01_dest_out_UNCONNECTED(21 downto 0),
      src_clk => m_axis_aclk,
      src_in(21 downto 0) => src_in(21 downto 0)
    );
xpm_array_single_02: entity work.\bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\
     port map (
      dest_clk => m_axis_aclk,
      dest_out(1) => xpm_array_single_02_n_0,
      dest_out(0) => xpm_array_single_02_n_1,
      src_clk => s_axi_aclk,
      src_in(1) => \^q\(0),
      src_in(0) => \core_config_reg_n_0_[0]\
    );
xpm_array_single_03: entity work.\bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out(1 downto 0) => active_lanes_r2p(1 downto 0),
      src_clk => s_axi_aclk,
      src_in(1 downto 0) => \^syncstages_ff_reg[0]\(1 downto 0)
    );
xpm_array_single_04: entity work.\bd_7fd4_rx_0_xpm_cdc_array_single__parameterized1\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => p_11_in(1 downto 0),
      src_clk => dl0_rxbyteclkhs,
      src_in(1 downto 0) => \^syncstages_ff_reg[0]_0\(1 downto 0)
    );
xpm_arst_03_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dest_out\,
      I1 => m_axis_aresetn,
      O => \^rstn_i\
    );
xpm_single_01: entity work.\bd_7fd4_rx_0_xpm_cdc_single__93\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_01_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => full
    );
xpm_single_02: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1__25\
     port map (
      dest_clk => m_axis_aclk,
      dest_out => \^dest_out\,
      src_clk => s_axi_aclk,
      src_in => core_men
    );
xpm_single_02_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => core_men
    );
xpm_single_05: entity work.\bd_7fd4_rx_0_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_05_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => \^src_ff_reg\
    );
xpm_single_07: entity work.\bd_7fd4_rx_0_xpm_cdc_single__107\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => spkt_fifo_rst_ack,
      src_clk => m_axis_aclk,
      src_in => spkt_fifo_rst_r2c
    );
xpm_single_07_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_out\,
      O => spkt_fifo_rst_r2c
    );
xpm_single_08: entity work.\bd_7fd4_rx_0_xpm_cdc_single__106\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => data_shutdown_c2r,
      src_clk => m_axis_aclk,
      src_in => data_shutdown
    );
xpm_single_17: entity work.\bd_7fd4_rx_0_xpm_cdc_single__98\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l0_ppiclk_ss1,
      src_clk => '0',
      src_in => dl0_stopstate
    );
xpm_single_18: entity work.\bd_7fd4_rx_0_xpm_cdc_single__99\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l1_ppiclk_ss1,
      src_clk => '0',
      src_in => dl1_stopstate
    );
xpm_single_19: entity work.\bd_7fd4_rx_0_xpm_cdc_single__100\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l2_ppiclk_ss1,
      src_clk => '0',
      src_in => dl2_stopstate
    );
xpm_single_20: entity work.\bd_7fd4_rx_0_xpm_cdc_single__101\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l3_ppiclk_ss1,
      src_clk => '0',
      src_in => dl3_stopstate
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized1\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized1\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized1\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\bd_7fd4_rx_0_fifo_generator_top__parameterized1\
     port map (
      DATA_COUNT(11 downto 0) => data_count(11 downto 0),
      almost_full => almost_full,
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 13;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 13;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "fifo_generator_v13_2_0";
end \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\;

architecture STRUCTURE of \bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0_synth__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fc_644096,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fc_644096";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 13;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 13;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of almost_full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL";
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_7fd4_rx_0_fifo_generator_v13_2_0__parameterized3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => almost_full,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => prog_full,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => '0',
      rd_data_count(12 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(12 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(12 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(12 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13 is
  port (
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \LP_CNTS[0].lp_header_reg[0]\ : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fc13";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13 is
  signal \^full\ : STD_LOGIC;
  signal lbuf_n_71 : STD_LOGIC;
  signal lbuf_n_72 : STD_LOGIC;
  signal lbuf_n_73 : STD_LOGIC;
  signal lbuf_n_74 : STD_LOGIC;
  signal lbuf_n_75 : STD_LOGIC;
  signal lbuf_n_76 : STD_LOGIC;
  signal lbuf_n_77 : STD_LOGIC;
  signal lbuf_n_78 : STD_LOGIC;
  signal lbuf_n_79 : STD_LOGIC;
  signal lbuf_n_80 : STD_LOGIC;
  signal lbuf_n_81 : STD_LOGIC;
  signal lbuf_n_82 : STD_LOGIC;
  signal NLW_lbuf_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_lbuf_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_lbuf_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of lbuf : label is "mipi_csi2_rx_ctrl_v1_0_6_fc_644096,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of lbuf : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of lbuf : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  full <= \^full\;
\LP_CNTS[0].lp_header[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^full\,
      I1 => dest_out,
      I2 => m_axis_aresetn,
      O => \LP_CNTS[0].lp_header_reg[0]\
    );
lbuf: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096
     port map (
      almost_full => almost_full,
      clk => m_axis_aclk,
      data_count(11) => lbuf_n_71,
      data_count(10) => lbuf_n_72,
      data_count(9) => lbuf_n_73,
      data_count(8) => lbuf_n_74,
      data_count(7) => lbuf_n_75,
      data_count(6) => lbuf_n_76,
      data_count(5) => lbuf_n_77,
      data_count(4) => lbuf_n_78,
      data_count(3) => lbuf_n_79,
      data_count(2) => lbuf_n_80,
      data_count(1) => lbuf_n_81,
      data_count(0) => lbuf_n_82,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => D(67 downto 0),
      empty => empty,
      full => \^full\,
      prog_full => NLW_lbuf_prog_full_UNCONNECTED,
      rd_en => rd_en,
      rd_rst_busy => NLW_lbuf_rd_rst_busy_UNCONNECTED,
      srst => SR(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_lbuf_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer is
  port (
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \LP_CNTS[0].lp_header_reg[0]\ : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer : entity is "mipi_csi2_rx_ctrl_v1_0_6_line_buffer";
end bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer;

architecture STRUCTURE of bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer is
begin
line_buf: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13
     port map (
      D(67 downto 0) => D(67 downto 0),
      \LP_CNTS[0].lp_header_reg[0]\ => \LP_CNTS[0].lp_header_reg[0]\,
      SR(0) => SR(0),
      almost_full => almost_full,
      dest_out => dest_out,
      din(67 downto 0) => din(67 downto 0),
      empty => empty,
      full => full,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
HidWR5lLolKcUOf7FMZ9/FkftVgnm2KmZzZ6DoOaHj9jsTtIev4p95LybBNtYgj6nC5n6+bAwUSg
k5tQ+1/Kaw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RXdJbY4zI8UUm+hriO0H6MLiBUCIPMsycin39wD6W5I203vtqCHgm5OLh9ojxoDV2rE38I3O2gER
4FleoV3NmUpO1Ham04aZzwDk1jk3tNSdqozf+FfqNZnyUpIYfCGV99421d9tyPS0NlFUdB8rM/WG
rhKmnPO32S4oGxyEkq0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T6TTpUca2F1qogu5zWKU+QLI8PLJXuCf+aMSD9ONje/3MzMYJVZrIZ4adIklUU8GwuwRx1wxmFN2
YNJgZTK+arKU22FkLaG/2Asov00x2MH515zIjOKQRmeRkTvwSLKddJMn+0XM9ENI98tcnuMfA4Yr
859mN643whsAvlRTNofeDAQqGaHoKQHyuXywQtcN/BuQMbtQ3D7WtBWRrWij6FV0WNxb5/Mmv/Sn
o/D2T0Sk32WdQhxQUPBAtsS0k6tTkVcaBBWDpcyt058q3JfAlpvvlQ+sRBJhPo/wQlx1AV0nR/iv
49bAkgFqRfL1DabFR8v7s5ZOFQ33yg7oUSwqmQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Rqv9reuUfMjvAUjdrPA3ZyiOnDBC3kUuQ9Q5VDKWBOAoMBHMaID5Jyy/i7TyK5X5LnA/T8IW85E4
SA6Vm07RyIiN0ijK7nRLfjBtix6hIyDIPLN0DhyFtl5KJkPW0AubBl2aymW+SDrvQf2dupF/ENYL
gKm3GbKa9mKZj0/CKJovZ3gFiSq70AqRgJ9saNfgUe/PMSSvzZ5zMRCNxqhumLQ6mZnl+bIE8m8O
C71GSafBgPYEV6ObQE8WRJ1UcstA8KBB8CPY4iZQWvk/q3TBVp7QP7We4TkV2e4n4gmLMz9UY6TT
oQRp6141Qnjz4UbpJnyY+lGK8HSY3mun/L7r1g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mbccpEvmv9htmz/JiTlOCWFeavbNSpw9/5RIE/Z/jYcRxAf35amDCQSvxqTOxNxK7sX4UbL6E9Lm
QjsjcV4ljW4i420AMrI55O+ngPBx+wln7MrKnr6/M5jj1M7FiIPUehoW1/6CzZdIeHq99CLiD+kH
lQfb5M4dfWbXjL3nH19YD4DvY6reVqGHw3JGDk0alMUls3nKadhu/1xWGRi6uZxPiUWjlPkaaW5J
Ukl7zPF12aOls7LrHzbJuWit+6ir+uCOyAUrs+4vYl1WgnuuK9AwxjGvjX9E24ObixaybFcJmeBg
WtahAiRvat25RcYd+iHs2Y36OJtIPe72DbDrrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Rp/ttrNR4mZuFnixP2bdrFoyyDjKKlKHvByUKGxBJIXXzo8Y/DanvYq0QD/FLWjrlqo2BI4Qgxxh
3RlBmWLmnD+Pf5RdpvW0d1waUYPCCgbPFrsrQ7FK50dJNFLHEwzzLcPRyim2wwDbEDSUn9MDVfeW
21FMktqFgRZc+UFMNgI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Eoooy8RQR9JZCgIBP+oLCvzkJfPXqy8jHiRucfKG3WFC5ivvSB6sgypwtZ9AIzdk1rBql+vUw6ub
ydl4BCQJg+bx01TndpgvRmgOZ79u8D6N4tiFX/J0wDQ/JPvKHe8ZV0lJbj4YiIMjlkPfWFHmwAUz
dpRQfc6phgZ6JzZ+ffh+tieoofmMw/YRqxXMrJXhqpL/QVZT9YKBoT9IfNUWBso6Vm8vQbEEnw7m
a9hVbtR5hW6/N2sTlpLCYOt45wvdMRNDSpJAJcooxsOO3POoNotsNy/5KnHqyn10jI2+8WNh6o0d
Spc75aOqRAlmtc29EJYBHVTMpsdnGRTXZMrQ4A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 66944)
`protect data_block
IprFUsrhTpQP9SlHItk+XTBaR04a4CFkvdXyx4BqJCjMuOwirUCmyMuReyNvwBJbupxYEcFkxqKT
z9QWxJXMKTlejlz0UdfjsI/VgLdGDfwKYf8cihji3ckCGpdefIiIFLSwvhjd3ORJylMza9j7aYzJ
sqElIvQ7hTyXuKbaFTpWoviWRQ/EQHbc4kSQYdhIUXTQStuQ2PLi3sqLZW1YwXwoOqHAycqvSYSe
pwFN3Sp2i2w7VP6TIotVSJoP+LmCZS6oAN0pOCkC8pKx0VETvvJFDZxO9lZlzDQgz1idWPXvxdc1
fRh7iHKF9K+jjHrTFhSn7VJcy1UqwgdPLNiCJ8t/64J96i5nIOI0Qqxe9hfA8hQ3DUKxwQHXGuao
vbnnqD/yyjt7BEYKo2YzX41j+RediHH2/VaZul9bDogMur0u567dgnRykvOhv4mZhb2ChsfkbKWR
cNK4ncKq3KvKbf3qtv3eHAimWorl3BG/jtpJCBp+DfgbODYyORywZ8DLiWiaRCG1freqIOcRuqmh
C57V+bO3bhbaLtBZ/+nZwiLzQkKnKRM6nLYUJcj8takTkvBKlMp2niVFK8ZUD94PF12YwCS1dZK/
6r4/KALZFficbRgOxYnnBYZf6ze5Qkvyi3TmDPbLOVYL8RoWigll+7Ad2CeDREqmtCTf3O8ezGBa
hShcw/YXKxqJBgMq68qYcG2eYETtMrkyEuFlHaT9TSeA68F1P5JA/xhK4FS7ONWBLvotXLBFwhLJ
8lJzzz9oaTKnFsxMUdUaHTxEG5gFOveFWUpgreQouBv+Vh7ATYK1VhZYJP1xgdBeqSv0UZnwBvIV
6kDDd06y/XPjYVvFmFivDbCjmxuoQ6hBUK7LxgRF7bI6rHHnrX5bE5eCXOzJsYDREd9xtCxpd1ka
795j+GmXZcgz1nzSrS9fyT2SX1lqD4BrkL5HqYOlGI+qtKOA4C/0E9YcH2Rf+I5i5HW7JFmgAAQy
6OSzLs06pd1B+8bwbVnmV9Fp5DS4iM3z/REbADrCkGs0E9YfwXoElQvy7U2BidPIUOfj4fQdL+T6
Abu7dtHCk2JVrhr3B5PhqX5iWXWOKox2/R+dvgE7XISQUj4uiww32lXW3Tqo6HtjNF2TzFvFH5c5
al8CLpTuHyBdi7CL77m0rKosT9XRnsvqAkoU6oezyYP9/95rN4Fe5+XSu5hOAyl+dCAF4jAGPda2
zP8xQf4zD2QMMOuPGKLEkpkV9cb4/y1A2E/sphYuj93sLwLS9wjfetATJAsMer1MvNr7irqbnZkh
dGsYg8zyPgxYBMs+whUaea3HmVJwnizvbRVmeOYaAPVVrRxy2JyFiVhxTecnhkbFgP1mHRpz/kRZ
91eFuLL2iWbtD6APzofUKsqMNSzuWv7JEoIRKsGzq8RYz31Spwli+GWN8QqcITNvsfmfg6nfdHMh
lswyG+jGXWWn/+JJGR+F9tFPk7k+ZXZUSk8rpJr1uXhF4SstORYdK88N9k056jcfZ/m57na4ibI5
/94pq3jTHcIcGCKl7XosLSfwBVvFP58k32kVwjlZ1UGxCm7NdHgM42/hApvcXpJAu8Lx5vPcCMEq
qnKcjRb2hVehsy7/NpZt1Dz9bHnfIjuDD1epCCyFnhQ+asTE94NhOWpULdKOSp64RtZbuV9HFJCb
Yeqe0f7sLRoyiVASDYkVo0aq69OiqD/dlYanOclOCmPAEVWvkxbQ68UYys8t4C6MLJMi7V4b89eC
zchkzIRQhQ2ASA7E2azMIWya+6aCl/NlBwNGPIjB9g1wmo+CxklJpF90kDSH40Ww31BhyMkbLzZy
fASgtKchUNxemVCZZ926LawYoPsFf1iKfaK9cbZs8utzJLWdUm+9QdlOO5h65DVlRSrzOAwko9u7
lCPHa0gZ9X9+U1o06F/PbbGTNlTqCz6cHbk4oB8uhBf3gtFxHaBAkoZRd14Tdx0iw5eW6YJqjxzf
RksyzKB9GATnmR392gMNvh4Zg/0tzOdWz0s93DPnrstKHYPUq2oM1qdnlYosXSBmeBBv0hrEFpk6
HBoaYpEDepYtY2xrPNWm0EF+YD1Z3Ij4tuIKDob7/kwebXa5RCIoALNm4/60Ik6xFm6uF1CfAoXm
KqD3GaHLz8g2Qc9Gddmr5WhzMBgS50zcA06dznohwHRxot7dK16J5ySVlvlj7WoTGbkzyjsYklbo
EqZfSTfxyGltZCj92zp0NX0IKYd+5Lq2XsTHdI34xfPFoXjifCP0vO9hEtxkFOtw0R9lhqd4fCmN
S8o2ZqxHOYwq7m8L0NjIdC5AjX1mT3hEkK2SRMQRpKngmOTO6E+WENINmmQZczzZZdxqkhDkBa0J
gx7cD2dEWHjikiekCvkGCDhBQ/STFC2rDS1t0PPDcmKY8tu3KIMBD8MEzxKNOIZaPsLf0wIAdwEU
zm6YRN6b2Inw6OLXaK8sENs3f7Oyc2cWClhNd7/SO6/vZQK9YLD0j1fpyzDDCXZY+vsO/9kdzGj/
zPIqeqLTC9i0m+7npABenBphPCRBZdH+Fbq7eb7w1/1+HHEYzPGWLCXlX5kDDX5bk8UaUQHJk+Kf
uULL2kIqtNT0Q6F3d4GdCgarI+ukZw3GH7XkyANfYcDrmBFjh0ZxMbjjeuEuUzcDOraDy4ANWaVW
dbvIeIP8x4jiPTHWPj0EDZ6H0Kb9AabOJxuQdq/0uk6nwOVUpRzyqBI3gk1BCS9xCF1vnXXG0Zvo
cncroUb0WVJ8TaoXtMrtasfXAhIxwJg3ol5qosjohJUW+Fhfa/P5U6RjMzZUTCfgBq4G2muQ+9cP
ZzC1Uo8ZF/RQsTwiAC4Xmsa681tBGI+okG64XhdhhRpPnrzdvZK0dB3qPb3ChcXNNg80N02CXkFK
Wd7m0V6vzFJkUYmMU0hm6+NOPyFq2aDPeB0CM1bnysXv209ckiyDb2ZDDAK8Orn65n5QfIYPRzoT
A1Sh6k2JrxyIlHabzMbOZChpISVoi9zYdsUH/WAqnwhVTYjzfYaJKECyx7vcXdDcQGDO+OY9RkUA
SMVKXmIyFwRBDhxxjXvBgzp4VPlGEjn3dw0xPGpsydeZnHA8iEUbAiciVBx8A2Nft+aqNUtxC+Q9
8Rti1XaE/6nxs2lfGrt/spSL++gn7uioXdBNNHNx2q/UR8nUshvPQgyjQfRVwFaNyP47raTa5hPS
9rrgg+4aan7BRUcSlGAdUNn1ZwmRAoxJqtaqdKAMy/hE1dUYB8Z5Hkq4ReqwXKOzsiSC3RN/6d44
zCDw38c4Hg9zVwPNoug5V/AEbkTcBoYoPvNAjBZCNRndWJ7LG4tk3ZdgnU4NtDEuKnl/kG40urrO
Z03KrjaZBRhlYtpcnMnANaiXnP6xnw/82FGytKANydzjcCwTIlEmgdiIaR82apIiL+xC8u7UH+Uc
GRtNRr3b9xOWjsMrg8hYcNzfGCymnOxUDT7ePT37kdrqNBQWB+97tqDnUgFAYjGRUDQWyiMRUImF
prxdY5kgSpGuY9cgZQL4PQDJAPATJn981C4GPlxzv//J7GFsScO2Bp2mRHXxZFRf/WEP1LfnzFVu
MrqT7bBK0bKo8El2UrhauAs2deCI0Ub+iQhQzHc1Aex0iZZlOZtQ03r8+vWnQHejmxE5Nb5oea82
dsn9f12bnPcNn1E7tZScmzl0F2r7wT7CHbA83NjEGs6OXrEK6jamF1eygnWT659+5BkcHkdVCpvm
rRbi4hVeVn8FQdid8yS0Y6Rg4NR67IVlPOjpUkhsDgSveHDGP7pxy1Pga9Xh68ASgGWCN74hzNFb
Obz/nncU2sGX3srAUvu+aT/9jTKk1Lmr4pRK04HFdKRmWucDUr+2fIdUtHB48JUuth7IsbJVIUSg
ydiZplX21OR7/1vWl9jHpbFQfggGLjhGs8iwO6Y9GRF2UTyDqSeNOrUrPM0lEI4mUTULipLMmkhU
iUUJVOQsZ3/hO6UG8MGu18SCIqcAEYnpJYwrXhGKezrJpdDGcqt2YgPLlSo7d303E9+zGtGGiSjX
LHgR1KAoFHnmH0o4lx4K6mY6LtwcPogriWTCTFs5h9vqaD1KF69rEQVFnFQlN5Od/RA1hBSgQ97B
DCZueKujDYiC/pwViK2uQBLSDlC89X85SHeCT+APopi1ZuOL46O8TH4j3c/9UBBGozG2DwyE/nJE
svAh7uzHitQ8L26apZammLOVXlyPoZ+lujFDnr5Ufhc+lPA8QOaHpffPAT8WUdKelbuPJOlYqu+H
+FinZzr9GBJ5/kgbB/Oaz3YpG6LtlsdU/1spgpma+uUyVF4ffGQdXSPELcLOXs6NHTeC5nreUbqW
aJukwXXvvr4F0pWNVUNGNWagVtRo2agTVB6W5PbvEy9ox360/pGZmIvzp3lVNjP9QwQ9c0w1L3lh
i8Ej9Fdd0s18IovKGBL/KSCiXQpy7Mf58KXhL+MbDdOfg3gnnMIHjWibvrBRDUPLgD2Qdv5mo6Ob
dKFRPULC6aK3DMTXnUZxanXSssuYmIa0+TruZkvsp3ymgyGcFYhdiRqdCxFy+iOzmMT+LPeDkxYR
V3EDWT6jHUrQtk8gRbishbfuBnmuttW/NohdiybSXrXQamuVivrArjiqmkcNJbYoVDPQvjGBB0fH
lU4tW8rOFv1sLZDto3ZHKppZZ6NxZaekxyYt2BkyzR4ZtBmhUJHFdy2sc030IjAAPZtfMCDYc4xn
JjpItOhqa2JKMP2/syxq3XkQMTuDmpUNi9gaJeu5d6UMif7JR5HZCqQ3L0a3TEX22ncnJGfdaawr
zlMDgCljEgyLXeup5VmPZ6Z/Roq37lIkfondj7YJwwBTpnslU+o3t6H7x/ld2ijVvrVvirI5RsD6
NxmyjGkphuDCLqQeNuJyglYE2Vt6v6jtPJ1uo/BO82rQJH56nJmBfVyZOa1BojT9PgRdQ4Sb+aI6
IPLcI3sDDsc7VAViyPi1JEOIFxntLO5aCqIfC2rHafHRTj3vljq5qnVZSNhovhoDM6vu40iS+iOc
A8aUuTL+zN8+VhUHwXIzlyIgsmAyMskMvRB/n8uiqEEfaP/8icCLpP45OTuxW56o7gbdEPYtoz3b
gHX8dD7m1j6Lt30oN7PGxWLL3YEWfE3WrnHtjne2I1NlKwpH52mHvgWu48e8N3F59EcupwokcekS
QzYHmCxlDB0bN3Gsr2dAmZIB6A7SUZKpxhv9P3oAF+OdTclUkokM6509O61DG/YanBmJw2u+NpQY
RKhFWKslQCzeKwoXRdenyGOSDSS13mWv2pbq4VT5pFIov1yIUe+6s3Yau436SgfwdDXHUmw0rnmO
KJh0epu1pQwyWYiYKAjOccavuuGkCx+T5WO5Zg6bX3ANonFHnO9+rwqLOqFAxB9rltu4tSQpxjIq
qNcuWJtHYw9CfNxkxjD331tWhPWIddS2B70wQW6Lhd6LVREzFMcqYX1vqx7iun561WjK1k04DCp9
5wYR4Ag6ZCXKxi8kze3m7UmYJtMMRaP/ePMlZ1RI3tDssn/aLJLXhvHPovg9eaDlP7Hf1a9+w9Cd
AfDmvqWD7xa1dq55ciJiY7rRpmqGZ3Kemq+2B8xem3VhvDFbkb1jp11zKRlO3zUiOGai3KiTnmDs
ZSDMFeLr+K4Y15Z3KocvECM8NPlsaSbVSrXquwsE5X2nkv3OtQ+2ZUqM2sbMHiRgJGAW2GuICR1b
b3ynlCSiJKeOspISjVCfv21XOue7ms/QuSbDmh9cE/gjUc96uzr9n75e7znz5fl8WAS7zrJ3dXrO
WE5wE/r2GvK29MpaGvVZjbeISRwitQIQDIfiyVXfNg8F0dgjw0nZl06To/ifKGbUqb0qlm713fUK
DoUA7JshJ20o1SZ/j+/0ZSVHZq4fqdrOQ7M0tDKAFKKviVyztGxDu6zv6fUH8luGPQ/vjTIiywO3
4G/Z85uxkf/Az4xEqQI94g9V8j3ttXsAEzX2U6z5PXE0KYLVauGGdL1w2WnTXy3Mc6LAnj5LwyHA
y6F0wS5agqLImf6EmailECA99tsVfq3htf8F+cCKSRUZfWtP5SXKiMStkXSU0YwFUSAa70jlBMGe
rTmiFGRQejdPZLXq5hJyqcZ5GH+7q91iyHtGIVz74Xv1hbP+Of/tpFppwFqy/8d4pKprCdO56FB4
V0Ymd+TnCMHG3j95i6q0V9WZTYW75W8/wQAX597NhNp7W+3HAffgwzExqpPG6acCZaCuq3AkoS6/
K8X5Eo8j1amGXFHWnPWZcYxl16b/J1scDEZk1C/8sKq8Db9Dro7y6/yYVtTf4b/MzAV5vz+pv3VF
sJK92Ba/xYuLnW7aElUJNYoq+2W0EHsH9Z5WskJZ4J2Mp1rYXxXWW10miTxB/YC2u/bRditpjSnE
l1zeU3A6qo6T63/SmD3ksrgIFD0yWVJ3e1rDOhSR/pdG2I/aEffq8YShNmIQVwYl+eia1pU1SPNu
Z6K91lKlgB3nBG65AUKQWNiK29xmNbFvZaAQ2uUQEPenGFWd8YY26OIJXB4i30sSC7PJdi7OxXXR
nWAXN4SLJ/Wc0DzmUeUvfkGBOC+iOmGJTGZ0pY6PmI6l64wkD/t0LV4ec3hGXMD2KXKAb8Ol8t9w
Z5+ktY8xThjvGPaZwiBewbxcyIzxUQ0LtWqf+BIs+5YEBl3Cuqp7Z0hGEzJp4TqHs3SkpKot3yLE
uXtbwdxP3S+GOV7bD5MgL0+0Tt4rie5b5923v3Ozm8UqudupfH4DFyyvzLlRB2K39PjE0QkG2Ctz
wA++DScoVPPvC/WEMnPLeI93lY+N4wL3vsDcl8Kjy5cVqqhMzmdm9D6K3fZYhA1xk42hDNKCeSDY
a9gtp9eKmpwQoenOWcltiN0SjhCbKa/Ekqpj0NcM1D+m75cxj+pMyBITW6RLnbbOVTrQnhUVuGB+
rhcsp1KmK78vUnzdmqmLqfZ0vAWZWffpTD99nQxU7613balhGgI66CdLqAoeF6psNBddaSdBw2KN
fcBIMsPGh08AbU+tiwjd96MQnzgc9Ugyb+I+5lhbCKWCZXZhjEaOe+OSbkKcGD9chyWh98wBsh+q
PRpdsYwzLtbgSnzMqF4sXbQdT78sp5NAXPj9AtSZ4iKc30TMXTrMXSyzEMFrTu5BL/PZzrGjvIzp
8baJu/KLAUfA+/OIjlgReP0nu4BYJybknIuCjPgaGqA8n8DWdwENnqRXcZ9kJM8LCAwMueHgAh+N
4OE+DdPB1tZZqVWVSgCK83HTnAaP+XeZqgRCQkTEfty3Epx7pU68JAJtksS/n6gHU+PreRx5Z4MU
tgr2v7Wq4ZZK6JGwVe7rSIjQZ8wfbZzRr+yM5Ej6YNDAbfw5yvK+qk5vvPm54LGXNr1yYETpfxin
GCLulUWp3eztDjCjr3nLgCg1gMl8qimtkEfLS1TYcuJH+hdIbj+YdEzVQDNI2wu3aR8bVoaAPOxR
3kqTVPkVtDOZuiTvEz13ckNK+BXhbiq5u1Kh0tWDldngXydalDQoR94L9nRx675cEJbYSw7MXvZS
8CuC5dcTogZjsmdWOO4YtX35dTuYeULgom15yeVJjGcSvpBTlmLs+aPhbPWEx2H2BmvaOXL6nuRB
12Or30BL/pMpI+VEN15PdBe/2tuJbivqAwlcoYbkHAjfIqy9AOwCez6shDXPSNppIe6ml2sDslks
SFYUKEv6zRVQUWQ33DjDFyxYwdG8o8dyAvr+Ua6/nTEzFeoQzMiBHZpmgqR3bFdx8q45SwK8qJqb
8YjNPvBDdlVGRR+BBuNfnI2jPXhnXLb5spUSaUIjOrG91uqa7Je4BOGpKeMmxWYFG+MK+vZLRCoU
2QNgCq2Hvwxac/wArKtWqlVDuScLPE4v/tWc/EbST8ndKy3cICXzCxt2LQlREg8wVPf/6hp11zb+
qwI03oCJfnGJm548fQv0GFJUAKSleokAIoqw0tJ2/A4lequ4fD25bR8IZbeNBYkIRDOXnvdXg66o
yhyRmZl3TiNSdSMlljS2jt2sS4kO1vMfDVjdSjLohThWBFpuHdKbH/tlX9fADzPT8AAatw2uHN4q
qWl3jynvZnnzMrzDq0Yauv13DNwIQhvDkobDuE9H7xmtfnUf09e1dHwFM3OxfaCCZFe/EZ2JnG/v
Zp9ngf9zRC0ohRHJ1uIb1siuKW6sWiHyHnI2V7yVQPjgXp1tqfPiFtJSnsuAtTtU6ThMMldqAgsy
6ANUI9V3xnFylsisX1le10jA+BZHq+QI8edylTs1ynzKxrUhQo94l+tduHtTX5mVW/17LiEC2EdA
bbtq3BIVfHWOhjqGW8VYu3Yp0Ihwi1PV4X+DOHDOIAooPp+m0ue3GFMICY5hpV1A9e2g7dsHw1iZ
r3J8mw/2eDNNZH49WW1eRDNWZtfMRzsRIY1NVXxRCQZ0QOTVNtLPEV8LTEcUS61ND7F+X67tjKQH
XZRetT1Xzuq5ecX5TaFxMoIjtlcaomP+V6yMCxbDtoPOh7obOqUYI9d56bLUSTVOGbhKh/pHhmLG
4T7a2FgJ6zm86xgNdhxJA7AgqgJJ5NtNyApbLy8ycIya4CPZpdo1/CP89amHm8jAxqcdTSqRPXjb
elTRw3p1Ge5g0D9Kn9BiMYsUrqLzT9MhvSSDIJZBIHUl8692NVLZ0fDLFq5QZeGGym7Cag2HRcms
4wCHnfSNvvAWAHslu/h8YyEXS+v94rg22jVdrVXFLMEHXtspY6pEPn9GPzj3d3Wdky3zlGpm3Wln
/tY/Qs8Xr8Wm8Wfr/pESn0xhy6ui8mAKGCekA3gChNbTXNxPpWyjlw+OE1HFjfTWeJLY8lZKiobm
GeB+nh7tTQs7nKaZAjWQkLGfs0zy8FfNe9NA8CS01iqMQCl+ubvVDOPeK/MoB1cIFQxrXh1LdUYL
tXLxpZ2jckDSQUJa7EgQn1NA6yBcP4wlUEyzZmg5zJAXG3x1LVWkSmYmuHZkPAlSKCzXt0umi530
JobqDvjaQ34Gz/GzJrFl7E6HWP+I1s2ax83VnyivpPKRoKQp9XAURxydtQSqmom+NgZaxWs3ikkG
sL0gdJHJI2b8PfGFSvzdVdv+oi2Q5ganYyh2Av+FKuR9hDVyHJfyBR8pDjWwYf+ry4d47WcYe8fz
5f0RBqNPc4/LmKUhdqfgtr43595Ns7W9sdyvGsZga8ipQBVv8wbhijXPdpBhkuETQxd3PeGetAmi
bppC6omdWDxcmvDgd5dhYGEAObQxh6I9lbByU8Cbk3zy38i9RhCe1HaAXrh1CGRs0Tz9WZzF4CN7
jrGi/rvLRPLLoWAMmfmYQ5MxltFCHDA+uDV0xATRz70QcXIrMBy8l2snAE6TaXxWj7Dp6H4WMZl3
mzRnjvMXFHg6a3/tlApfEsCPp8qFwZrjLZJFWjihDaLcirff+2BTW5AQJf7IcJl2TutYwRc/ADEH
8fSh+4NOwLecRwjft4hkXBTIqutuyLWAFtcJ/3v/QVQz1Rz7Ijn9VU6NIx/Q08Zy49PyJHcNKse4
3z39xNuELk43n+5aoKRCN23rXO42Tnai57CjUKeTLq00Ciy6qk5y3WnzF3iRUUzl+RnQ55UMCV3V
C4BDHES/yA6Cr/xnqmwptoYnhGIfYXL8u4S8iOrNXFmKyAz4JDQwDppf2suqnFq8XUQSpui9Dq/A
BxQ5gTT1eOy/VU8ADmIn4pAwhpjxO2X/eSB0XBoKY4NoGZXZqqFGdygIpCHxt9//ahlDBIXghM1q
AJlTHyB760pf10ekj6lomVQ8O166GPT0MicAvk1LdZ/oNQlFVQT3Ci3C0u/2+AP52wDSx2mcj29f
/VPsyvR70zH86to00345J5t1+r1TVxYnaB+3rYCx9xNCIf6yswlOarrh8wLv8mnQUOETo0lOJOK/
O2lOlSRD22B28Nz+JM1Mu2H8auype8aU8dD8nmV0JYRLdmSIfXKPbIL8x8VjawGhvV/R9nk/h46E
0ORWwXcojtBHJRvkEOSucaKoErUXU2fkQShrIVgxZAfeTouSfjzmLzb/XAt5c5sWc/h4OPNHyZYF
08eJEjx0EnMWaWhGm3HwV060WbE1vTUpd3VaqYd9WTykSUJPtCXgw1MiZOWJJdPpzKIp/AcYdmRM
VjJB+adc5wyTmdX+08HD+FVW/QxSWkhkCcATVyFNlKgdPhz3OB5wEspOz3TYjmiDPSAp8RXxlBEV
5f2hcPY9T+qumciJt6eZl0/4voE+Lrn//9TByPJb1FfWMZcrty538CfNsJNV1SQCJI6t4vPkcXbS
DolJkG+1MKp/rLuiM7k5z/KRXEMjhVuNgbkjPqbt0AAf0sDK+ZgkwEfNkHLrG62cWaXUxQzYVInq
f9uSKv65mEWGX5xLIcn8rmb3nbzdkDmyY/Q4YkA+GQddZCtEpbu/mhTaj+J0qTKwcI0ZOGi8lY8c
H39E59RMtSLC98aPJA91OUAW1ltBsZQazOCZ9QX9paaSbQ7EuKutVs1ZPiEXK8ln0XakXLtTU6pn
USmgJ22WFeMsBqR6WqgS2qaVBNJyRV1yTohC6egxVcT2SZp23/CiKMHNll1YZCSALJ9gu3qV33tn
p2jw4bVvLknPJY/VH+SefbLXIPy8HviRI5H38rPnFIu07VrDfPTXs7aieYbOSLZz7/Hj9gHe4AkC
Edbc+IcPftlUMYGgcy01Mk7f2RdYFi5sxqyrK5anVcPJWNFCuh2neO6hgoJtPG09AAMtVpN2+oy9
FdP7w9L2bc9K7iT59WS6ZVPNOQaxrAcIQllBCTBmt2GRMDnOHMNbtfG+EYmn65xZweKCXXIxNDYz
bTIjbCDPx7zhJKQDWL6pplReK6seOJFyJySgOONpzAc7p345IPVvzh81/d8j2uSEFEEM3HdYZ273
kQKi51vMAiQ2+ro46ISq5JGFFkbs59bhSamGYcfsiFAAIEGSAgYErWioj9Na39IyNaGBoCg5Sxac
1mrJgJadPwQq2ZhtuGurMSn9/oLm3ZaYHu6I8Q+8hDlSVX5+IePsinZUuaX3sNJTtXlpRAxU8Itj
I9BL/NWctrKbo6JZuXTgqZfuEKzDHmrHzt1V17CcKoY6ffuCF0tGGxP3esuQQFxAqkzL09L2N5JG
BQEN4HnL+IqYRwOVha+h7FOHqkE+BhN1vLFQKewVejItUwK3na6CKegZkCU2yxXs5D2VJe7MERCE
3NJl89yLMAmYUM4pEuwlAPJRH3kSi/712rnMtUHJgYrjrWiPRj9JF5G0Jo+idFTmtj1Sb5VluOd/
9rX4vQEupvEFJ7HacocvxpYF5UUELLOD1jeLgF3AWCEd3ZBYGpqdCFcEpLrsvG04wkTgNNHm/0fL
51V01y4bb4Y0NEzA6hlPJytymh4gLeE4OnpKid/6oTUrz1c2Ijy8cuFFqgQE3jLrdihayGaSOo70
2pjGDYWCwU9vsWgmY7bj9Ay+FaotEFLPvf0L0vDpj5Vd8teYzFS0h7JNHB+HnRvBDQ1BDFiTZR6e
BPaV3lZv2vN7s181zJBXw+lewIkpltQbBtcyTQw0Qnc2lClgq1M2OrhF25ij+QgDDCHWBqsJfnMZ
SPtJpbT1w6lFfnFZsUjZJcTjgAxG3Mv4saOi0c3lc/+P+WbXoMS8J0jRSk/M/BcjspQHoo+kwT+O
0h3uJ1FuCs7mi2l27zHaUlldlzRTA/VRBYOyLFLmi5u1djIYDihdyUnDyj7ZaaL1cDyRkRHYYi1L
0bCgbhx7NiD2rePN3BqMW3jCBwEkW8yWublSZetmhvbez/p7IGhxOtF4QUg9LladqP3Cp0w35w/f
tr36eMHSTOf+19Oar6knvnNJUNFt24NzJTul8ezyk5jPeDCJk0MDOO6xkwHJNl+2+BBGZ1GFpM3z
//IdNPZq9QbOVGaVDgzQVu13Cvqy3+k78WQg5wRT4KOYQZUNjdO9gacAPUbFGIGSEmoOAySMatQS
fuixZIyU2SX7JEoTTPP+QS27Af1P0G5MtcyYzWY4BSQjChcnMOLr7FeJ3iP4qfUq6IwuK9Lzih/S
jhFvYrSSKGE1wHV6FYhNP9W0IeRIkpREgd9+tZX5nU1LdFj+IT/WHSdglglgjDgmkZuHHT8oF6TS
n3QdD7ixtx0tbB6hzlo4PLQmi9zNg7lP3UyQKi3nzSwtxC40a/+uV+TvjiPRznVjBfFVZBwb+DJF
q4F1rqeQh5CHzAdfojdZMuyUiEP/xjTh6yMK6ojL9HufVVtfGU0q4sCNbNwZdoWBAgM+yLw2IB55
idHVxgGUh65+TsEbBtziR+djwOgvQLzJgBVdO7FkeUJt8ttwCpCBToxNUbxJD2XscbVxzBe1ypaC
9E396ScwlZTqduirjuaRiKgp2X2g6phklLKn9MUw/KRL+qqzwNRZhniFjo+WJ6c1oYya9ry0x9+F
XHCSlQtLGIuiNi0iZOnlaOQP73z/MsOcdHbXs6gA+VAR3ul+P4LymYj5ymGNueFM6NhKDPY5Wacv
VPoeBC7zcQIHEH+jt0EWk0VliRgwaox2S2ukVbXGcW1s54WPjHlsD69uBQu/XmI7ldAxNLdbpGuM
NWpLLP8ETFRIGBewPKb17+dfIIgZsBxocqlNmExlHZ5Dazu6fRGLfciwBb/IVQK7hHraqU4ojLse
1yj/UVIysjace7kZJSuYdvy94yItWG5pD8NzanJhEIJfRMpzjBA3P70LLJ1qwm2HnXQhN/6UAiA4
3w1UJDhP9EMWHfYijdsmKIKv98JJYRCSZqj0rvTj7ElgVNAAs0CKeI1i9IZjEncTzYXrc2tDDqJs
9uSPc8WAMYtwF2crN1Ayw2WfKX5m+nqr2hMJgCII4TIehnsdD3CGjh1/FEJC+Opmu0v4dftdoYLQ
3YUe86sav5FAuM7jL4wJtdoJlXCPgVZQ/wEyLgLerL6TY1Zuxd68itnhDIiz3bFbPPv9X4Zr4sUo
SMYrPuYtwDCpyiZ3NCW03brv+3MsYFbq9r6K2Mzobv+rHP1w3SpjGxvppKjV3T9NEILNBHB0C6/0
nay2ObGnhTXKP4Ss0MvNX0ssWmv9FsAMcqP0THlSshgFsE81mr2j+QC1wp6uPjBV/O0lZ+mmUCk5
azw5DRUc11ZSZvg5v91FD8Va5cxUmxNkEMJYL8h1wcBfTS2LFq4ZuMbf6bifNESt3QqMobJgXg7R
MOebDXWLFIOwZdN9bk9XlxeoF7sw9BNDpKNbmUVAhwPJXZ6eOF0BwghyO2J4Kx7iAzpdgzPALW3K
3Cu0qu96ho3mPlv8pvRVnkYiTD+zZ3dO0o6/EGPPFkpq5G67nUkaT6cdUdal58BeSjKSdRmOOMAL
SNXfMopfEW3sNF1jvthKqfzQNqLnIkgz62IuRfxbQ9dNHgREe23Sqdk8WYbH5KzwV9/CYFJM8IYH
GjzlxdGZ7ZPT7HMBhJ7nq0YtEQcbDXLnW7AEN0+XnB5a/mItn3d0LtrrEvW7cLLhl58fwSEJSHTw
R1w8FUmnLs7aaY/QxNrRhUor6zBRcaTEZWxTskJsKQm1hiy1Y4IgTihzMg0K6lCh/wnVzR81KD37
nKXQM0+CleTUb5Q0Mrxe0EtH++UeHpyuT/nsQWwLsoIxcBGjqjM8PJ23QOnx4PwNE8p0Jo7vpUSm
uq/XUsV6YHnV79i9x37O0/GYxsofadIj4qY0uyHwfVkzly+GCVrPLPFONpoQ0QajZmb+GYWjUr+i
c0/1BbQaniDzQry8vdG4WNzKx2Wib+IYUr+GcU8P/vYwQY5y7qsNeW6mxM2lvrc/SPdjVr2kVFlt
mKLWaLLK8TgANyY4xmqgO+qiGw1mbhhYY//NVj0lfpPNc5c6RQM5ttHGNrQoa+Z9H4oFvNwsVpAE
9rimbrq/hrfcSQ1NLUJrZtGCQzdfPIIcHhShQhR8uR6MBQ3AtJhYBe0IBqb3E4j3ODa/Ysg8eUaa
HPIhSHiG3NXunOsrtsBA7QxQHzd8gVaVIs//69wG6NUgGni0kkDaxE1q03LYVJvbos6rXPLXKGo9
T3EMocZ0n4LJqZ/VCxNZb/Mmk7P3RI8EyqB/ogmpO3qvprMoOF36LHRl/G4I4cDPXV5MSNrEIIvm
Hsvu+zEcGQ8SnkfDlUrSnc8OJn4OssxNnkp+aU62P9F2NrGRywUVjnVezYLHf1cBhx3Vx1fZrCm4
e4SrqrQPQvbiYiIToY+/gyDr7V1Fy5QBwPkUWzCLHIE6UXjtZ1E5ehTEkb229IF+EZNAJHzVmF9D
NJR0MS9DZ+ka+WIT5TE0bjJvcJfmKnsXIrZUoaeDnDgHOJ0cuzGynUF95SNseU3jLCe83sdgXTSE
QE9Hejv14wF2DUS6f2zXWUAXG4nV3kl9LHqPtYwHx+bghrnMlj5HjbFvm93CS+ZF/tinhyUMJmbL
O/ZaTH3Q/ZluzzNJEwOg38Z3qzp+b5dmUjDxC0PUokSmztqzMxPIPXZn1qEfbsUyWw0D5YurxKx3
sGXixgwKWbOeD5P4yaeOrgRL7kIEBYirtkz2F4XQUBOcR+nikU7IDsWzsr59PQTraEnVdiJnadU9
+qrJXQDUaQKl2DP8y1RjbUCIKRTup6pLr59Ss+oJFTeOWpkBq4MGmOlF26JDrnGgOl+0r1FsaC8X
D3RRP5qSeaykxAPDFggqBSNsBSXxaZqz5B54pgo+7JDAddOzPXsJ05F1/S1pxPBsfscM+qS30J5T
e/QkOZIhugYIM7ExFknCFTl//YHwNmav0jpl/MT9fQNne8OgjigfsdFuCMgE0/fPV1I0kb9B7udx
13CL3YNByDEPdZ6KzyGoOcWF/vw4kj4Z0C/imRcxwUIroG+RbufLMHT9GbAaKWD1FBo5PO14tps+
VKFMFHHV4vq3Jntq4jnMn5lYgkVBMQmE4V5FpzSsJkQsujw/6rE6K/frAgSIfAEnE5HLlDV8dgpn
YN7b3FdzxlVhncUdknqv/1ikD1A0cMYn6ME0bxGqp72ASo4aRhOYkWKg25gMHqophgsnU1VRcOWf
+QqjYO7V0eCPnzyXzAhRTpx+3XJdKrLMZJxSdsfaqt1a9IxnRxBgAKo/n+c/QGD5Tw2IjzTmp31+
2f2modFNNpKKqymFLD1pLu903qqv+1xv7hYoZkpGJK5Ogf7sYXkirETZ3RbKf4MCFffxv05twV45
XskBGeoQpsBB9gMw+bVYuouHX5KobDO9mu/LlS5L+1niEjjJokodrblVmYIfJMRZes5umGutf7KE
LfkieeO9Tyn0UDLjybzbziBOOVTbcFon6SRESrnpDfQUTJVJNeT4DoPtzJxyMoQ0Omhj3AqcjQYU
p38KLR37PP8IB0ZnsaKL9AdWNDc9FEBobOX7muNQNji+yXh638h9fNFS0n7kktI111XmvgleiowG
dKJXaF8WIVRQaigkrTqURJ81j7PwGBalUF7EeQdA19C6h728IGZCi/cJqmaSvzVhybh96oZFTGvu
wqnZSPm54W/1X99Xq4cVJiRDRewRPQzYRxIA0lkIJVIKI1bJ5DY+8xkZL6n50dkMwRznMMhzTaX1
W9smsjCGaFsT0+cHOvTHVJn2HZlkdgewE9l19th7wxBKDE+wZ2DZEAPrkVaVgWpA5CLHBZRuIBTf
ZtdNnsjydiTUSvhXLJ6zRYpwIUyM9UdXhulrGsW0bYTBtRLEN1lctRHgLHOdpCSEtP0Q9IFLJQkU
s1YUyJoC5S84yMAPylMGMUqOyhdUpzbkzM5MB8BH235NqO0T3iLIoBgsPJDkII4EcPoPJobFVyT7
hRP1/n5c6LopHvarx9xhGopf+KgR0pw0uq7l29tnmaQ8HYEyiXRUEoLWzpRR/DxZq85fGIXWXRcE
BCRrV0Umu4lQe7nzsvWJDPJk78CvPGnkkBXXMwuk1ioCNjbSLITzxueRFrWcgNyvzUaKUMDkqhLj
8aJJK3LvUuHBNJBbtgdox2xWk7W3FUNxwF7wHQ5qW7uSiZDBJaYeCvXZKQMWMq9M+ICNosplWk9T
9LakXz+qRmZlBUHcSS0N9yRb/h+6JucNOvPuXKBH19cTtQaT/Fxy0FEoAh0voIGUn7e10K6RsqWa
js89KCTHitlPuygLPMGGirxEYsVDUP9l87NlyIliJazuWaw+JIwHoq/MGH+fc1At/8AnPG6kbVcZ
Ed5EHJiR2BGaBypPWGggPe4bRdG6qzmh6hxiF3CGZmWpcrJ/zKirACKa7JQPVJ216DZBWs7DIiIu
FuVajh7hVeYDJSQanT63gcXV0J9sejiOqxMKQIlrilZDT6txQScHDTH1aOZws/9DD7LWL1GXltTb
DXrKqeqVnzHKN5r8g9npvkq4tS+kBCAQlvQ8Bbi2qWlnRNdUHF7nhGJUIfJuEASx43AjauhUuhJ4
4j9E77dK/oTSYRc1aJXNAPau530VBHk7nlN9NQEaCUDDEPTtr6Vf4KJWUmXN9aGTekHuLYVfo0nr
RLRX/HPbqcCSkIbhhNWmLp6lo9fLLiRSrzV4+1h16rMZi8G2/l40BL04h5pISJd98gw67pB4hNSS
yeWx9e4ERBrZVJt/rrfWGeuZiLLWXR/Mpb3va0L2uGsq3yu2otZPtuwQdJS50gihhXuqIzMuE3qd
Ti4XtzxcIQCnQaYJqZX8unM8+VF0y6623rd/KlZpWS+6ZgBeE1SjxKysEPO8yuoWgOuMIRxy1xWQ
mFl3wNoSpyPSczhiy859SwSPVDwVKPJfUWtxkM2/0tnXSdfj34nnGC1lXAEy6m5BEYZ9/F0VtkHh
Du4JgDg890j3rP+AYsyXo3wgboYSWKvrXlCz3ZqyOAwx9Vdf3No+iWtrrj0BC1pcS9yf5HsSBQuO
8Y3nrRC9yyN5WvQA/ug/SXJhODT6xNMN6vOrJUp6Qqrqp+Yc9LOjAhrGw7xpVNDp/oSDXgIHI1OH
V7p6PWhxNxipnpwGTzzW5O1HK4XZVsZR9f2quDGGygw1Qi2kmkBZYSPyrbD/LVONnmFoZy7LCeGW
W1G53ct6+xbEOi5dMsSLkKNIu7LyxIcQW1W0tu+0/FfzS3Gd0WU2HCNlZHZQlG8e5KjWd6qvQSMO
+C4VRI7+go3ObCzeadro+DYMcdtVYVeb/FHrIp1CBonZnizWib1OdfEffcArG8SCOrFH1S4XX8Ts
09NUirmXijjnF5IE7l+DsLlYfLatju3V7u3NFkQ5gxcuSEU4BCVYaBm/rz6YSAZqriA9P8yrrz3n
ozirplZmdZ5hhdbSUWL7tm1aLcBxvyw3nIyIyy14L4GT6xr7BYuS02UdZVQzVxM2P48MVqL2W+ZD
knkUXSI2ow89X0X+vRgvN5mdL/z+KPF9YXvHhYHdgqk0uU4yhix8L3R7YMlFJ8vbiWPYpXFwNLt/
dk4OB5MIghthwnv24cxSR1hRCStER/TwnB09nvCfS3jSR+RgCI9v6OV/PnqG14QL7VPOmfCh+ZtT
fzozGNrG1fj4pL6MKyBHLi8lCxlwUPkvCMW3rl91Chsesj3iU6iD1OLQRoCTyTif+hknQs7a81R8
BvAjcBvOkzrBJmnXdBE0s61BWu9skDjDfLltBqufgydFH0dilBR5aIYEkPVM8lvx26jzU+QmoEHB
WHUEyo0TYAN/6NXQVrZXLqc9tRPT+plvsnEa0VQER2U7P/o7hPAFKhLz2pdG16kWuyS5pqsueP9a
DT4ekHlJo4l3AXCYmchf9b/XP+PnXozYK9g0G3cW2/+VmDcRGtxZ9pYdTSHjmQFWakHlqO0L6LDb
1+srAWbGCtAZ0vpHxkWgy34UiqwbY8559ZeMdOWDmBSmllxb36AU3fgNfVRsOxqal09fhbtTLy6O
syQyz6s36V9ENflu6QbfzuBIzUyCSs8w7yOtbCmvjO0aaF20zsLycjsb2UTGIvBXjh1K+5sDLZI4
ZGhFm6YvvEBDahHkF7ekQdh89X0EfEkFaC7gslgSLVwp7eF4t+f9o8OrKKrld58J9xd6ydlp0EyF
izQyzrmmCam2mQzLN9rck4QEg+/oR0O25EszQlrYwcweMRmOljLy4QXXKohFSi0n54we47INupE4
GFRxTRJxyV4O980gL+RMIK2LTImSVoH1tW6wN5VrUJxeB3mfK2eh9z46ChPsCNewQFqUqPbJQg0m
IipPGllecZt6ruQY8aik5kx2KnFXi1lqb4ZHd3amRNKE10uQyAY2V4stsxHQn+HWE1JiU7ChVPoV
D5QwdGvnxC1Pgj8l6cua6CZhq3Sz8YKaCbDdpgMCWobvHAiR88NQ9nXUOaoqDo9H3XBbFP0CjRqA
Rz4EeC1GZD+IBm9QJsRXlVUCoVP+/Zfx5MXh3IWI4UKW/JBlErLmltA2l/g78GLIZfsLeCBpqAaD
e6v/WseXP7ACA+phi3yfP/pT2NvYKxZyKnadFfAm85OUKQuBR8jTL2x43PXgTLyOgpY2kcjn6Zkb
IOFmAXo8xQheATB/HOK4q76pX8LidIK+zOJc4bRmasDRyuPEhX0SoqxMwveqNRXad3Pc8ZwXgN/g
1KKXghyiANZj5gs8K2x4g7TrWJlUPldU6/O26WZfMt631IzcFhRFq9cvMZnQP0Z1okqDZhaUmrAD
ZkBCzkTBIzpfaWxH7oGI8lMeg7Z7DP68ET+oHmYEYuuekU426QA5WfJZKHhCrpDZL6CXdtUanCJx
/3+KnannHmfE8qh6wGbbkp4OS5YJiJDvNjO9S1+bo7q/TZsMVy/KL9Mi1M1z4AhvMzi+u7TIa+pv
wS4MQIIX4ZcYzmWeiqL0khHkYm1oTHUiXkrfvxlLetHOrLaLN+65DN1O8ZtN6kmHb/TtQozG1PnM
OOs9wkbuD/SkEctVjZbPxur9YP+3gK44CLdHy9o1FODF6uUr60imJuoCvltDE6+oxvjfYIjvrLN0
GSYCzhb4mvbNJWlsYKbZ2d2naPyxlOWeSzCULXbUgc8WU8w4RTCrjnfeRxZoXzCvpDvC0Uuk/fR/
torOKMkqqWzhUCzOFTwzjd2P/Zv0M4OY6nj9RVtDivnbx0ZXl+7JfqdrzBL3XtgAqE1qbDOeLxeu
5g9eGTCCL3Wc9k0LCsCui7mmq5ywEb/nmOrdM4/4+N4wwaucA0dpTBLW/coq4s2kO/Arnf6THtr7
aTQGePvWM9l81P0y2jmBkm9j+0UXOoD6rfF3wPLtaZzybX1eYQk+jRcSNnmQL7rixAN0WhpHPPx0
eb1SoBH9+NexAjpW0sR9vH2fUrPjUVl/O9tjMEN013YXOfwvkCcUNZfhWQ8qbAIlr3joxUjlrPIu
D+7G+uQLuB7nF/dETgQRL67KhETjJ93Uf6R1Igz48S2fJDF6UN4odPZEuFuXL/IJICIbJJFidr0Z
f8Yiy1HfZA3maYeOR/2t0Wk/Q2uvxOh5pSGfgyoj8CgEsT1NuXI0xL7eiwrNp3uuTIvQxWFCOXU5
frXETibp7Fw7B6R85YDzkqf+GA7FNAtTf4tN/OhKgbg/WpTKMPk5UbFqmy+QoffUwjvie6mUYOe7
S7HRRtVepflyVp6b3dz6acA77JmqQxWGUUDoA7Bu6ynO8XwSUaZin0IH0lEjmjV6hQIsR8zYLODS
twvVoLvFP0OhZtYSWLjHw+EZpcLqlQBHFB/NrCAtUPGmo0lxhDxHklK+wYLDUPIApx4uMKNzjWA9
3VnRrpT4YUeGhx04xLxSmb+yDBX+is6vedS0He+E506juBblrcm8w7wITleZFplOsRC06BZTAz7F
HuS/RBmW+JvWs1TZznb6lkh2es/via7FU5QOOJfpTH9TwlAebxoSosg7UcWID7w8+2wyJ1sA8Haw
aNIqm/Z7WRoI/1249QprwjM1yE8KX1n+LPZyMwf4y72C5mZTnfkQef7r0GK583l8TjaUNPOuqWQA
yeL+9m6sQETbErrgOInqXftz0esfK8Cf4HhBPEni3HU4DlQ/H0UMHfso8fuFaUEjvLfVUQV/AFT4
OiCd4HtLkn+uLOXYd9ApiD+HKcrySVNh33IHoDhmuNmeIfom6n6I1NZvX/F3DhXUnX3z27aYEKUg
AgJjd6XFvrqUDbNvTRinpwJXVCO1TblnYtEB4eN4eiEc+8glh3+ubMGsunQAz55i2Zxf9VhjLLjo
b9hkLAYJKB0tzy8/Isdddg+q8w0/UPcrggtb+mAya786Xi9CrCLwEbJ6ns/Oh3LEO5wHjlqtBLpY
GD8cCJx0aZ+usoMdFTmpGv75eh57iY5hMapyxNNde2afS8XUUxZIw09PVhC6g6eqGcSjpqrA1WZx
PWgwAX2GyV2jPS+Nr9ixGKuwM6ZRGpQRz/686EnuscT9uqYU2VgR103EcXvTKyphPaN8/TGkYClT
ByMiEFoc0sCF2Tpv4NNRJX2h6o8jJNZyYzhFP23AYkWnPZmrbsJuRQ67gDCinQ3z36A2szJnJKTB
XTnUYb1Fq7nrpkXQj7trFNcpAumSFnhLbsM1s6x6JPyqTuFSZpYLHVojfob4fTAazbO0s4ZsTYF3
5qQk31tHH+4zjShlApzUjz04iWQ67esWHD+OMhjsICzO7vTKg7JXw13qoJ63eD6Vzlg/QAI6yanh
H3aUVM9edI0uFuibM339yUSZOLgPSDdpEfpzOBqT4w8LUdQPjsYYliTD0/25QcN4oOMJP9UZ4U7l
+hhAcTVfTA8q220v8hOoU6CJH5dvy4NZVDbuW5DzRpgj12H3LYSn03aCVq+cMfQbbIrXzwgmW/56
mdduU56Hqc2GEOZFMgvpv2Ac5yAA9RLnftWeKMZMNMr33Qkdoj46IGKNR4CMkiwJ03o+njFiXohM
gcgeeIv+sHWSWbXiD5UeOdLA+UgPAzUqGu/vUsfvyaT8Iu3iNsaYwCHq+I1bW0dCWLObmFT5kVDK
l/GVzeLSt1bR83B4zD/0gz03zFwztnos214whq86DyCirOlSTnj/IuEoI5LoJK00/4yfshRx6ND5
LqUcNa5nkJwCPJAi5+DCHPgg0bXj+AW8kxfmLE49sWpow3A7ZlOr9lO8cfCdgqCcMioAzC+UOOMt
AhKV/P02eNTAw5cIe45eRAZmpN4BzXeoVKDELcm6x++YLufgdbz9Sat0UFSyw15zaSZ4ILPtASy9
OTVtqhStJWSjpjuaJ2SjRKaYHHjlnTYE2itg1w7Hl7rd4ZzRmVG0fo/w+g4Zvg6OMDv4TuxlTxhI
CsY/Uho3gfPuIsYCA2NrB8AuqCqIK4sA5r7H/zA553AgCbw/HsZmYb6ltfbXBytbFh0NRAUXDST2
HqgPi17OXv6Pp1ujocPOwP3fD8/cJFDXvX/NmbuR6cIiZG/X0xZD2T6zC0uXVpTICUWFdzZUUhv5
iPliMs5cXaB/uJKLWLPax1bEruyA+oG8L7UPBd7zBI7yYmHaW1Xp5ksicNL/uvCGQUcuqou6mzqe
f2k2h5XNxdSN1lIZevqmCu2z8Z7NEOYAygF8nhdLQVwsa43U+QPIQfUd/+TTTyAkTusdaPG22h53
zqJJFwP9x8Y/REgTBCx4kCr2j9+nA24Ir3Cy+yj1Hmj66c1eo/G9oH2CWkgBrJjHRPoiy+hy7o0M
3+91QKiNrLmk7tZzDtaGw2SQsx97x5WkN2YMwp0gu4COMzbC12ymLEsShAxrIzMQAGMQkOoGRfmj
1guBItLt6mtWeO2bi85+LL31pgCCI4ZE21XAbuxFsTLPChhOxKMS1fJeJVZcPAosl1AGi73FcJ2d
+39aXy7tVR+2pFhUAtA+h5rO02TAVl/OQ37j+pxmMcLPGOtU/tbksZJnsptL2zdUlSYhGsZb+57C
kCbtcUnaTD0/iqWdiYLq258SHKes9dlj1HNN2UsVxZBYG30c06KPUu/DReoQOl6mMVjMgaVtyeDR
Hr2LkEEEgPHKy6Yi67F5pW32axneP/uQa4Yw1yufKF5nzfXzUwY2jivXgqQM+z2ZTslMiWfeCWuG
qCJ63x6asryWqTmPUOGsrd3hxAyrV54YDiue+kJThYcZapJ0k+ie5FJGfIitz6sWsfEXs1ADJ1qr
Lqrc5slqri31AKg8zbhBcXjXNw1j8BdOlRalbe9raWxbBxh8gEwXuTQN1Lz8jo2xRXlaVGdL5iaj
8ytZMs1Z+5NrFv8iOi7Z8u4nErYzv1iUl5wDD5XR9iRuVEZ9+nW+OWCtgbLFApqNZx740x8V6lwR
Z2h3g3IcVbNaxgywi1dMvHq7Vwki2ZO70aq5tb9vfkHfaBjmT1dRNIuVZX9X/RocCPv0F8X62T7v
Givd+M1zDD5HyE1sNvO1lWq3wQIhNxvYeF2aPgxICoCsiBZVmcCTQ9OuxgUnKRkrDWY4AAyaEODQ
lTcD75ePCGKct4pljmps9RiidM7yxsTEbEFm1RaAyVwevTb6tMFD+0oLtcAJmNzDUMCfp1yHbZps
hztSaGLLo1qRT+O5zMDTBRdRSIvvlHg/W6/3NFS6NMhr/IwgIzfZDYKtomZ+2lq/sUvsvrN/mn3k
3iHMnrXeWToZG1tYIUWwIxEOUDYlaEpmwEc5a48aaiOL1fRZdf9I8WVHHsLAodEs0RihPpm4+aw6
RyfcLQ0oeGMOtRaGyNDKZU7I71h7IYxqE0ODT/Rm71jX0eyJJB8KmjL1av5swZxwkZ3T4zl2sNdQ
rkUkgWojil/yrn9yx++09DHhnCmq9JYkdsnD/dGG2Y5+nEET2zuX3/DiqEg7a8j2tJA7FC4VWiH9
3EM3kkT7gc3C+oY4bSuPd173EdA7OL4m94sVFhfim72wQEOMkHycKlF63kZeFk9j6o89pwk0lTqc
669dt0wUb93T1syf6l5vHdVZMLAu1HIEQxS0+F7AUKKZBX9ISpTdyYRskWX/rb/1zjP/AypMX3Ue
nn9K3GUKLBuqn/BZD0MOjoMBz1rn4NYCyNSQeVnEVBgBirjcXy7lLC0HqkNXPDjY84kizsRAt/87
HoyEKNecijFSH8jRi2ARoPwllECwlPhPnIg8vFMizLUvbmyAaP48kFd8l6UJ5KiubzqLODougb3g
wOAOchIEadvfb8S8WXTopIbQKxNW7MwPw/z2xHlhZAchThqSRahP98YU78QLkKWkp97ePaouEqWV
A6j/GOQmzRA+k4C1WbmbtluM2SDwXw50vt6p2gkHRxN4fpWAI0DlVyU4Z8oa96j1HYgId1OWNVmB
xvcS/CL+CtwNAV8DEDMezj1NMK4PtY59DvmuGQsXJm6XIrXkvPSMrXCxyd9iiTG6qIcifgp2VIgA
vl+kSelbb72DO/Ym9+ad5W8ePrCA4vdTSgwg6viWHp8n65eaxbc324n5w+S2GLVuvxKDHJjwa6Z8
EWBQ+UD1bznmJ3g7xDsG5HkwXc7eo3mBKuaWVCVMOYa+00lAz+sT8CqT6k4rMmPQRw2GXPqjjJ92
9ekrcPxEzjYeRAxGUGOHD3yKiW7cqRfgKjB/+0od4RATLB3q0+io/bdwHovkh1IZ232ATAoqzZGq
xQpJ4Oa1K5LDzlamn488WnFGZhLjhoRbpy1KWcp1lTGif/BY71ailr7edFqxodkkImByIHvDkTsI
alj3HArmaL5fP0OBYrQhMuzF6wnPDpd8OXWGdio3KFMqvYgMD1o3bEmBLQGdW/Msy794R8+EGBRI
SelIj6h3+X7DgVU056DfO4TYh3b0WL1qK/GIo+Z8T4+MxvWlYuykEd7lewJgHh4hiMdis6gq9Lga
OTiSdDWUL1zF69kxB4rXi8XeTw5CrPLA0s4B6vI0eDowLpIrbWPC7BGGJ4Krn5uTaxBKkdf9eHk2
NYlSOCZwVzHuoadCWGPGAei0BHGZgK4eOfbP/i3qZxhaTKqaFQO1r0BkJ3z703IjtGzryyImUi54
gwShPKSlqyAmRDLQ5CriTbw5B2UP039YqmJG3zrNs9zOdk8g99rWUof1BKj9UH9dB0IIYobX5KBA
lzLx1r/azH3hOXXj3RUKZi7/LZ3a1hLyXej37KDYfBFst86lJLTywIVZjJ/IT++UySWJ1IL6ohBE
+ra49BKgo4WOz4mg1E33ZE2giRYlcBYdc6KIiExABWr9PVx88Goyi7L3BeM8YsbXf6A5eOrhBlTv
v3WgIDMiksS7WGPkaCmZSZK4aGw7u37BVvmUKFNMYNOFHDXKpWtJ6EGGAWz4nc6ROFs+7LsMnHe+
ki315BLD3AqaIe2d/ac2ItkRHT7zzGSM67QLFsAz/NCb0W4BZ84+KD0o/RH1UwWMT3bFjkh6Uktr
7v2OSSpW6ull0YmNbUDRRznjUyCMp1APFDTXi0ft/+mbpRhdqmRAlKkMlO2uotwuMJrhy8NQ5x0Z
yBLiOickPIbn2PXCzmOrZp4c13OWrcOGzUGGrZMVoEXpbHSBQvqogpsgfF/KvZgX6V+DsiUXzrTb
Rx9fnb9vwPkFjfqJebXYUywaaJ86rpiJkmCrIKeBBrwu64N4TljIwawsgBY/2F3wB+/BGV7LyaVZ
czzaDmOk3kLDumBZRXTu2/Ig1rMCkoEkgk0xHTty5wdeKtogQhHJWgOjMiZk3dRXqnajqZvI1A3y
ogly2r/nt5WjP5XnHSm4gMCsNmHI660f9NOWByq4L2motrkWgDn7+SowFnHwPL4LMCyEnSJBPXlN
hMg/NJ7JwEfxElkWz4X+h9jZPH0TO2OLz9u9nfhidipHN5FnN18PBLxnFgJI89AJ6CCXgzpEgoxa
sgn53kZnNNnH6vOoZWK0MVmca8aivbVC/UFxXuFmttyqff1FFkout0m17cPjmuBq2cvXVu3QI6yY
60rEMM5ZC1vNBLKZKiMN/jdREz4bonJS8u9uqNXxb/JH9yysDAgbdgfYw7DXoivciYK+SLjPI9zU
jc2zFp9UpyjQPm6V1Dc9ONcEcNglS69mCqeZA8BUrbn6pVOgL0ye766IJFWjHatf8izZvF8dCeMA
pYPz2egY4qJ1WaqlfTn0Ojk1SxJMI8s6nB+YoNgw3ZA5Q5iE5IBp7SyCPriCekJSToMiisV44OwH
CQKZ5lr40EuNHThrEfXXOZzCXhfKkXe/4w/2PCTJIFaDVTFg0wn5PPPClaKk79FkzzwWbedzMY0P
mgNIiD3BJYqwfHMtum0FNonRQzZ6DV9yVlF7OFZI1YQKT0/YO+JKZnMJDPxehemYCIoYsJVPxU3i
3zWBKqMqIu71LK8LfBwa/ubj/BsSxQpo98OTMXDzk/jqOPrdIpTe/v9/iozekrzVrpOb/A4MYYWK
Dy7SRCQHayKzIYi6JN+mKpVUemj4J8vC6kwlGal75QIsPwgGLbne3Xp/kGToh35NJOUjW9QE9Oq+
82QHiLqShaMy5WsgVC7dFdris5fGMp8Mxri4ZN6M7N7ep2LkIaaX+cgxYlK48Zx5olRiRlq7NwAq
YJjDt3FoBAmMxS4Qt5ettzQUxx3wTs2MQIHcF/f5xTBaCPbCn1pnpGA/H21Gg2v5nFthPxdT22wJ
loNOPZtTa1T8/9W2Z1IEkzTz5iwcakZUJpu/p7CTr7ApuFmYPe+N/au6LP9d0/WCirK4Yp3Mtm4J
8Ijv8pQQAjx3dt4AW3F1m3JElbPwezZEZXG+FnH0QqfcogAnnnwSOvIXXUmY4asOA4MMfXLnUVsW
OXuuMbgqydhje+zj3OlkFMUa27hN+im7XWjvQpYQA9TP+iwFGrSpqtGzoDbiWTtlCjiiFv6qPw+1
RQn2fIBoypt+Llfy+sw7f/ksVa4UtPukrkyzECsGKT/qgfsdvvfRID0WbPeDE0PHxJH3o5NP51aG
nXTRplx+2s5iFAE3oYNgEj84TBLwPAVz6d3oqtfTtRbG8arKtPgiNwD4ZuLjST4iVSsWUKB0Amnm
h3OEe57lSpcX2dxtYBM7FPTVhcpi3/6foSAxw80Fbe3GxURj1SD1urgrOn2vjng+Dpp22vmfpCXk
AkWDctC+hsGjs22hswED7hOkCQe9Z6/GHo6beW9hCZdLQpf5b2Ddwuzcuagc0zseKcxzwx5Z8Vxw
G8C1wQrtnBT8w1RLdnGRHQcmSbAcDMWSQ4dRj7zrfOU2awwTuJPVrDIz5NslBsngWrJNxrjsMMWI
XPln9y8tlG6Y0jTJHR8ZJExBTuZXCpC7uZb8W0JVGcqeeYGqvSM8MzobZh0GuzFYwsfw1L4MdFn0
ZHIehioNoFm2ijZja+16x/yGHRKXXYw3CqeJou6CgO79jYlbBWR6uMCWrM3z++hPnt0aNyUeP5Wl
QUjOHY2Tcw5wCod5Ws/kpJ1sFkwK0B2arC6zBgWbr78lvx5PA0Q1+KLZfctdZ3WeBnGDfx+HMixa
I48BCOQp6dAtUpshuO/lDdvj1LEdilVuic6lQEFw73Y8PcA7LBODcbx1hiCFziiCJNhRwhMt/lfs
HsKkrzdgjiq/PNlQlcxJ6KjUqFh0mT1ukroo3+1be5Lxm31QKWrjq4/uSaOPDhhKyX3JazZHsx30
pemhmzXn2y4/rWM7r/++/lJT0lfT+dGa342WVfH6p9zIzL4zAuqS/dicHdL7fZ/llKawLSLLXAgD
TwWXqgb/bLbXBzkrXKy9W5yDnT+fIZsG/qlWGEH8a2HEELB8pz1J5LgmXymwCUGOlHQV4PFq4K+o
Fdn/q0JEXt0fMZQ1oeUMyCMa0jv0tj13RdSjVpo/I9i1um1VXycyuq0L0k1vGviUUhn+YeXP/WtX
3EKwoCEItfI+b14DlEbRs0v+/hTEVPxKV+dvKQbeGx+7WJ3w6OFFc3SfXrC0PLTtZ5bvMSuZhuSL
MpIxdzL7o/4xqu9hfCdEFb3c9qnPh2tbq0OlLcwfOX05OMb1o6oCpdCSkMl27yKXIrqOCROHhie6
Pw1cylWTPNlyrXtmz2oc2lCW/1CPINDQmiRH7FZzAsnykgIz9dDGHlhWPGBqVNu9w7C7nAV+WE81
mANCTqFB4W8DHl5ml7oeSiyDz94pWgNj1n5LPeluDOwfGqeecMV8jed1Kc+rPOZiqymvXapxT2ib
oJllcA2L7Yp+WU2UgiMCE3gAst5EHZgLLdcHBaYTpbbHLq6ARSgh6dixtRlOPYPzteB7nmu09ym9
x4y5ba2jpCDlymgNj4474om4gYdX3xbKYQQ6Qf+aNorCWkK/jd6day8nMwH1Eef/42aq2OO0mUQt
GMUeovRSe/xNh+f9SdkHwKEyQckE5DYQdIZNRa3sP5BiNXpOW98kkuJWPA7PvVNpdZKgZpuMZZYm
UYTMXRdIj5v95/JNaFT2Q2xlx7bvadye9OWSLVnH0MpcGtqMyhqlFbJvlUWO4lYpNGzcFs3m8ccz
yLm7K/V1g16Ag2sLUI3MbGi6cf3dlYFhIHUVYAIwR7cglGXg0CzeCsWog9MkBnrPYkV5YmahfKvA
2uvrh2fXeXsIieVefUaSPUZ+s00q80QOmnW/IWS4a4I9czi6v3gxQCVEWi4SoSN6pWUrOiU9L5NE
iHCQuiT2S9MTm74b1NiIcEjHx1Kzb7qHeU1lUi0kzIUU0X6HZy72ho2VXKxDrB8FJQERlMbvm7w7
Yy0XJlJzU+tRjBLCy40GWjSxp6zjRnOy4Evp7cew5gJlE7HZX56FswkJbSEQ5CZtCqYYGOuipC6S
N6SBJ2FljuU6A7HB0gCz6ylm1h2TxTwmvzbYRuRdKsET7oAIM/HBE2oEVnwIzopOXflx27uRqQqp
YEnV/K/6KSr51ssuOO4bQC3zxJWgOykhlRQOFq39XCSskAnB4qhEzZr2Ia58IMk4q4ysEHGzRidE
4wmvbgWN16Kgt7Bnz1w/OSpTkxkWn212RygeJLVCeVratmoSv0B0rV4dRe5n3d4sNJeCOinbHkm3
zZ+p2ovgiMGJ+yg4xd1FwlIQpEtTVW4aitKRLSsl2pHZwi3o2rz8WteJX9VP5rI7MXR3FiHcdyG5
GeEVWkErh7OiYLQN6+a9YAat4JKCglvL0RDKjtOEz3g3eBUxn9tsjBU8HZV6NtaN91+5D/ZSulig
Gzg8ZIdEX/xOdCES6+/FBQUD+Hk6Jhm7NZML4MsV2A1m0O/T6IaZkLKE/woNjeS5cfbS+0A17ejn
9X3FlGKVy+aw5WtaEpxeWRCFHd0LUkBZSEJaKtNNmbZ3DKCTVr4TsKkA32VRpR9qm25/86a1/0U8
OVxmHOAAjX7zL0OcFHxazvl4I1MfCdrGmZKbyUgl/Nw6Wlj+Pe5rIoNKSk71IP54uqPrAqo/vdIU
d5uM6wBLUsT6isN9aRlMh7MkoeYGgbnr7+RUGD2QiS23z5+caNv41a8izHOYdDW4ZlNCJaYe/Qgw
Uo/WhML8uLhBi+v2gI2nvrrxItRkC6SYkSmqNqoA5Y01BAEAOr8iZ1FSA9Xcmy22j3TqoCXQpeQD
u7hPZVxs77U1PrhhEZcReI/2RJ/ObgZetokRY2MgEqmmzz9jtxncaFYnyfqsucKBPcm2c1hPEq50
jp4AxkqYH2EfOuWqtghkhsibWkiJAr/CGKt7fglUPxSdvRO+vDE1D83WmaM+Yoeswc/U2k5kh8oh
kdVUTA6fLrmJGcjoxiSPowdUGe1LQy4tDaE4aLhqvQQwOQjsggVHZQ6WQRBdMEiFeF5MqFh3JH3E
36FOL9ti/07i+gs0Hms+3WsaDxQfKCNwN4bR4lWJPqy3tIfz0wp35FX/E7tv8BnbDOkADe1hd3C9
FxoIoAo1QEqKsvUZfd7rlEWg4EkoLxQBcy7bimpRLvO9nDgdoh/skDGoyHSD9Rg78meCCwHxlqYm
6vbCoDGm9tWgdI5UeQ2fVkbR5sWv1rQxKfpcSfQldSrAwX3ZsPvkNZHBFp5mHbsGP1BOzO9JTuAp
SXzxS5MZSV4nHDRJM8avQUN9fleLcdpV7XfBwezVygSi0vkz+8aGaTrq8sDegLhqBWAYBh/bISBQ
qf8hZ41CyfDq/veUAcEsZNhxYx3gD5Yt2kK1fKESSr5lpNVL3Um8vhuECqdxBPEugP+0infKOUgg
Qkzq+4BNvmpRogqkhjmhpZ4j0xuqAoxBUMj4ai0M7iing+9Gz2ZkizWB0fRZh6ynxR58xKLrW5/o
olJMSCXNAtuqGhNPjMxREVHl/g+R3ENFMn4kzkaPMzj49ioV8PZ7EdAsNThSw+HKgj4A4c6uCfrI
8HH/wzRwO4fGXQ05/a6q7Ha2cmLafibPtho9+9cmiCcqUI8Alrcki0YCewdQAH9fdYDK1YnqRy28
W3zfytz/OYmer7ymJQ+JefhQimA84KbtTFE5HMBaPXDwgI8lkQrxmytMwjRynvdANPW1gTKcdRfm
nJ+G557n2ANZxhyDnOhn5QFyxlyVwVa2rlGiFssNDQiNwFiyXmQHPPFt6loIgaNwuKCMr9gJ2ndw
h+A/ZhXJxIc1c0EEU1cFC2PRFLEzDzVZkVAJAWiyg0XmCsOIqd8Nih6rpEz1DCKz+ZqHbmSA62VO
YEyTVbFYzdkD7YRbbPdaRTs4DXbqJbfl1NErBrsaUjRHAYqj1CHlqoG8jVzDPNEZeLQM5iZpjTMG
1XTcb17r2WB7kJaiHaIpP4crAXW3zqQQuLA+mGwu5Q2KaXQyqjmtOWhysXClN0ctuGk5u5oXn1gi
Q9JOb9p2/IxgsRlMnwgB7jUvyoXV0c5/fxy4bW7a16BnktpDE9yB0PYjVpoOVxVuNGLJdtzA8FUQ
+kXPtZPH63mZszywJxfQJR866vmeW1l5B71/hdgl5bk7DSkIXU73c/Vqb2C/cOjbqgSfhd80s9r/
NSWkNEOSFBhnp3Im6kqZrQTzOw9KKvhimRM4HxwfX9vZeAhdYlYs42YbOm6+wJl8yKq8U6hLDPBw
Qwmuiy6oEsbFUoDCxJjr9sM9kWbjR5AYGmAQB/6cSmg3atq6djK4OrBC1H7wVJF/zubga5/71cLw
Gg6zWLjjyt6pGApgenpzlgiMHGiuL6OUndd6P3sOlEkO8i/5xNuSUDWR+jOmIl2PYJ/8D+yYQw9e
KeNSUXTmyu3xop+AlDUIiXrkesGZg0HPTn8oq//F/OyoNT3rzL/K+oQ2ldr9KUbuORtjsSy35YtM
Z9m5wh8EFBLqz6an1+75D6sEI6zsyvpbzouNo5ELIRRYdjm5UFRWPbj1IvmssptIAaNJrn6oY48h
pzqFRwKu6mzl54CTa0roCUmSEPUj9qreMAqXLRx/r9eVqgVSB6EfJpvrT63EwENtnWepOkdeUXRT
vJlBUVH+462Z9a+Umo62ASAtD4Noxebsa7y50/O8b1azmQs4UWyNoUqMXrkXKAmOuXeMgOJuEP+e
cpi0kZpyDsztwkGkPSMMLUeG+3Zo3NO5RprmT4nH57jSF+DtAikd7q2sWaS6rbMTpIBYV7+m4pjk
0QfFPpTQ4nmiR/5cdNfz7zZTbb8woCe5DRZJLI9tdhdhqiJka6bGaioE/LbxU3sS/452cC/+YjaZ
Zgguwl1K3dutKcX4rUhw2bI5CUdYGVkL6OfY6WJhcrKCB2K+ka77gznf5klb0tP/Nlmr4D50zSbY
BYcc2rIMbO8ovtOgWSO7bSbONTC2FwytJ5bON7B6w5EAvtJ2A62+48SK+SBPrt6HW9QkUU00y8Z0
gcLYn+CNu89Pb52nCxc0aaeElXKGJBzXPZJRMSmhCkHlc2Qw1yjsqGvF2qv6qGbYhbTdKh6gtJwT
THX4i9UvvLWYuHJR/spwf/+XnQ4a96GYA7kX82ElD81gavkaJUzTtfZ6kLSfGBMxuJvT/nltX/ho
X9eYmZeswMhLHOwVyf40hLJyAhaTEcMVNKp6gjaGkQYFEwvDKWizlSB8VqggsMcl6tmGZXbxzx+2
BF7+vLbv32Bz8Ig5KmmIvdJLO2s86u3JbB8IaLUmtiqIYgE3pB1icrjdMv7yR5S4hwp1KVsotu4q
oGuz/BN+Y6erEJamhxx9YxBnPVlmyAzp3WAw2kRpAT+29bso0b65HZ2Q4guBXUfjkmRO3qjrCuZ/
0d/xXp7EY0vWqlwhX4IKGDjjivSOz6Znphn+suO5vN6mAjWNwc9fOrYYyQpaiNKo2kqt41nd69vN
IZZjRY4RUMPEWn1ULsJ++qfJXdx0+cXAHAnnILWHASpnzLiJqrXkved4bxmaLh730Ei1IRrObSJp
g+Vphc8r+Nx+yIXoVnDKUGBnahprSlP74c6acru5smwBY61ynP7rjH3x3EikPHJgu1qpdn0AYSsy
12WbZPp5tgaHElMWd5bvxVidjT3VgvUBCOr4FV6GDpIG0enoecvi0amVJMJWvdMClec2pVyBguic
9BtKWCyrig0a3FmndYZ7qv9pRmi6cBvRX8mguW3YNcSJbmpW2Jk+lwzUmA4as6TICanO9BLGuAAk
gaLLml3Ke4xgyzSAFkv+I9nQJWJD4PW1k9nN0RZvGjo78w6MAA+hg0p2KkfmcNwlzcO3tuxqvOZA
6YfIhks6AjFl25WcYnaqe2IBOoSbUWghntCIASPH+pi/qEM9dKrO4h+EuglfAFDYjCbrW+hsFs6O
KZ9vPttmwgLUT+lCOhcYp6/fgoL/5/IUNcaOiLwuMGaT7eggDF0jQROy2PfrjKOT6FHJLnxVIH7l
P1H4a/f+bjGetjbpxOZpyDE+u1Skm3ZKB56kClRBoGcBgVkti9T+5E3GJexNXPwUwGixQIdcfvow
t01Yh/3KnKbzEi0nb0jKCheqn/EBPdhrYrvI6KYvLJuajW0nSADtYA6guWIdPhB1eNUeWhsJsWe/
HE4KIWsq5pdeusADaZRb1D9/PP0YTYmace/ICsOFUL/WkxSgbrpxdebzSZJ0w/Qs95NGsCyloyAU
kUmuPwN+I+K8qzj+4j5VaEbYVbRzf1Ywjk+0+7U6GfTvahkPE/gnl4ZIjnIrGjoWkCSZQNw9dXI4
6MIZNS5n1gFjaMgRGsOVOtVf0sV39PyHk/GMb0YrXrTSNOXxar5dDc50KcIzvUhRAoMc+S2VhuHO
163575nMrsS7YNkegvzRI1DMFZQb9jalCY+7sUZkncxvItnwcgB8OGUkbBpOmSatuSIt1j/hhx1O
gbkcZOhS2/bBENnfTcNRed4uc95VEkeWTt/ZlrkDPVKaCBYeXeKdZqKCWnpltpVlA/VOUVNEZGY0
+5pXMVpclr3hkqEAvejEEG6YDhswu7ildg1rOhBnxoxaYnwCYZiexNkwUw5SpkCerZXZeSNnniL7
6RBpTV3hHbTC49nR5iSkhYv/3xZbcYi50TTbxU5pxENds/F6v5kjkGpWZ6slpaHkbAj5deGIoMo5
AffegwlhKazhwFliQKtWL1Zxubm71z5BRH8kqWbaU/I/lEDJKkXoHkygUIs6IKPRpwteWZxZ/A8E
zAVtNfk4pJ/qGmppiOP2zGqWEfYG+1BxQXxgj+2sE6zV4OsT2t+QIb/twaS4CwBWGHHN8k6YbDpg
M6HkMvMvioyyBD1oc7mXNzR2ejB25j83VHA2nnaj3CZqjWN3xeLOmkOF/CngEyrdUFmQrpTWFy8Y
xfARpNGFgFomRx+df7i0Kh15VOgQC3E4QqWR78gCxgDSZtdJwxpBlauUv+nivvxWQtpS/ikRz7NX
cDaVNf0URqSsblu57CObLR4ZIrEaeFTAqPIGWUfmx8Z9TTPxMig4U3IDq6pW/7lYZUzHBjWXKdvG
dPFa6eMtt9SyCerGDjdB1ZhaHsTYeOPmjPepNpr1Jo20yWnSipcjbalW6VwU9jsgSnVe1aP5y2jx
3r5DWvS0KWvteHKxJWBRd3aSs4/pRPVEzkNH21urnWFfYTy8qnFO/LK/jFQHmEa0id4eFppUtDO2
manSDwNZiSkqqYZmeXtsWk1bcNohVe/tZOztbRg8IesGwT+t9nPy7xFZK4PI3pJOlu3unL760LFG
I1iXOZ6xpUJh+mnZJIOg+qiLtIpa+rqPO2Ot0iXPsabJQto8gHk+6NncJJ+wIrc3wjGq1CjZcDGZ
Te89oahLSPfQb8AaXO1N3OQFboSifF0q6LIeDj6Qy+aDfLr0Uo5thHjGcG/EydC/1TrzLBdM/A6B
HjzNT2rg3nfb35DLBpgTrPcPCJdP75xPA1e6FE0wwxPC5LuCyqKLZyeyqDWzg8VqehtZqj9/+wNH
zXUfMuIm20+JmWYKngp9nCukgjSp2pUU29XFSiHX/1mC7pdaHLjiizb7z8xM8+sgc7e97VCChY3m
FuKnn7LQrKIp8ChDafy03r/5LjUNpSCqST9JIiNukKSuvNUT6qop54KJEGB8aCcUHa0tLi+u01sK
tkL7js9j7haffq7PuWlACSl3rJg2gdqTaCFeVlGdVm2/Rl6b+dThG4W+CjSBYy4j+Z82BRDeCoGa
NuDxYjRmosW4my8vvt3qkkw2PC4a7cTHaI/nrrSfM/1x0kTRGDb79nRn7nypg4MF3mYp5ZYuFWgP
JHzWK6izBBxJUMJPib74QCOEXjuYFL6RBgNVaB+iRffLDR6R0+gR+VKZOwmtZZZGctYKFxIdZzXM
r+aNRYBs9yjJxBL8aC91BcgpcOd27h92A3OThGfP8VhbHqu94SZJiDi28kcrYfbMfy7Nqcy6w4De
XhnloZ3AeiWXupvmB/zNUHBkY9sK6uNp6X1hEzh+OY/bJrjjBc12xcd838zIvQy7+1HxdkzghL06
jTQXE0k+vMabM00P0UuM67ibgB38h0cu0GkcpQRB6goo9OQ9EO9YjAJBwdBD229LUWtgYX1tx5In
OgWJjEbiYJU0wD/Ygu34L9xiWJeozY8EJpbtvrdMRUJ3lao9nFiIdzNynHXj5yxj6q6dxFb6oThb
62Gzuixcjq5jNGAPu6/4tEz0hqWeBtyGn4Q6dkrq7tevZrO0pNXlETMLpUOQURNS+YyzSiwGmOsD
t2YS3eT3XdS4zqZJ1AYYe8Xi5quaRg6clP0Cbq6UFRUJ4XD01M99x1jVLzHQ3P9qyGKac1ivsa1e
4z6En96yttOq+TEES+y3I8DKFlLapDl/ftATpUKafIqSulqDdzqqCi/5JUJS08n3T7GPa8jWLIOC
IlPy2o1vXaG5eZFPJJKImJrEb1ZShheKgyVo9I2EJquGdohlsWAJV4ABORmEd6XqXptcJu2zSlGg
JJfBc1bNxnbdFa8CeiVws+1DdnPCgwmh5yJ22s3qDhLHjLCivlqNhkMgZa7jQMUbfLoTf1gA1Lut
PRliz6VXAayLf3/VRMx9IOey7teqAlBHlPqW6NzigOY1AyJrvJX5RpVZ7YA3b0atHg/xxXheamEO
1dTWXf+3mxPz1kCvIcDeH4b8d9yk8aNve5HF38MfM27fVQvNtNOr2QOkHfdcQIZJldl3QuJSO0Zi
zOgqUv9ADeVWD4SwrinpWXin6ACRUopVMc2RwqiYcRow879YOHkqgFFdREeYBoPaFSunZwPkulGu
Nf0PcBxhpAL+5dl/Jvo/WumDJmjIIz+5dTeYMAOdFxod+MYpSpkVX93YFHhQK9RAUKp2I8Su3ndL
KQxiaamhGZG0O5T+aJO79q0N7/gfCrcEuIUFoot+Ad+0DlbJe84Q0Qs/Xag70N52x9hDJOJIwH9o
iM8KFWkmPemmHwxfqxGNgv3kN4CcnThBWpmdxJtfVWr2mHBX97lkAFY+MZzuAJEWZEetM0gsHJdM
K9kLuvOILcbPjygCax1p/3GV0HRJeqFnlFhFP4zzvl+ZEjjhEDtsW6dXm2oVhYK7tHMzh7C9XBLS
bWX+6ZU1/w/aDfWgGO/GFufEN8+e+8DLH6hjMUuXbnhziIXp3N5PQWmcn/dSsD3q7coK5T6nymkb
gkgncFV0wOr+uFCxYWq6QXxxWh8n+jkOwQebUvsxkT01MxvVx9n7xC38dAARsohSPhihd3Woe/6B
ZoXa1AhpYNnHSrkmrdJiKxyMC2VmeRU1pafgGAD/DlUOCDjbTUu/qmOsWvVj4t82d+Kya0hAAHGJ
05zSG4CDxVZ4USRobIX2y9V3PbEN9yQUpaKegTy0L1W/BQdHm5oiIUZzy/yItPY6BUX3caz8U/VD
Bxmk6/r+uPNE7zxuxMUTyZx/NCRRD/NGJF/UpKwCH5/r3vY1m/2ZgxMPixdwxvit9/8EgvrrhI1x
qLfEqKjOHnTetwpVS6C4ner2ipsH9zdZFketqeYYEwUYNqB62mIVzAFjgjKBj3WKSzZ+aLJIJOzj
AutiH7OMPcgu+KwLFjmw3lQx+wj3mw0li+mCnHJNeNaqHl+WpI7TASi0zUOMsR7rJBlq3h9yVcVy
2bXVKw7RrhWArWjs8XNbmpfdi0+Nwxunj4hIceolEADlGuVo35wuMZAYzLZCZlZbVzES8DxdQLYQ
gsy1rb5r3SXrTS+L+pk5A3obydD5YL5tU03Clawb3+DYLcdmc9GOKHSQdhQy+YUk+NxhKZMau4ID
O0mxERJkZXKxwR+LykVANdh/ZVy6dB9CIQXqDu9mwIip4sUyzv9ZFfGBOs2p0PDGpFGvB68MDLt9
+HrbjqF3YOYNuokhcyQfhV5xlmoSFd0OBylG1ScR5hJ4lTrSd4/5FpFc7vY8bEXw9gB1XPFJ4g84
avyYq9QZpZNFwb9wHsl52ODehv9Sp6Z5BYoeBjNBdi6PPIYCF8y1t3gniw1597VaM53mbgq8NW+1
CYPjZAuBMUhlbXTqcHpWQTe6MIuM5+ccBN7lTh50/izKu5OfDzqq+Y32PcId1MYYRVFyfNoBtFmE
3S1iyxDgT1Jpu6O/s+zC8T4A2q1rnLq1y+9BX5DkiiXkgLGpGyxhoJbas0QqAfMVVyeqQ+H9nkfy
zzPOPY5fdiV6k7tO0465jvdXf4dxH42DrZVOTC6qpl0hSlVpt/hJgK/FF48cqXj9EmwsYI+B/H+Z
HhwmoW9NWDKz87OcNDMJ6bIVFPYAIm82i3R0aWtCm4gBmtLfeuqA9jmj1eLGW6nyDuBcASXjfoSS
SljsAKPXaXOlcMHJ2oBtHSuKVBtu62Lp0RJkb2A6QtS/ZyGASaDCwirXqK2ZK2toMABQg3xyCYY1
2NB2q1npvt7JcvOExDpFKDTHEPdXj2YXDmmyU8vOgVy/1I1uWyL251VbFtM0Qi7xAW4NDBK6fw1B
CZAewQWKmW0FCB7aG4JTx4nj2BRk4Q1UKnJA38kOXr6KNtpvNTMOVvOVWA1R3dWLDZ9579qIC7v7
WuoV5v3Yq/7uOfR8eB6IvehZzIcxTyiVuMjedqrRUzc4AP0b6UDtrE5RhLqabP21hviRpdrf7fsw
L0khdcO3BDcGXDysx8kD+GPoCKJCa4YmKWjG4+nhNiXVZUppIYLjo5LTfwdlM7ab79qj5KmT2Xyc
SVgD6gfjOt/DzG1E1FNIIhHb4+mvrd7fC6H6b9uGZdudLlkLvG7BD/GMOtQgd/efxjuWNafyXbJr
vd0pTQtVRcB6MZCGXxVLPiI7ZBei7eHUObCOxiRtJ3B4Nfg54SfZGwdycWLXJ9A5ZSRwbPh6A2Xv
LiwggDJSFnlRPRx5ZYorWIXn1HA8PpquBdkeQ2jvRAiMcj2BLCdg7Gr5mT9Dx4sbSYew1eqME14T
MoCE2+IdGrWcdfxMt/AnBAGpJrVHAyjeNee3wfJLBhpVJmgW3r6CdF9Zzs73Px1Nol0CvZGJC6m/
wBifiG54Kv/TfoBFYGfeXAYvyzn2LYpGuipiU4f+1zXehpmXz7haK2VMw2HcvbkK67UHR6Yc41BG
NKhmSs+KwLu6WrtVPw9nLZz1d0tn7bEVEZDScbdHcKscAA0WbQwcXaUu30OrwFZewHrtX2sCUx0h
05svnchApaPm5xU397UH909/RePpCwQoHsbTs2Jby7/yGLSiu/QgMYjRE37GLwkihgV0N/PtJ5pW
6TweCn/quCBpyzS4x4eqooUb69dtCEYN7wezl+MsUt42s2HkR6LNGX2NOMIMIOZVEEmu20uf6/ry
3CgaFzFk0Nx3vwgYXtR3kgvTqqeuwS1MtIyY3vDTsJymxF8SRy+Lpcr84Ys8MbEZ50w7Cx9vrZs5
7+Z/5cAcaOsOYTi5ZOvfqhRS5IZzRLk9DYNHaK6+9ztduiIKqWn2kXGvKD8wwcCa3t6MdCu9zKYw
bHUGMxwVO5+eM+rv9PwL2wXwBsPYzdMKMs+4Kxgzx0PfNvQlrip7cgEldUZZ/jVojq0xinLnbQ6B
8VRpc5CnIqyky3vSc0T3zWmjMVJOf0JfSZi7+nmuP29D1AeFW5UPfRAAu9YNJcwK5b8QAxmZGyMl
qxelhd76pcmLPkNUQXgdobi92jYPONB2ER8nCjgh9fQ9Uk+dSR28QQXj0p03otjuDlnoiClI8SmC
OpbsU/dzh0J4ecpF6Q/d0lP6NsXuD2LOSNrKyr+qhl0f10pv6cfaV/bwfo9tNrYKTDkbryIotnvn
mS+Mufwu4uFaW7GNclIbE7S0Ym9L4TwTZcP/NHUXxiOfJkrb/dkAy3Q4VBbNv4XD4LtReGMos0yN
BSLZy4jXjPmJc5x4h7GeEo/LZDRtwfRUbmI5G348hDye9zuSbBm36VxPGr7mAUVFrBoiUMXVIuwL
31l+WbCJCVBgTDk2KOaMExdNDKETYt6G/VaUlbf8vksX/Y8KGoLBNtcPF1+0OWHuzGnIlg2M8mQj
e2iy2xSMmpjDnwcS1WRvWr7SwTyhOdugtqnZ2mi2Rx0TTiDVdY55vfGKDsJeIaHm24f2zvWuw8sh
jpuMe1UhZQhwjuPFQfdSbZZ1i4vF93xttR3M7DjSOyvRYukLdXxEvwiQn9w9Ws9i6nVNFPgR8Glg
kv5GUxHBWvPPh/cTzr3nxt7eT+s+nSj6JQQx77KU0AsFpbaZgIrOPd0/xa1BKtk7CiTrEGAgPxdc
0rXcgzdPt6402o6/tefywwFApuLZ22q4lK9vg4wQboHwMVjMTSzcHEQIttaEoEd7CbzmevA4KUXj
n7SdgZPwCdJtH2mhe7A6IShTDBL9u2KfDrTMQLVKBTj0Wcmn6tDs+nCuV0YZdEtvTHhyOtmQhvOR
W51CDQ6IE4F8zOMljxCI3xmN7UO9R3JpeLqt0AdQjTF/42OLhz/Qa3Akgu1PMb9bSACeoau1B1hB
t4uwPpkU40guuFv3dWJMuaT4mcWZIUgfeGUoXqBJfKSNiFQqfJIwqQ3dyzi4ialc+qZxgEjZZ+Xd
LDKtXDpzPlmJUoj8KkJc1bW0nu19qeAjfFr2TzYOPehbDmwqDAjZtI23p8ENnNOoIObSvMgF4eFp
7T0fKhGU2+fuHenJ3XXwkf5LCSsuP68/oqLrlCgD3omvxS2GgDodt3USK2aPve4gUwKA13zak6Xo
BqTclcfPvS2SLT2Cfc5GQwoDsq3Jt+Q4G86mDY9riiyU93iNtYuy1p0i1pvJM0si3IaqKF84BDHQ
AxdBs05sg24LTNtb083npOtGm+rQi3AMjb/9KY5Z8d1Z0Z0T/Nb/RKylD9znnPaH/KByy/Y+9Mno
f0ypUHHq3RhZUFmnw6c1Ll2eUi67Zmz2bk3PPkvPWtMOVzvVn4DKVwQfWgb5KI7bP+NSEbzaAIUq
bIrS2+F7JcGx+SlnYfPnmVA899D+SbzdOTdZ1Gm7A7obpHdps22+uJcbPCOf9O8h3UO3werPPbf2
HEmp27/1jiL9r0kTrhwppOu5PNiM59QhFUWlOedcibQiWmoHuX5pf75jDqdU/EAYtWxTkF8DY+FA
1QjVhxeLzRGzXzlugxSNA0Wmq/7AIBsJOPml1U0HBb/+EOPUd0b9UCf2ZZTMgc6kis8ipH3rWWl6
DOkLDyf1d15VnGD/cZFbde1nbvT+xWkArDL+zORR9I1Wwb/TkM2gIOLXa1fJqtUrS9mXe8tHvMzO
3E84eM1UXNlsnZgD+K2YJ2UhsRyJIfVvjJzl99GxwdPwHjOlRn6tFVqF+2dpDNAoaBgehwv0U7jF
nqarFIsR/zb+gGskbxWOhSg/5T52CvWJDpsRTWt9KtcnuP7lceuhRs8YCut5On5w7wrQ+Hi0VJ29
suyQmrrJc9e/G0nyE6Z6/8JVQeznyg6hI/i1VrZ/jf9O6mhnEU4P3sXEWIqI2DCiDYyqC6LCYwp9
cDyaZvg2ajdd+k6+y+ysy3BfQ2x9YSFGKsbG01OBjjLlw2Cl4vGX1VaqpXp1WU8z/RnTog4MX8k8
k8ghcYSC5y69HgK1vte/n3vJbdWl7ZEeMHaqDMrzf4N6JoTqBNkz8KEY8I4ERFsq7341fclmcvDk
i/X1/PY3EWEZst0QFqduSvtxbNTjsEnCtrfpNJWE/8g7kWCfNhmdFmsXKV+ghrVZKKTdkEySx6YU
DKcxRFL5W16ol8fP7SeERJ8rsFpzsBSUcEe/YZ8s3CNUADlWcngTRsvtGmioUxbGNbcyCK2B+8J0
1svIZR+VgoaQjAoVXjPXzHh5YsgReZwq5aOCLGk2sW1FaiOxOk7u8VlTBUr2BS8R8MYqJ0tWe+LX
xBGpAbbQChEdcQ3Z/jRXgghaXsVRcn7TFaE8xKehrQQpXp7EJ2pakWFbXhEQbhCqWAsrFoROQooF
OWlu+AcfBDCA8ITGG8rp4uz5y14rjRMO1HlRWlDzuiMt7AFfgPeIiHvNRMRuk1H82QNwon/9h+i5
M+kukUrO3xH34Ao9aq1INtAJLSm/x/egzi4TGGVKp1OEl2BYQfD0DktnS6tC7myzVtADHrNd9PHG
dW78F83bUQW6nkzV8vg3rt7r40thAYrJf5XoAKt2zJYLF06gl3nX+CLVX3xrAMXwmqe23dGQp8f+
wj3wFUiWSCxaMYsdR7ELh2Il9BPDtfSmmfOUQ3Fbl+jr76l/u/0UNNTrSXmNzShFgYYKV+9+H6qs
N5v4vuHptxVRczS4kbQxzZvApwtQES45bGAEHR8VZ0YtdrOYdeE+RVkpFc8J5BCo8LinBFdNf1mw
buGKVvKYP7BoKlx3R4fEMNQaeLJn2yUlB5PDnHPS8m8Pd3hheSdXiPFUyI1ywxsHQWXpdTyUaCVz
Jga1D9ojn8ITW+wrcrA6LQi12SowXgb60/u6ijWZPkkPw67P1Kuoy4ghFwF2YddYz/+Z3OXbTUd6
BblS5iBivIFA5clmFSJGvNSs7dEJHHcyXxt3gw+IthAZPuzoZu+xUr5Gp200HH9mETnZZ9+lymtg
3fajez3xZUNftUwFWMRAJFmMDhJXt9sizkZ/7chKj7ZOS1tj0VXABZ98zS70DmWW5UkQPqOAqc4K
QUDw1VrzqQ3Nu6JObjHwhFxpRl9pJf/sdJGMCBci79K/YuFwoqMJVuxFnNAHwaRXiYTQR9wvKn0L
wda8t7YRxmjeLzg4lra/263ijWjarm7KP6rXyC24bpTntxoeVQAJCWPZ1iiONBn4oGbHUDuj0Ir7
Jm/bsuM/XeSHFJ4aqRy4rI/Mvskkh2fJ8WyBKN3ME6XVfEP3U5ehEtmC5PcWBp0QH58iMPPjaGQH
Z+2dfLumI15rQFh6x2bykOfoyUprta+z9BysjWJNAlSbLbapZGLSyaW5XynBB0ljZpORmB0/bYcS
jPqmmdF19A7BO7WQ+pRzoZNAgpB7/otzTTXZyqNsEhYqO+c0nK2uclHLaYnjzu5WhJoaJllM6w5W
QJ46oTariRofvjV3u3bdy9Gdy0mVBDY+uukZne1HQp3ThmSr/4V9JprpD1qpYvE2rGAI0B+kPOY1
xDFKFoaDWMhTInqosI8M1AB0LKHKva1OUccEn7gUa/YW39pB5ilOyPK4+ZvIBU+AenSESigK/3qs
3sjdFbENVpDVrCQ2ATc53MGyW67VLJfvWOLrWGLUPtHLUuEOn6ZwJ9RCEDgkAWFNA81cKs9aDNrZ
FRcqVPIDw1JOEPVTWJlnFMxnTUEUOm1fSh0BQPlzoYqunochFfd4JuG6yr0M9W9fHfGWv0U1XJ5F
1ekE2134bysRRG+llRrlw0z2dwjSr2wM5lg1ORBdkPzXLJTlzTUttm1LeHQW710BngcXgqsvh/7B
C6BJ8aLOQNrVBFly3KqYa4vaTFZTpiq6TvIab7jUS7os3BhTOE9k8u713OgOeesAYIlgv497hReA
6tIoGAQvrF6imtypyigH1vIGbw21KiEiUUYC5MjLiNTggzItBx/o0Im/qOgDJfTs8YYIOw0JzKfj
hgvwzs1gIw5vZDOoFUvOFMUIY5fqKeZmmBdUNvjXTnnkOpF9+VSrHg6+t5KdrUV+/5AwFJzz1r5A
sLh2DDFGHXLTP39UeInL+4+gdB+GZhXQRGg1yBoNeVenUMiSQPm9X2KJqEd7Brjj7KsuY51ZRxYp
4riSPiDCNnPPJJo/e2yudOcwjyV2IDvKzT/gdV0uBExDtbWOtwHQUFNZIiDbNMUkRaHni1yJsd2A
axYIhmCODhlOOhBIkwsNbsPLfWZW8DskXQYO1D+NPzfKqAiBEzZMHsvq69sqdX+nsK6LOEe711qm
UMgkNcURU/Gx7ehWiXa8r70ocUwfPE2vzwec9MCtynK7Kp6sLZDfqZT3tpfQ5v9YG1lFHzO4paix
sl5gSYNY7pgZ8wYmT7rfsI0gyAMCyVwAcpOUX+CCzj63rZBvdShR+r6NlRUJ/na1RjT1ySJSpHN6
lJtZx2lRdEWy7MaqALLLa54POAHW82NJtqv6CwWeCZrvVRIcDmIN3R7EKmZoZD7idksJNhYdOVKV
WJujnmZpdzbdfdJzLLJXZIswQzgn+F6C4ehGBMT078oEJxMb7NmfYj45plXrLrYF/fLwH7THwVls
/KALfFp265T60mTgh2ONojtS7JR9h4lOZAbKXXYvucLAySzTSs8a2JlPWxh7SrWS/8sF3yNTIEc4
mhR+QRFJv8MSxv9u7FL2KBa/Mu0DGDzBEX2aPnAJzHQ3iImZdAfI2KO54K3Z7K4j0vk2CxcTwbXP
yRtNo2sQqF/vscoZ6eo7Gecm9fINQDZh+QvsOYMN9g32qtLQBJF6/JifFMYmEGvU+oiPoMoIaOZg
tcG7gT1ifTs88fTo0gpwQ1wkPA8xd+gPZhJAo06ZQj/ZPoMS7slLOnHYykHrPuyCfnEmAFmaiTDC
Mtnf+lvULxrMLOVGwFr4QQ8x5N1oL0Cz73fwuk1cbQ8CG7Rl/YfuhDSKzNMB5xl3IQQkRho/AsJA
6kOJ1LGt+9AWpc98v34qA3e5koiIBlBX95yhj9pvrkWFUT0pkYXiNp51aMTQn2J/ATKgF729wsaE
V4Re17p2YTTto0N4txBt4wnrrUJdv/eAApOp3JMYuiuxQy2OdG3DWd+gv1nmEmT8vyM1pwRbBrIl
gfu2vbu9uT3SVums7lUqLiwdTJY4CtjxFbbQYoNffM/TdNXimoDU8VDGMWOZYwtay07ZDBVs0n8Q
ouVsb5shgVKkL2zgH3W5fsFtCS/5MeaALr3X9iHAoGrXxfAhGx3Te/hkdi0hQHulii8yYzCZhhV4
SmkzHg5VCV+Cx1rnpZIUpZXvOwdtJIuezYjPkIpdmJWMKs6jw+dr0Wy08bm5gOJeRwuVVOa9ZZ8p
Kjz8wmriv+fZaresP0dloo9lbBsl5ENebNSwOYeW1RSezBGbcRh6NlW1x6tYqgoV5FNSCRaHJAhd
FbD6FkGPBD2GNRnF4XYhiXOiK1SmAClKWcnWceUUIG8zkWMMhGTNEm1nXBrIWKCPri18AiI/b3Tv
dxLzdzAEQxFcitSarMpBISUOJdAx+NEiopbBbKzLgwo2nTG3f+EinQ0Yt/QRDw8Ckn83dvRUR7Ye
x3MUAHz8rnASHoTcaufJLoyRtXRPcbXk1DMOzeNNzpIeMUDqVWAGEh1bKHciiAX3QKVHJkZmCBBU
14yoiHLO+LExmNb/7VRet0pNtZRvNySmB4nuch+TftsCgNXhInrbWtjkke8v7b1/JtG2HU8OMgpF
WfWiDRMT9/C5Mk/sZllH64FSwBgT3lmGji0zLUA8Yt4WJH0lh0F7vXJxKLgpcPEblaT6NX1shs/1
R3r/904DEBvVD5wBnYS8L9gwnLpMATCWC3gNHvjsOYcCsBC2YJw766yVj9X9KkxS/HiAzrMfyRrA
1KitmcIQKPsQZzo7++WpISynp37V3TVUL6fdBj1dyZYwbnMUfXVsWR8oubFsQgd0hPWgTKzFmLy4
b4QwLKHFQhESx1Tk4r6TVeMEsSCE0SeSfIrEi/qHqctqfZekh5qHDVcouqxO9njpCcw+npxd27KF
TlMKZ62gvtSAK9SlBEgogEW+/VGjxYxpHeXVdA9eZ8MoYwYr5gG15lvuHv+VlXQdpw4sw/PrIEIv
rG1B6qRncUP2nsQXLsp86CnlSMYbz2SZjzTTNFZXZ4VfkOREnHdOQJbEOFNa2Xos69jkDcVIY79c
fMggz0gKKizdMcGrLgKLGMf4g4skLDMerchfApo6KdjuIW6yzcaDZOlJjoceyQ5qGQoP5xlzG0XG
PIQKpwkzE27U7a2Y1SWOjoNWK0hVeJ+6NoQNuXoPic7p9Ix0kA5Q3781S8RNOAz43VSZGKSxaqQI
mnIETx/eYgbiT3XReygSprWm2OA4CTNVdG018UU/kJzLaIlCY4eHGfRrH2ecqxsOyaUN8TXLyn1D
pQ8FNBx8i4UOGzHzWGCnYxRctb6OqXUQeXKCeZHGu3+0ESviKjf9nlkwM5bfxxy4YLqLvrHiYSt5
q7vitOAEwCmSVKkggmxlXIuONORL/B/DCz6PtGwhOlh+SbdjUIEkQuWuH4/ZquZplDnuEbvDtbfC
TfmXBT8qCcTnHOt8uBtq2GjXvXk4QxnRjjDpo3mr9hQVSoSFWQn6zM29sZnk92cStKyXHSdMQD8s
t1aIY15xMmWRWlNMMEjtgqqdMCCPScuvwrI1oYyRFnbDH4/bEnRJIBhGQqfP76ObtK2UlwDou2eY
O2uteFQp9wh4YfAy7Vd2B2UvxRew/FQJsshG1w0T5TGVJpd1+gU8Noqz5MVpEMF5+4ZMbcUI4ixK
gHGOvoNf1JiPKhjvd4zdkb46+PehTP0Ea89tZcHk0A6+yUTabAQNMf1rGFhKlhM8L5QaUgNTs+QI
nP4j11oe2fWMmrXUzeJND1MH1VSgRw3zbDUhBww6i+l+u1t6V5r41SrYi7pfVF1EQXaYNlASQqLY
xyYGot85aVy96Id6ZeYbn1IPBfOzUEERENeBwxKvP5jbYu9PO2u6vSZLusbbDhJMjaukgU5eh4IG
pJuEZZrCYa9Lc81vZkFrLynR3SIuXJUR0pDzoOvyscED1xenxDp3xhB4UT4gXyT6Ufchqo1ANhxm
uyWkqnsBta5UHKqSVz7keu/HzBmPXjo3QIDZm2vIkokzuqEgFZZi66shJKrc9qj/++e9oDyo78Pp
Jz/Y5/AHVD8hM0Uguw8RNAsby3/j67NzTWd0YdKtXKzpW75nbjJYPoJEaCYQeuE+PMBfjKMAuAtm
9d22RmpO3I6MzK1CX4X6TArvFHhjKPozRxOI0qn5T66cXgyVjpsNlLofM6aJO9vyosqyT8Fa+zSn
xHH+EgjdZ3P91WnWgdUZL0VoV2SLXjEFp71M7n0A9Yuhbpz2PZuYiVyAlERy0RltvfQbzwjVaXZm
nduAvOX2bVQRzaZYbYuu+w1UaqQmz5uruaIX3vmQHi5sZ9fIGXFyHkf55OhHPYTrD+mzzzbI8PrX
1b1nJKZv6FhLyLKk0Jj6z2Ku6rwXPFVYSTzBbRBwl9Z55V2FvgslHKt/BSmAwTl/+BSLvUeiUqv2
zxMt5831FVH0/jA8GbZNz+DJnrBVKQZY1zyE4QcDu6GaVSsEJqEBmf9GimWMeqmm1kcarFPpJE0Z
2TO5Lnm0YDKEi3PhXpiMHa79gMypDF3wPMpDARJwNOl7JioIltgocbba++hGCEW16ZwzH6FWuf13
tcpOiz3zQh6cdFU9gxLtezDjjMMRB89VmxQg2k1YzBnPP5fcZze/CzcxfIWjTZEw6O3GCv6COqZZ
I4JtcFirJ1AUtxtZqy9TJ0Ac2HPuM1Er6oeFivbRUoSlur3IApsX1ecIT0s4uPAj1sT5/5FeZ6FJ
sY+J9cgM3sqFib5LVN2QFgZWrzYQ9EYPwEReOTByPtwomqXWME/gK31UAdu9wzbgOuvLlZrmkZiz
i8iT0beQGhQ31CllAHKPiQYYqCV2bycjQtxEYNbcb7QseOOFYVfAAlq0FHf7qdKgUXb55tNnwWcy
6OrFg6jCrkJHsN6XDLU1SPHgVqEH6nLXLWgHjA2uiXlG80Yl6yKUFiy5om/BVSq0k4BvVmXOX6ma
cInnsrQe1kwVaP/F0SZqjrRrdG+AsoGbxx09jVIPTDMtcUdJpJS+ZoqbuJJHiiPgiYZ5CKcsW4xa
xGEbYKZwQgFVHu6x6zNmKF6UK2A5TieQj1sEoTdiPImObjWVR12cjPT4NUqYs+gQ/UByEjNKTpDS
lQIbT1osaX9FyaNgFN4crj0LHzItYcbEXZVOJn7ur2iaRn+UCQGFa+0NIiw7hVjum8D0kJ8ST5Eq
A3QpNokPH6v0v9m+R3Ufg00+Zqa52XZZ4+yHQU2mRA4PUa/ZcXnpZCI8qSmRHLPdnpVP+EUP3+Yp
0awWjq+1fv+q7B+BWeqwtJ/Li1KXUTfNlrpfTrwZJLtsnm74ZmBcajCuH0Lfk9bEPLzs/CSTVSuB
Z2D69WGdjFjsBhMdugDVFuyil/QWZwwYELZwotduTA0ytimo2ncPmnRRUN+weAVCE8mWow9lH5jI
qNlAr+1W7BEn2GXBzTZhYbOf8xWQK05zxUpszh3Fhxlwc2nmAcRBF1a8Ilyxn+hwxF7GXtdAbHwQ
jk09hXEhBIZvoaMiFnI/XCkA66lVVtdYtd2/Sy8lrQJ/5Z3W0osQyXboY3jhtU9gqQM9HFo7nOhG
b5zsyQW4iSGGGZMxklLXyuymgBDINPSwnoL2MLnKd1VTiQ/Bw6bwabyuzk4vFkoQi2Qm2fCD3b8R
CYSiXDrDB4bvysaDCRClVCdK6lqHYlGSUxzfUVbNeHS+8hFO4OtgUfNqo4Gn0xcBEJ82rM8oz6ZW
NFumW2SxMQyp8gJdpG8cU1B2bJUjePctIiQCcSRXu+/0uMygCqQP6E+/I5dKTC3AvUGnlrO/vmr1
Zf58f6/FpLTv2zobFLrGWnijQSsqxpu7aMuCRWq0LMGfQp0r9Er/IOg/LPLqRD8fCuC9lru7ny0n
k51kjLWF+jfA4iFaESAOuAnxfdMRQYL7NCnimoZd9aQ9WVTRo33u+sVzVQTc50Q0JilkJvSe+RRZ
jPie/WUMv+rgIKcyLQZcmTItLN822F/MyOAYv4AXRisRYGpByIGeWAo+hnubbw35J2wV14QXlEdg
lPsu4lTs73sMaGTo05krZNBF20al1IbI1SafEYUMXNW1sol2VDxo6T/S8DJbawneGPHQmXLqT4/C
x0wrENr6K+8hZ/OcMiC3biLUVDSdg6WwdXIDLCnRb/oSR9l9XlN1O6ByCbQWL0CTJUk1OkuhImPj
Wh3rR+jz0/J1GAoAQDHotGLcNNEt6WWY3SBhJvs+031UwOM2XGa8iUkdQ6P6kiPJ1+hByZ5wRJqC
tA5avQiMarjdVtRWl9rB0Pu3mlXFWk/31hKXnVKfSQdtnoieStXfnsAVJXZg34JNn4GbSV6N6WSB
OjzrEzLmjeI1ySsrHGdL7VXE1y6GogCxj5Giqoklap55N3h85sXE5mxDQKHW5smaVzraGbJbapnp
7OYZQaYV/xzq06JjJpf8rH2+yxZjP9rKx4Mx+hu3V1EmbFH41KgORS7y2bBxlZLuP7ndcrJ93X0U
OkPZrhTnpQMC87xrYkjpso8d9HHh5cYXgLtKzi8OX9VqImYmtXPHFsh4DRvtBxqCBNrbJT1YNEMx
C7u9pc8yL5wMzHP0Xo/4eiRSAPb4a8GLCI+a3QN1o1l0/o3fpcVKcVvsvNbuON8gmxOOpyvS1OlN
2gdU6CO2fy6xUruOROh1ykWoJ7aS7CInU5YinwU8ki9N0FWgDi/B6Y6w+BB752bOB15T0s35kLc1
K1tpWT37dzVBHDDQ6YkwlODnOeYE0Tq7uoOj+hVTSEcsAeQQEXfrxujlieYbvDrsoFVjRpdM8YNi
V1t6NEodYL28hsivOGkg9hN5xIUOpKTh1qhC94H9Lz4JFwqObg4wTYyoeeKXpMdh1vsWgjBanoAi
eH/vTJv1nm4r16BDfKwn/WFhVif5n1RY3ySlV6igGP9ivtaEjcWNl4VjnY3V7QSowU61ts5eAw6m
nRhI6xmIxBRjFSRNkDUzya3mwdvaMUz6rrH8pG4nlNrcet+I4ztsE+u7tEXcKK6uBzYsN71LE1UW
hJRpNNJxu/e0YWiXXUJoAI3F8kE+d1qZIj+tj2M0oqvOxgGdH1A3jyLmQiM76zG6c6VSpN1DES7Q
DcPfOYNL7xFCNhuv7cBD8WweP7RPmTdetQ6ACLcj28WQCN3jUd3+eGdM9KEuFGRJMuc2xpoir+O6
5PsB/Cw3gMRDD9b6aNUi4zLO/PDfhjUyWpgaQWQetFwAJ8MN3BqgPLcNAoq5330kyCAlnkmXXEOf
UyrPJMnDvQWmwFcazcdcMDo02P2LJfjuuVMopzdkbsnLnDrEWAzfSDkv5/F6zjK8OetVqDZtNNYv
N+qAUb+xWG7H++PQPHdGfO7HKAnfe+/Jnm7gMSuA7MCxdP/CvE1r/D6sEFXt1AafXh5ViEqX2wRU
x11CpTiR3Fx2rqkq/vaM6sWiPqUHgbmdc/dDeZrj/B5YlLhhUpOMJ4B0ZydoMKrMgbCSspsFqNq+
7Wjt6JgmjY8uB/9+QABgVv/hspQxpC4OrW5mOu9tghA/bUMOzT32jrw5+1Mdgs57Lgbxo0Wp4QEm
Y0g1HiEwRQFVbMFYoWp7Bcv01WsScPW7CthdShSrG+byJZk+Bk/shdflqwR5tM7KF7IsnRFF5dSS
IS7bbor3eBR+FP1hj0Vtyk4sZEUuyEmf2b9PIPCZ6PnCDvgdR4BR3StyFMqpavkQHOuvbdnEvv3J
BM7Mahdn4x4CJ3ElXCBad/mIWovzs1dBTHEO/rlhS5GyjChzESkIVeSvsFa9Dx6tZH5FMXFXCINp
jtoluJXc0fhKzCB3U1RQhHcPS13aYGcWF4ioDFAKVO91lwBXaWxtQEuEQNluZPkJINkLRmvkTzOH
ajkmuzI+syNOxQI41Y+Q8jIO7u7kBKftcCOviaPHQ1IRgGqci+I79vI3jpiQHdKGPZKnwkWIP9dM
olwkuvPZ9y/G0r1uQWIKLr7U4v2iJb5WnKjYY+4TbEhCak/+IV2HT9pK3K+f6Z3aLQJx0NDBe3jE
XQm6yJvdGUJelAvXZMY/gsTsDh9QnxPzcV19p9n+sYpuJ6ir1p397o1PeJldzEEY6p0i9yJpQ+Tr
tbDxNPDQWVGw6Ljm1SeYfVaKsDm8L++QtoSqC52yJXc6fiFd20RsVB+1dNhjfH5ip8OgoYlLw36X
z6JiOgM6gzjUv2cCAQkA8Q840n1dMxYYbY+p2OMowuYy7sUQ5NTLBTS/q+W8UGX0UeP358Mhuvuk
hnHzdetqtDBJEMGsgOPUonj/pTaZrhp+dkIdVBme3JrsQOC9ZiopTXEBY5fbhEG1AAHIa3rIWN3P
fpazTDU5uTnqcuOtsx+SlFRCOEzTMNl8N2imbwl5QLraLUG1IRJNye9wfiJllmiTQnNxZFbzQxXI
sQ2GsQW3q6AgoCMloPhwdc7V6DnPPIRcdQQ3yqI4alWlcrC0PcqcfaFKBzWYbQuV5lXBiLCI1o5H
iRtdhsD6mEkp/dLNMMq53wY6defU8xCxpYyitl5UNwsGFx1XFXayCYyv8QK2O8LncKtQEbs+pIZm
+YQsxS3Ks/1IS/DtVDxDun88aqI9O6VgyavQs32Qow3QR1bycIOCp1DzAs71r7WJcik7Dc7EGYWg
Y1c9kNEx9TkwgpPlvqGl2SaGHGqht4FPaG8REkrRE6Giwmqb7FLWrjX+skWlJNkTxf5klctGbJsa
b3JBOqVWsqUtaGMadYlWBFKcUjOTtqC8tqBk8nNa06HIDkXdGV4EqdWOZnlJ+IrET5B7JMtuUTG8
ROqXwP0djNWaACBpY0UasHFup8o8LB3VHBWAc28qhA3SSzB5LYfX9LKqpQfuduNq65I412RYSHqY
gmdJCiPSzBS1FldUbHp2wlIYFTQDNW/6JGUm+hR/eoY1FOoAY+AsSpeI5Xegeipdqr3p/ZevPtH7
i3enxMb0uAPXyqPrlVd1+iBQt+pzmZlofpZBBrRCU+Ygost3BtwJ+9rx5CMeJ0AOeqzZbIRnjRzR
oiyHCYkH7yM0+KrjlZMCsB7pWwyTseSrGHw/ZIsJVsk1USnoqJxzpbDm1CmDhkjrLUN9jCEc1c0x
uwHBy+Vz1YHC0wzO7UiVBmHBjRLnKIouvQcicDJTktm3yxPNhry0iWsc27tWXBTnp1n/MSKs5JhV
tvkoVawMyf+bRyIwAW+I2WTtVDettHkMQKlG68S23kx4GBeAKcy7bRp4x0zUgdABmUtPHjZGlWYS
SoXbLvFBxDEJ+BmUlYioJVgPNBComzztZ43IUHWpibK/xdYoc4PwWyZXR0FMoEfUhxyOBovOXWzS
GqbVk27Ya/xOLKT7tZlURgds8GTul5DNKIRHVYQ7XzNnCpWUWdvbjtIXfO15+AIRn9XMNZDJ8YUV
d5KKp8kDFpMhNYbEuGjfDmMjxCVAYE9rlIIs090tGfXUwJ5wPuFQz7I8FEgqMs1OrgypmZblOqZV
myowOgTn2kNIQ1vbtTX8ByejuJ7bxEQVVlrMZ3qdbUyjE5tqdGCHxQ5tbQpQtz2V14tFROS2XoSF
zC2ZXNDnsa4/O0zK+cxzSHqlg37RiE5hKO6mMBlUCOswcmdI4SH7DoBlK4QT3GwbXc7UC4+N/uMZ
ZebPbl8a83ejh7paRU6ZOhiZN+ytvo+YL2Os+j8NlLSNMefwNVZX3j10pHdr3YwTprJcioqeNneo
DyBlwPLHmWYdcZ+2S12Jh0tjxMQe15//pucfGBQVMuzO1D65bp3EaUd0QWirLs8cWzKwrOoMzP5B
Nmw9kpY+7aybShzYxOfpzw/HEh4sAXL0SqRZbSTyJBvXJbLzbhBVnZUlYeHWI+jXy1wb/0SztMhp
3wAvlxLNwu15rgDu3vroYl3ro0zd3JW2gnJ79/mEBlyMm+LYQA/mZLnI9aDkMuyMjRvt5M83/0FN
uLcLHkL8D+lPnzG+7Kl/3eSOTP5Zs0zp3KnScCVzXrtVYZmemXKw5pf1ZrfsbvagLQYcIFVY+WEL
YEraB05MeaOrCRXD6/aolUD2eV3aO6XMkj6CGzN1UUbPxOngHX/plwFcr91eps9YF4S4FWxJMgyY
wmYXRS5kFQtDneWzPplFlXTSZiGPmIN7Odsr2Fc3Fub37ee87WaGuzkxQkf1l1Pj/pIVRoJ48TAm
3Vz8mcnxksWPs/hdURWIbmyBGjpAa9z+xi18uyCYGj6vq4FFd1RO/dZ7nbFTmnR5b9dEd4lE7+na
6rpdfXm5WcPNRoAU2VpW8b+jvYg3GykeWuLICcHWp1Vx17gOMphHtAObT/GoLYG1WctzC0BFq5eZ
LO6DOshwP738NIoi7EK1S6jLPcJCsLwvMFqD0knLzeE68eRj8FX3EJr1aJEOtrG8K3fr11jsmniQ
99iWFTUpgHWO0bUiot90eUnYo+T0KhQVMlxODBDdC23L9Ohw9PxNHrHxFStX/CNToixVSNcsUXao
k8KL2Xxrdw+7cQ+oOOZUMG38/S1t4HbObgCoF2PnF9fxSpAOSTv5kL4Bz7zZTkABZiNX2/t9DB8V
/9L/9k7rmdkCsu+ExxYJyrcuVDihiBrGrP+/Ozcq4zeMuZuq3ylJ6LeAD9nkjSCIpRbCyAhwCEoz
EEbb4IVvcAT6nYJ6CzCaZ+gTBLn0GAltXmzxZjO0CyTxITM7ucSCr9leUWz5+lZN7R76UJlKF9el
fSIa2TWRTo5s4JB1JS7JOamoZW5m0WJsBjjhp5VeHZJArsCyzLo5ekdK3nmLTPCFa84zXRje8gQa
+uOZohz6iLvbX0QLh5Hg9e+6VDxesjsKS2/r2Kn6t8mJIOYfI4UFEzw2rgEKnEmb8+OzUPw0tMzP
Qz3fAS47CfNN8qYIb7+Ui69X7R2bPJLjvq0iM+5KBBK4lXhUBehGTkb+ItrBfhEr4knQTiGIeDtg
78VWrT1BiZmnIF6ezHNjy95pb4imCOGLdjm1XHo0Vol+tN05wvCosjV6B1SQugHA5LQL6/31yBK3
HvwwH8zS0VzggE7Cye+PdocgfSpaXm0CQD4/lz53xYhMj7bgtuMt/d2by8rZaItNFB2Q52i7Twnc
j//AFemsbwF4F6XP3myTfQkin+CHvaq1iwdsFcG9cieMvWrl8WrTBQd48CPjib7Y3MC+3K1gwULe
lG87lHlmh7xrurAdF56xLS+9+cO2jHIyM4TzP2flvn+/0xqPVXejc1gcWWTOY3BMXDd/Sg1oLrLM
+XUJHWaoXF4TmOoPvUFYSOwPzidI2IgD5uXt7MEtBEfeTUV/7guSr6+AV/DNzmgoCq57Qe9XzmUX
hAwCebq8CvjMURtzL6gSq16+FzD4jZ8Sdi2Pz82zsFnduAEEVA5WqY38d+3pajkfSmj5JxrT3CO4
8NO3//kbjLuR3j5iNWSJf1J3JqQ+U7OIn7TH6a8vZDoLG0/L9+aX5mULhuc+9JR5W8a7SDyv29GL
wVWTDBf3Am3Mo4DaBRXuShVlJeUXc1x5HWuz87VfQMZho8CKftFD7tTm3FYekPoe5XWOX4tEx8Pv
JjNTkvLFFJElDEbqXoiRKUb2RONmDulhjp/T1xtPqJuTEHS9SNpGFmozuzIa6NIpVyXbPDFGGaqs
rlqY7Op2EBqdSPAHW+FK+pR0nzBhWuPFmft2XHr6zhP/xWdp772HCv+ynYBELky2tyxqTSvhTQOF
SKIY3jSHy2o6ZH0GTNLm8oWbOXii3gtbL2an8CbsMJT12P8p4FOwqb2lgv5w0KOIFuR072pwmwLj
3rGRCBtn54ZtF9MwekH5zK9izUZXbIf7HmL8+GUjzRMQ2odwLlQh4DhEt7x80ze6Kn9dKAseUks6
JOUq7uj0DuuT3vO7eA+g5d5oULJfkElGjY7cAS8vlvgiwQqNfG2JMI/sV5cSmqmklupOQTW54o58
YnLTodN2BIbudQlBTRGgaHQqPuSbovPqn/RcQ1d9yZMiZ7Qo9c8Cm11YSMEY+l/YpQnf/9xltYot
8i4jt/7cNr594YxzZTp6dUI1MCm1dJK2Oeagvg2lY9GGOHQP3lhLJrakFpSug7uEHKpv1Gns/O30
R2Y+uzMFloZGawKmjTsETDaJxVxOPUVTKRmOhj5o9N+/VSZpM7lWmPEe0t4nLrFFrdagI7a//aZB
lL2GkT+OgH+Xa9brDxiYhraYJ6yqvFK7p/FDSFu/gEdOu5cJQjhYwanNqyRaBi3e98Sre2S6z7Ki
XKHeVCbgZT7XIYzoTmXSCQJupVwalAWpx8nmRicIKQwWyhtC+4k5iVqymBn1D6MQiBAIKSHP2ND1
UrdJliXccsiPFXfcnxdXDO5pWrFWAWjou5YrTTR/8e1+KnXJl7f/pRiVdnc+4GyvtAMQvKqR9UsV
Qi7IX0ubmcf8KP2fMfvJqq2PrCeT+2aRa8Tp6xvWcepfVRMw68eI8QORkwujqEL/0HkKxQ3yRMWq
E/1VomQPRM2Gm9my5g7JHFwVjjeNLIs+dl0ReA9maSzIPWi2rt1AP+BytO/ACAV83FW6D76lxwc4
M/NLKCa12deVsHU6B3bZy8Ff83xbffc30HDzp14v95fX3FQOFNQPghzfsUol2QEDpdvDtyO742vV
Re8dTkjRv0mRJKmvxFqd2oGe1BJY43LD504WlQ2osbHtUeRooC0tHtn+X/ytSaznSXbfxGA/XJHE
ZpS1IF7OaYUuBcV0ORi+E+KFXc0uAylrRTtVX2inuvKnGmwcWmByNqlFws7p8OVb2/KSPXy/MVa7
HBcAoP8xywcK5LBHULZalI6PHXF0MifyIVrnK7Fb4UNUoIc7uNp9SWLhskyU4WqF0UAiScrOOJ22
teqc39H7F167ZpTOoAwh0gFdhhJI57QznIcun2hJSQtcpIP1Go6Hp+rWQGSbkmIl9n+WIWhE6541
fAo8Em6eFTaJTLyYqQYnbjiQ61hmZ616O8xaBV+KoepFH74xCmYxwSHrikTZ/7a742fowk9/yY0d
k4nMtU1cpoC7V2iGmZMyPnRS1vj5lludK7z89WfEOYrJFrZlPhCfu/8rYcfIr3kyy+Pen5lYK4RL
9sQzV5GJrsrkMogWVR0Jy3wzEZjSvMQJ7Bpx7QhnMLhxHl/HLT0VPm5XZql8QUxO8mYwA1JTnJNA
LRclDPz+lFBXhq38LOciminAQh8twGA1E5lwEu8esSvlz2oMdE0qISAFduZsCgpw6DSEw1TlabJz
3O+mMayWtZ8p4MU3iYgHziVnCl6OA8GtNPW+Vs/7DftWT02//eB0fGFwD6g1765YhZmupMSOo3zT
1WUnw9iWqFy+lpgFSdZKRKUMGuUmF+bcRMHuvgBxqfe8VUabLxqqP40k/fYdTjE0c8OILZIObR6C
VkSNhwEfJcQuRVG5LWTWS50rQ8EFZ7w70wlP1OkcTGjGg1dgo0t2KfU6uLhCmdaiHI1QZ03xCHWz
B62VnxkkGPfX4W1zDNxds+7XYiqoTJus9ZsEa2YW1KDhX5TMpCb6I/Sd2OqR8ueV3o+Z7xd2IH4N
G1aLyIkHOeYw0B2dHEvg3Wx5b7nnqGUYVqh1mhNAjNnxClTL2qLDppdENVyFMwKQab53kIZIoUTE
0BCYsUE5xUYN63VJDbN1yyCazwaAz3VQwc9XrmSA25GPboIrCM+O5TnznEg2e0iKi/uPCTgoD3od
GiPYW+JBXFyEd81MdhWhxnCMrVvEu65Umt59cCJLYkVEseR7aDfuC6YbvimMQNqLNqpP0ZRV+2M4
PBNMM8SwWt96Gnf8287SiAC4mhCtvlSx6erpWLFEFAH5x4G+baZV9tFK2AOglUBA/MIB0Mh8kf/l
1UxH8vK3kh1fLRbxW1mzmS1W0QHlnuG8uTb8vzAyQlG8wxYUqPVy/ITdzolI0QPmU6woyAHpbSPH
4Ba9E7Pw6vWMftEtRN6+VWDGhB3JvsS6XYJLyb2lC5ZNdAy6MMr3JaMBWYrcN52NMIAbSSJmiip1
ODvr1xNusM6prCngFhTLcKW+7K/R0GitqBuRz1fXKEuL5Ll+XOwuviyxHbLuWfyhkyZt7keyLLdj
KZ6QCR5vXDEV+q+O1GmO9I3GI7lysYIO5fvyLLAsjaFZ74Aa8fM3TjHnzDP8QJsp7p9iR1PbKCbn
tof2oCTL1GpxwIWt5s2ZPg/ieIKj0hZ6NWxNd0jaDNq9UrvYftqqtDlGD+AzSZbni2DvVHi7nvoE
1mqg/36KGUo7khMOWlg83yVDf1YqR7G4DdktsCAgpIft5yISffYFPhtkpFfkv3POZVfT2Fza3r0t
uDKNFHp3sgqv9pPIUba7np8nLIHkKlKh4UzlLLsHocWehNGHnm+XKs4X0AwiiuhUNulNjIbrEIaD
Eq766PVDFzsFHGkbM6cg9wiZZuGNKer2eJplBBmDZG0lpnDhO8tZxTkGx4dKg1moOsM5lyDpe1yr
3NyZYc1k5xy66wpHr2W2lHVE0I+lwCb0Lrwfv59UQMfTGffrdzWwquk+8c47Q/CEAW0u9+5sUIsu
R5ja1LhGkcYqkF1RlEvRMbDt5v1Dmc8VdiyCAZRVSB9pyyn6Uno/yj7/7sVJ/F9KbHOTKoLrVIO3
SAoaVC7XU8embtAr+CgSmAYRRbfrY5M1/1A6N/GCltfqyFG8SyvMOtICrJEmncos5+bKawflopGm
JErMD6U+JO9jOV2AopCmzBVPEJnvY65Zb2wkKZuSbH/RZ44R+s7hv9oEqBpLav1TrfI92dLeXUZD
f0WWKkNzYcENsSXlWeZLcUKTabV6ddm2PlfhEn1E9Xqc1QQJDW6/XiXLEyekMU+0QJQS9bqmYSf7
dtsUbiVxMRBx/4Yp/BowTRYlUjuk9FcfuU4YZAzCoQKe7vQRPVmFY5tm4ad4hZBsFuRQSnTx1Bnm
JmXwVaFpEr9/haIb9rTqhZ2pjwMZWEs3TKgK+5IQUk23CpgA89LqCyFI5j0J1zNUKMiwck2sYeaR
ZaPbXBYqHoI5CMj98CK4OKoilDBOphyROKQ8taj55iI6AYAquDomoSDuYng7WO50nqdvbbTSjirO
jY3MGjCBix4anoCAYkpciKIWUyb3scnK13RaO3ELxi9gEy8Djw01ZZJ8IQtSnacZzfYjpzgNAHG7
T4cDFOx+hoL6XLkAdXHZ9AoUSajk4xxYpGwqeWe7572gVrTRvE+OLipm8SVH/uNXauUhhE6VdlDH
JFTdMM7SSwg+zx5+Q8xQH7baVY/A3TSXfq2w8+zePq1gaoPQyv1lbY6aMnqsWSJ4qnT0gfjonojn
PwvFHDVJHZyrSo48uBn8m1DSl+kYf+6RrmrX/7K7SV4P4X4OsnOgHoEnWJGEYVkHpWM8Hl8h845A
WopNFVvctJUteJpHvdLLw2H5c0cql/QtjFdNGP9nps0hcRJZMeDttz60e+QI1CaxU4MI1ZjvkLOP
zb5nWhe4FVHYJ2Zwg32szXCUZVTCOcu7G2g8QsNa4fKeVWpftGbo1ggpcZD7lv2LlsEFU/4DCVe3
kRxjmGQFrNbmvux+uyIUf0dQJD78Rf3gj2elQcNUUitrTNycbKken4kjhbHi3V3zggCJ2KJKSu3Y
/36TpFgo2NjxXvuELjas2dHGIR2q7+9s9AJOKpyLy5H9gqVVD9IyAg06j7FzzFKyHCoHiCICyekN
33y7OBC4oP8xcMR3GoK8UtkbPgdxC2vMe4mVzzQ1oIUIliQgZ2P9VDUwt84syUIVR2w8rFrt9M0V
ft86AhrPHHFcyr7+kOpsm/libAw5kby/ArzUBtuAVe+EgqPwDDUpgu/x9CPk4Gk9Hr78P1Xxps7K
65ORKCDX2uTaikbMBGfbBNlagor4FFNJbq4pvqGTAcK9HxNj3YNNX6DrG457DxlORD+1knF6nXDH
uaSbSone8acbbJURiUhVVc4boIxOa0iC7Ae0mtm5X+iB/pMoZhmmqzCHt+xcMk9V+aXe6lz66NTv
OPgTT9XlnGLcz2QJtZMmYQPvawtAkD4jjf2oPuRjFj2mDdCOHq8cLDlQhuUnpD4tHrOBk8dh8Znh
Zzk+cOsYzaKFv+jMgfDJjqyYFxrOeFqnVpdQ2JTb43EPDuJATOW/zvEgTLVG8GqY6Y7O8lOhKN8g
QzZgKOsfSm/ni0rAWGTGA71KSppBgz59lgjia6A81nwBIMk1lVpmgC9FPkQPl5xH0pP6IV56Tac0
P506Mfgq8Kl/2d0J5NXNyysyJLLc/nL+7wZa/lpJBEVQmFGfVxPW65s13JJP9yShfyg59lJTi0fG
tTfSxol50/Wb6iPPMs3d2wLZ274qDlB5xA70eTOc4tEzseY1BXP8HZhuS7cdYP6aQRyVVuMeAaZ4
JTPnL3jqtz8vIaZJ1nk7GdDNZ7gu9xqefeavnGVsx4azLji1NkeWT/t8YRU1blr0JotaCW3eCvnZ
pE7c2gKC8zdK4fJzN8oTSwZO71oLiDvoM0LsjM7G8F39raENJT3CrYlBJQMaJCUiKSulEgHb2HUa
u+37u+naSyz5KZbnpTDMaJFphuaxSaSBFgVAV3E1jCLwuFSX2wT5TOx+lZcRThfHQQGmkbpicK/o
7b0GRPycGyYr/HHQRI6U7KArVCKLXBeVMMnhorLPnLsSgX+nLiZxRsGZOEqXJaU53GiFGD4keMke
L0oR6QVpWekI6Rl6rum8yr8dHlyUaoy4ol5SJFs77Wur0uS+ITomWDLYMJEhCrA1rqBGfSbKa2I7
haPXNPMOz0ZmilcocbnLxLCtW9+tHpXlqHF3y0CR1fLZcckbmeAQugfASxVAbHD/pOKI7Jlck3OM
uMnJRIbS44xsNMDVWBJ95uwqGzdYm/hF5lYabIgS+XlUr49ntTe36uCnUql7djJWyln+0BE/1PGe
RXclzgP4GqxIWtDJAG8mmhWfGYj7DDCwrYqsn+5o0jreh0DJG3dvicq7gl4NYCwUfdB9DwJt7zM5
TA094p8T5CAfXVmjVHQT+XGm0J6kx8snIxdx8mubMoPGmY1C7fAKGJIW9QKz9c7dLffHahkdYVZz
0Al/Q6pDBsiCHMh4uy/BxS92dheBqIgemmZvwfWIIOgDVpz8vL9VTEYHBjhp/vuLvpIzdaH/TxwJ
y1q1nvuYBR6hF0JXSaKCWJPTDcvIGPs7FRxXV91UKu7FJ/UZyquYBrxVqAFD8HNu5Tqprp6xxpt/
Vb5v/xqhhnZePx5PgiNz8zUtSLQsAIbxQSitQSzPo8JvA/TgLYLqMYWHdze1Kj9Xyw8UqlCiP2aq
AgYBdMVDQ9YFep/P+P9d1e4KaQA8N8Z24QyIWwYNcK/cdEmowW0SSmxVxdlVuVYADVpjKHkNk4X2
9eXbEFBkaH4qseS/6R87MnJ+XLchXnPOL/gqXFIG/MAS9//OvObBmOm9XtmAlr41FQVVo3+bRLM1
OaPOOm1pM5LeeTt3wSV4wtvhlzKMXOhoCohAx6T0uBT4wCtaHvyebInc4x6oQzrpNOvpemLb/9qo
pUmvzpoClJ8AVL7VzaA93Dyu72E1jp3BiDOyfrcOQHgvykBcYrQEDoj8KF5gXWwfSGAaCSlMUmBV
k/KzohBIN6k4gOsuI9qRwngGi/Dddwd+M0a1qXU9+5RtPEI49IX3GxzA+YoLb2taMrMKSJqpFvvV
L/rgB60wERW0Lov79niRKBPOpUUBOYag4/0zeUjrt1gWGz0l/RPIbBpZ2vBb5jD+kS8fj4o4E+qZ
XnbD73EzRV+wo6crBn/QSc3tbp/m47AGzIM3hA+2GvjmAlzjq/zTXWj61P2WW49HeaFBaEFHK1nU
p97W/L5/E8AkJI6RXsCDi6TKp2jxFGjKWRpCIKo9c9j9yZ8zS5kUomzzGpD5WZaiwpoqJy/Lymwu
8IQZXKdPHYoWFu4Q567AXhX0LVlw66nZ/lpvjkZAtHu1sFLdLUoKnXF6krUCINFOUg7nD2tJd4HY
h+9o0r1nW3pU/Y9rfD1geUga4U0UEgV+3EYsgT2eEDBH2Bq2jLcXM3mepIurPPtC3mr0qjsu4CTh
dVWcTSUhwggEs7S2Np/FMjROtpOOyAcf9VmTzXh88XFHlsdkXCy7NXA1VNMBp/B1EXnvwolUGRRE
SDsWQXfms02OR6JZWPrDrDFQV+VOKOXQQI5BwrluCK2u+roBs5U5C/v/ShhQolSveqdXYAQQTkv6
bH2F3+WMOQvVjLh6Q5WG2O8ZzdBXNr9Za/SOW/NydYzfz++zDoxV2os5l2mM45faoBJe/WDs5sk7
Y2/jFY6juaJ9eF9cQcpF4/mJX0pXkPKI9xU5XuMyQVd/V/Heh7eX8vzdqqgW/y42babDHUYsA3FX
gHpug26A1z8FGEJJID8Tvnha6/b7Zz7QQXE+EHE8tciEGxn/eyknHe5408tbPzOMHOZcMb0ADa9p
aMEnN2/AucpCVyV4e7ZQUTI+KBLbgK9tZZfaY9n/a6DhOQsnMnNUOw3Fd0+QE+GMTl1BQUd2zWgi
fbqQ2xuDYwtPDLP/JegGilE1bE3oVep1z57jfYO/hr8aw6JARIhdc13LxYlSlktj3aM1AQVRd3OB
QH/XWfHgL33VrBIUB9oYP9qUMo3hCXZk39h1IdIUKTgRyHfBna3r3qaxGMQwbXdWoNq8LYAORBWT
fvlfSZJoGAuo9DxETN2hy8MKl1ez+XHFGUjj5US+67IJ4k4+7aAPo4TX2QoFUQGGM+iaP27JvGY3
rhOs8hb6HTFh61sR1ik//gtuxkL6BO6uP6wHA4tD+Cg4SqXedm5pNkXKxTp2Hd03O8ynLrCyUONa
HGOCuCkRJ92DE+yq+SRRlJhqWSaDOnDEKliFOZEOZ/fgFO4LQOswZS4GQexWnQzQan5qvuSN2Ort
AIMr8Or26mwJ2YUcfCUAE3V0OMAqXdzglO0yqfuiAnyuX1VHxyDk5YJxpIUypEx6ugkFDL2xp216
ext6DMHOBMOsJRzdU9H7Xx+1J7OqtIrLMfDbpj1O/wlsYuxEHjTbLnK1HhBv9+hpTxuzL00BkN9V
tBRxTUjyWlHgE64gNptIL/weoPbTZdTndmPJnIhKXL5WP/GLiO8nIz4GzcJkbrgrjykYyx3KjFo0
K9hCCpJNc8lmJDEjWe9e4uSo4JLaFggOH2516ueXYXSeDU31wfxkMG+0s/EqJuY1zpr7fPx+xgPz
4853UrC/sixQV3/ufzcaXyYPf3me9bRlg+Uiuw6UmFz4w69IsT9CogJd8stcjI8EaukW/bIJH+Hi
IKJTY1T7R+ys4L7oJCad0tzPbDHXDPMcVyRvNe96se3Rpy5KdgZWZOzFgcle9pma1pgRiLdUWeZG
IIfafk2Jt9MkgyvpnWVe4UBE+9ByUKAmK9Fs4rz4dEbsS1Diwo/YZcsrMQPw5LKgn0m0OHakoXJk
gW9GgQ7anFbhtVeK2tX7WLpy8SI61yzlH2FlbNToHnn+0g+J1WuzNgKcsviEhONPh7+a/Xs/4j/J
GKOo6fLk/dTIp0cY5F/D04wTtOgsp++n9SJ8PGjcYJC/id3OrF9bVvcTBPc1SHWwuf8TpWdbBmLl
Dxy+C5bXw0Dp+cmNWex2d/jX/B88q8kG9MSjzIwhPKwUzmfLHVFy5jxSEOTZ8V/7f8aqLriQq8GF
PI6p4FM0aQ0cE09askllzKLzsGWkyETse3xGML3lOGjul62yG340sOhG6fU3ABXhLZgev9tZtsjr
BdG2OwarRdmxVlnQoBjwOs97l6ZCku3/fLd/wndWodaKh2RLFgvA1xFToqT5PNoQUn1QZpV39m8z
qOmNKlDotU1w1zoqoO4I5yp0WLr+Q3jFJ7MBGr/B1mRxNSgEfHLc1RC4A/q8ZUkElvoPdu8lGXmB
VuCTot6XrfS+Iw7uXnzXoW6aBmpA+qArnN1rnAi/EUlvQ3vREaTwXaZ3MePLYw9k1n4klcwCcWD4
4U6lcs4Eg4BB10X8P/ZlGn6s5I5TtrNusKNA5WmKMDCoC2T/lwX3T51PsADoBTQeJ+rGqAOAVMSN
JVCU0kVtxsn9RwazPQkX+oupjZCK4lxvnHe1g1qSQtPNHW8Xz+ZQg5zQGt5MQdV1hfAMwa3mmhda
zxXw6epYIpit50V3O7Oqsk0/kOwCkDtGQ1VOCzR787JggEGf+PFsiEb5Y32xd4w9iPshgTORWAtV
EqTEHb1bRBz8e0aHsooBYOCluUG6pxWvDmksp6fc+t546YJqLOBAE5FR9jBA6nU3JkLBqvplut2x
XUBXYBnxYVgpvhI90BJLuktY+B0eSDfzoRicB5Ym+CeDGgKK0PwedioKRRKShqBDurqrArkaEngh
+4oEmKQACgjWA0SLipggj9CINYgEolzPQbQ4HtwUQLQti9q+qX46jOU3XKZBfJCkylRgMNW1wCXz
2qaXIPHQY6RKLk6+SO1HpN6FtBYHr9/3qvxa4oYR3lzWNFJiwUHjgVl9WbVyuFf2/NdWoAD7vR1+
+KEvgCs4Rls5Abp33sDT6g3RBUOZqHaLwQdDHz86b9jfmcEPQbbPdTdZD3yy9qZT8WY//WIpnTgx
WetWG0phvDcrjEZWHhhueOC0l+i2Z1UnruCvbCVqKiqFehidqcXzNY+qg6Sfgsrp5V4/X0brDV0R
XWpLDq5f8MvrwR0TLr/yVJkaGCIcPvzEJDdec1aYRBHooDiKiDLfkP1DbXGCT7fVnx54yyWH9vxS
gJnPl9rKm0RmUDSCFemBdHd9Dz02LLpw3iFNvpSv3bdeihKv0i1jUb0tCtsBy+yO8dOizrCcteWm
fwUYtkbSJm67ETdXlpGe7BsmLcGIFUp94BDg8kwzMEKtBTrAuDGVPeThtNpwA+h0IyeLdDtr/HNN
q06qWCoPIPRRdXL4Iu821xlJtFMkiqtWotzFJDYi/CkRvMSBgc9iPqr1xmZ+T8mdHQtovdRnD/fA
9WOnqpk3Sk5a/0+5pIfpggCQBQZyozXeVPm04xIwDBU0jJuA1+vCCp7no8avwTyHD24SSdPuSVJO
/EnG4X6Oy4HgAcq0IDePGqOUn0Gk0YmHhAjZ65XSQ0Q8Ri38nwadVADf5tDbyh0LnMuGCyBxdOZb
aCgwbUd0bq4xYkeQHMQPdmfQZGVzfhY4YKUb3GtJJHLICJ53cH40k/A2JwlLnMVzDhd5KeDydUB2
IQI7nMwbbjNAMjwGumbGUiMIgDhpWYZ2S5ZSJN1nK/gXLZi0R+6lPDS/5lth8sjLF+ykIZdy1N40
GB+KDwkVj/6dBNZZ5suZGVPm/w4y7eYsqyqbYS+5KVUL1PH9v1BrvEDqf3/K453BPf4Y4vgLfL8Q
alQU6w2RuYFvOClOENT3+qXM5AnyvgpnB/OPjOvrt1wfLPrMiTvbI6zldtFysEPDpxgn16gtpp8V
CX+/ukkRutTk8SoEPQ7RP0Tg2JDMpEpeN1BzusgFOYBsoJbWjHU2ZTLPXXLwQYV7RnrQv1Nsqmt/
nDHkVhuj1mOINxXYzXQB2SE1mTQNR8FiupUwNCf87JICzKYuQhknhjf40LQMMRjsAF22NRIKMaV/
TrUrtRTj73GhsETHjQHvz1Sq2J2fiPiGzffoxwrZ7fU9KznjVr4oW0YeKZ/3oOkv50XXd/+q8cwl
QNcVOBKyVCqTbPXYxbg5QtYyIjyQP484X2JGmtabx6FbuEQIY6rvXYyFATOrMLUahZOYZgj8pAeY
tVd1zd1rDGbE1GFPeVnR97sEjpKNeJmQWoN1vdGmYNDBhlbyI/m8LKBFPUTPFasyz+A68snqid3W
P/hMvAGZ+oO0A1X7K9JEq3iQOwpnkrn7x0kb6f5AAZmUGJJ1/zS/pUhq5aLNd0zSBROeGvopz776
5AJvq6gE+5HvR73ehiwWXrKZz1PHLtzxs9W8mc/QIszMm/UoW1F5glnG/m7y1PuPto3uq+uYqPv2
6mvkuCQPp59icAaV6aUC3BanD9nUsMf7GeSTqjVCIyYO/PerbHoJ/O0WI7bJkhbC3ifSN6XlBJLA
Gq9rXRLGCGvsRAXb3UT1KrSMF5n7qUcBgidcrNs1TD2VZCLGiMsLYjnuK70DEGe6FOFkdT0vwKqb
bPEk7NDO0Q+OnZC2MiwKVS2ESjflzoyXlyD0J4JvHs0DVIAvqT4g8poI9A+r+bPuHAEo2Hvk0tQZ
TPO6yUmTGaqyFTneeAcMmpNvyRfIJl24du6SwkVDtTYouIHEyD6efH2twWM5NuCXRnKcYFLYYHP8
1/eSqBrjGtRKPsiA7Mqi0lwskvJGmLDUvvPKeo0QZBT1xPajVTbtSYzl1TAH+KQ+5czr0gcujBo9
IW72he/vFd7FlJY4AET9rdA38cqh2TVHtz+fIAPzazEr1/i2306dGY8UnaNLwsMhSX8XVObc4UkN
YM0Dl3d3HVqzwth01NRBGmMuyFHvtNca+Tjx3TqE/qIwWbOMoTSwOyzeqmGwoD4Auq6i4gyhsyBb
UYV6d+BxPnEUcbiwZERwm7CsA7WE1w+I5zHcSuRKQ7dosAnQxarFb/f/rIjOs057Qz8lQnl7LFOc
RiJh00zZ8HPzEfksUi6Xewj7JLTtWUmBTbYuXyWYld2HG0hrZ+bD8qPAXC0WlPm/8gC6CpmvYNo5
zybmhdzt42zs0mY6LGjsmLN9/H3YbJ/XpTIweCEhmPMc1oy1vBX2ifzxITEX14yM7J7Atn7wpr88
CL9IWN0RQv0hQafh5Un5ROqhpKUL+TnRT7Q/mMkc/Xbglf3VLUG7WdIbugGNGqGU/jYozcrDmOTV
oI/N+nA02kL0KRApE5q6uOFc9lUXwIAmGi5vBnb/NvDbamaXOOw9GV/H0NHg12l8+pDfqoMh9shz
jRjV25JpoaeacxqDMX9FwVkgI2i/3FA9ZnAm5ceREsjYbWoXSjr3phyExlMHgZzQ/UDRqBb/qZPN
45EwK5t3gMFq+Tp0/fcFj8Vl4jTiOdCm9ZYB/0pglqP1O/X/ErXAeHUhHUh8HUiVxAKnY41INjQo
1XQlXwGKf3ni9LiIqGmRxwzlgwUbm53zQYv84A+VPRH3V6iGmxLhFhdgKCEHQtMse5yrAead2MW0
i04cTrM7Aeurd+j7fHahSsDr/a9amZwxOxOXSaSuEKzOYeUXy/JgT7MGjvZZSUpILsWVVJNtCEJN
6hcQ2DyYBopKcuoSZ3BmmtKVgJuZbUXPaUJDLCwp5Po1DiKt5EkrWhVdsEMy3pwUaqt3QnTEexle
PHKqCVeU2utkuKUicLWQusiayQ8AkOkYVjglYVN+wWf0TVkDT7vaC0XR0qXfamuj1Ekj5mHt58uu
DlJJnddVbc+hYbeWrNC5OsD9NTTM9JA4K+XEW4sDyusSEg/7Zzrrnq8VxshdtUpWnM0UkP87cEh3
e6SMNsZQ+BF53s5Qqvz/yLWHI+VuQPkbNhVSe/SGDyZ2DkKiHZNGAPAu37AKDNPLWd5DRwSa2nqt
jU5d1gwtZaGFb4fqE9Niwo5N4TxV/cB2KmNnVDwyAaCON4M2wF5OXD9AeXH0YMCcNm4DmEa2P6KS
4F67+FCKx17aPntb+dASZart5av0MgcQl8wWmp/tulu6Ba+fXKQmkMVsLwiJJoWwcpizr2Cqfwn7
GxNddlzN9gqE02mUUdntjTrhHTL+8yQlmvACF9HHqzdPdyI9wG7kVS8muDrWqvvSRZPa5LMk5kSB
hGB/Z3xkxmCO9SI3I2rQg2ZFdqko+kHP+ag3ra2lOO9ERUvEqFOm57obr/xVmUz5Mft0efcjwBrf
saaZ4ld42Bcssc9oZxBJizeWmKcJpnqRWzHIIBRCAmBfSe5gBt3J9OmD2lgSbrPWjdjNsHTpdGLW
VTQDMoi6nlTegUHh1ZAnEHJwa1slHluRzC2B6gy1t9DXb5DAXd2s5v44AZGz+r2Lpc0FArHgS81e
cQs4IqItoYIDEB4lAMrLsv9viaiGunD9k+j4TABwDN3qKveDzo6mBhcfVgrT2cfVKrINHc3MnFF+
vIV25ACbH75rknmazfY0RHeGpk6EYJjUfuVK0lqjABLKguX5ZT8ESxsdDPuhn2v1bP5hrWe8DVzE
vcU0jh+pJ/GJeuOVU8wcipZ5532RqixBHaYl0myHnPEToK31bWMpLBOgAsYmqNSEfq7f6bn+tzBP
gJJXIj/iQOfRd4ZCmHxwUwgVNz20kGhhSOBlPSh53ms7yQiQfIsM8YTsL8SmyyC2awdk3q6lIcoE
OiYFjcmKFmBCLB6e5U3rQYmBB2On9M/1NEvN/VI1HcVujd9JQV5q56h6KdlwdtnmWZ8DSAVY+fP8
1++umTBWdr+hRfPWwM6XvSFaJm9kCx/NjBe5IfYi6SLvUFFLBNkPOudVfueOV1gFB5A13PxEwWSu
eRW9ps/EwLqtI55ggqezEcPJ3IR84FI9YrTvDfT4S9AGRXlvlS7pTSb4lpitVfj1R6eFTwoo7EhT
gv5YnoZrELu+RrWBXE3dKMyYXRFIHhQ89y13Rmx7vB2e2Lt+kv4MG/w/lf4OsOjtvDQziSFCPVqV
EX0W6pcQZCj8Ya34QzG6mwzuCjyMr2pvGvT47VxjMgsDeijGEPEKsTERga9K10JKVYwLUGvS64d4
lU8siiV91dZKvusFUhdox47uDB1LNL2l9WbSZPv8j3VN8Kt9Sspk4FoYnNbDIwI60inW7deRRhrH
trw8+BA0I5xhnurAo8zH/gXK5UPXOBoOaaZQEfIoUYy3i0b5Rp8mxfygq+CemyHrWT75hDsd/NaN
7XRYDNeIMiIUf7UlDotTP3wylQr6NdwRryapamWnUbTZtY53Kn6rcF86kz8P2btcJO6chDCl9ufc
+GkJbQSyFg93Zr7cr//oKxgZwRljN6DeXtX9DAgDUoZg9dFgmhfrb3Lt1N6ghpsjSE0aijKouP63
Dw3mKGZlYeOSh6IMxL5t+ikwDrQJfVNPXPQUvdrSviCnKiNuK0xAtJ+iV2TUkQ6wG1om7zHT5ByB
9DEt8XV1x6F9o8jaJdgfEgyr7bktJ8X98PjHkVM6nEgckYKY+k8GCBqS6N6Glx0hpjNqqlWZ+Ton
OopY4F3VSfOG3OVlu8TvCQ+oKjaQkOiZrlnGXeeHD7An9E4cw9LJN+RCGN9Up7gZPgEYMxJJpWZg
bJSPiSz7Q9pDlUouMEOWkqULBeW2RBOaUTreKfI32m2j1xOZNcDOlPK4YNFeRRTpzvu9/etuwxTP
h4YynvCmgVZBXZWx6vZu9FrLJlz0LIItEXIbzzIDHrjSJEq5LHFea8L8RbLYFEJYTCu0IKMdWltc
f7u16ZgyawHbS7TFgvHB+o0yjFZSP3UPxlVYc7AQ/r1NNCVKXNIeo/JBxLjixt0IWqLmlRqBy+tH
DIn8bILHoUFTGmAjpIiUzsHRfU9te8O7gqQkAbznsOQi00D6dZQMCZw++rYCGBVDeseKW+IYF1RU
LO506puj5fmp181SyyCfXjZygxYKHIC7Kax7jRtONFErO/1ZRTQW+T9FZpPTp5w3I+AbwebM7ftU
wlKwW16ydsQoNnYJ2UCOpcDx6MesoN+bWvmbgmVUN2+o8ZFUqeMxbWt1fqJ7sgobdyK4bDrjbvjK
dl1CUumql00zMDWVBwY7pms3D08XJb+lYGCSpUuvWGSxQTUxe0SlnGQgpqazLisoXSdaCJw6IIAd
mhWLlcYBdjstgHFGKOiazMpd0n87jkyFKWeOEhVJPbTAOLa4tAV8MbVQANflfVFX6WpxWj7r9/Lz
2a5XEuEVT5UvX8wXbUz5e7A0QE24kFAhIuIz0KHOF7clkA49BT25d3Rn18SKFGC9T/XSjA7veI+N
3dJ1dIit0+cotXUE2LgowCpcyGESTLFNI460Fe6G7m36o8s8II4zqOClU5v7QVsAkZxgLINmaHsv
dxYVbOX4rI1ekPomo6A7tltirPhDbB+jtTZZlvvwn1RH+JOS5U2rZaZrvqku1W5nRa4UeKgxl1EW
DY9Z9PdGTIxoZMQfRvKSX3kL6C5MgnP4iSugHBKHm8w9cSsj0qIYosQWX9RA/yXBWsm8WBTnFpfL
dRclkVzcc2f5k68OcJEZuQKHLPqehc+kocPxgyZx2pYJk7ylJkSzFXLSmJna82qxlzDUNsGumQ78
FFh2cJfbp85oQw2ah7pFs2jADVvBIF4KsRjphiqjm5wAffs8CKCYWg8TeWcdFaUT5sFu87wXQ0gU
ZVsAzp2ZCWucDwIrRKpgQ/APnRjMP62JVd4zEz23VcYYa8B5UbWTP+OnDs2QoAFiQyLqVX0gyrGM
PRnA7B7On31eBF/ABfvEORgjDSyW5Tpz91mfA7xEYqahNXWHkaRvGBEuQV1b4bxGT7AfDeq1zjQg
fvwZkfTekWQb4rieu2IHp7h/varWHtAbVBGQoESpZqGbtbu60mOX9V98LK3lq97p1XulTcbnPBer
Xmp3pniQTYXEspB5WCqSSFAfBcLHeMQ6AiJBXr+6DEiGkd9wDogOBqX9CTJ0i5GPMPoyIpjdy50Z
zJnpJT8tsMnD5RCR5/6KqGuSpfV/mllFYJBHEdxbgceoI7bHR/uKFzp9ar4s6JlEtPgXfDu9/tlU
t7QaIcEHafUU6So945RqByb89TgI2lyh7JtVGCL5vbcjNphHEPqhd9/hkI36/1xDktGeRwwObmaT
eSxid1G8E2h/hNoePRsuf8PolEIdCb1W7TJf5xwmANNaSuVJRM+hjKDxgiQB052Zu9xABc0Qua1O
+r1kHHuRoHiEBzhaUGNU+KtRd1r5rubqK2GsBa9PlKzbUsCzsweBw5ZrrSwq2MsXrkb+Xusp53hO
AVuyzyrZ6FhtPD2/5/q0K1Z246hTD50TwWY0q40lcQBHDD2cOPptjX3X00WVDG6mbucRNxwc7a13
5YLyGvZuvMAA2xXEOvOJy0bAhD26dUdaHcHUQuX3pJGNPTY6g6LDMHVFt4o0KDhpv7r1FI3HBXbu
K9Jy8YZq6PLKG75woGQgnyu2ln/HqWSVoMQFuIoOR54J5QxF5L1y0o3hEV2/5aexw8z1ZmTorJFQ
OF5dfghC1GK9g+TMpOw4MHuXnWa9V9xWyyEzfA04YlMEP2bVyt5Y4cwfMAq1yIayeJO9CgypLoIK
Eb28TWoti045l3o2dfQrmlVqIGAB8rtG8ww5k+txqd+MsIDMO8QaCq6K5EGkGc/i/uXH2rkOUTmx
jO9d7tpw3mAzpA6RzDNs8F/LeNLBoSVqJp0ny4rGTRdt5+xbUp3DscK4gkiC4ZCPFrAjhjbS8y9v
63XQAgZqxraaQD3rsSUMZmp1dtW6S2KAymchS/OmPGIjqD3HmMIm7QtKMgYOGP0fAWm8xwUPMZu5
NOpGbRpoDQL+zaPD/5siez5pVHQbjLjYkVrrMUY6RK5+yPIbWc4vRuPJ1AhFGIzEQHNsI3fA38Pk
efGOKS+a0/LsSH4jT9a8qbidivAWNsxVNNA3K5Df3MdWX2UMYH2HCrbRsNe67MjHH7qRLx1YLp1d
FXwDdwJ2ufWvV38cAlFnvBlEMB9fqIRNjMUWsU+tYW9WV0y/pyLh7EyTcI68qiJRmPrw/4ny9BIU
aKiqM78GUuVJIQkn7KIizQrFUIOAoJre7hYcR8aO9QzLR9ztDVE1m0uHAVsjpEUgCCZCKBU3wXA/
YLDzWjIr8FcgD4LIGw23fhAS+IaSzvS8d7vSnEo/3ZcO8/zBy1nJEDXKOrIthv1nKxTPHovrurTu
MxGUj/jAqNuol08PbkWqMWBD/h+yhfqWA91gnIETiaINd/2HWdlcR6XJ1dP2fiXEQ3M0pdfTl9RU
G8AzHdya18uJqPMRn2M3c0YW+nO4LiMNesrrBsz8gCM0chZ8MrsRaiuw6JXI0Dwk1UldvqEwGj/w
irxg5TK+ffDXB01rMPhaQcCqsDJj8nBkUrLjQv7bEbdMcuBWEbW/ZB47zgQjj/SIoKUFeySdEaIi
g8lS+nDInmLN/fW8lGAIKGal8aSSa2AVBC5kAHGstxIzjrHtYoDrkXwe1I3G3uRrBW+MtpA8TfnE
c4/b7yXmo3PmOKiEkdANSdyNpM78+dOmEOWD7gvVTUxztOoGbhmLOCSekyaCb9kR+zGGj6hn6u7G
xQpBTGOQtaW0fFI5HTT+Mb7UPT5Js37XnexXRuRAcKL4m3zlNQETM6l2wctld5DrGGERXEv9Zo7Z
h7eiuvGlGTsTv65OdYARvZ5m6PQ2nmssmGUCs4npBwj6Je8yiOlfa1TdTT8xAWtbEUH5ujp35W6w
o7+r7SgnWzqpjp9RA/9oQZPEdjOtoLEPZoJ/Zfu97bULE4hUaR2qeKrka15hDzWm0GcxD9AKIuTa
EiveocmJVI0WNQtLAOAS2R4g91OSS8XW4d1vMksSHih/HA3s9QsNE2PX6n48yjAuPedu09jDrbz1
cN379GCp+9Or2HbibQnkmsqq9OUkC5c1FR61D+8QZa07AHpfb2V8NN1gaPlmepCDMmfAnV0+jpaU
viGeT2T9bjMcpm9qXOxi4DzcMxBajyC7nnDS6Hc2f18UIoj6/fWyevznDgR20xgFSt3eQdsiCOIT
M9Zj7NVRcU/RKnexPZKLC38pq9+ESzJDKl25RQn0blZfaTzxn9M37bX5TKUn68QNK1Mx3nvWV6PN
wIh5nnRHgDkb3mDHXFulqZisVd+P296KEo5EHYN+r1k7dImeAeqhhMNKzcpqHcSYB9W/HWx67mU2
E5gOAQLtsrFRK1XN+poDL6b9Hd5V9yRrqAYrvSq1OLoNmH3TWYDIWDhMQYet2OxBGHHgUk7oLbhJ
Jxtc9xKqF7HqSUfXy1DsjwjG+x106PIeNYBU2zpcTDic2pcr2370S85RRn2z0lkjvNF5YbyxYB4W
A0gLO74Fl/ud1uIfFOM5yXl+BZyh1hpcuG8Ke+7CHZwokxX1BS8O6DaV9AdOdKpve6/nDpPxMcA7
ayi8xcwHQbcflAAV1J78U7wTHnAh4eBiDrJfBnLr3XqybQkoticOCQmA6zHr1wy8S/c6pwjEhjyp
6trSCc9nkYbizlYsI/2umPg447XJWPdPC5sAzjRtw46R2zFYxahNyvI1gLKKCYWgY0TDybmHsg/e
3ML30gjHDzXPQ0a4W0nh3oaeDBztMBOSEY81+Dp/PQJFKGf4tgb3BBFw8VrTzMq9Jejd+hhKUBQy
bnXQM7BZO7pZ0zsdv7kwCtEwT1Zi52JsrPEbWLNllftY4CD+0McwNYe2HsVMmdbdqy0wV0+Gftyb
8de9rVU1o5iUspFzrG+QScSKH3q/eWG7H6qCNv1sDBuebGpYFnCOIystiX//ivckTMCYvmjEHS+z
/Uyh2ifnh/iSdMPUwlVebOA4OjSiAOz5VGlcw2ONFa28gLB853LgNIhYeMRCOee4DLgsAVfI5RCl
cZ3uAXiMF0p6T/zVybhsilOHxfxyDoZ8PkWfvwURbvdwkiGdNIBJgAINAW5buxqzR1GMNb9gnLLy
7JjaZrt9Nk25iy5k58nf14Iy8NJdZArPRg3VRFgb4gzqpnaxXrVS7egHTn9e0Ql14TI6qplCySSd
2Kl8Wa1rXmIxbT0p03X40P5epi9f0VEmFI6GynyqtQRFYksyFKkeW8zDKG8G8P+qzvF1YZiCAHD7
iDl5pSBMpSPLHw5VrF/qKjXJu3akOc5MJQhiM3ZAeE0q/lLivWbZM6BC/VLr/rYrzmYdzwySj1VK
Qy3f41vY2tqoHW8lQk0gMQ/XfVmtpk0/Eks6u1XIZT+gmHFYwD6F8thwlC4ulfP0QCJd4DxEr9Nb
G9oQtavaZCd6yz1C/ctN8JRtXrmuwdbXIzomJ5puwlgXKuQwZ9ozksOB+68z2AThDOaSc2tuJQMp
nhc0NNLVs9mwNt0Iao7Hol8M5u44pQV8SzXHUQTGIbzKxJw6hYiTNUV+3GSwMzxVy9pwDQY+AhPw
qiQNZBCXHkhMpHCdC8qUfJ7VP7qqQr3209TC/9C/qMyXKrnQja/IVY1eGa4cF75g1RWibdwG2pRp
AOpkp5VYt7vSvZMTPoriX1BUfwTN1d1EODfzCRyfDvFVR1D6LrCUceGsl6g5fR9B0hTjCbdHzsoP
vfLXTZ0aBJGo6OX/7l4SXAl5jmcgzrC1mz+gplHL3wVrkucl5U8U+pKozQWVNQ65Teh2naahUgoI
5cLxXSHvGrGbYMdlgLtJx+rWCYk1HeVcj1UuS1jefFxBWYwkn1r8OGOUinIZSzNx9f4/bCi3cssq
Iij4zJN1PJfKbghoG03vGWqsBIoKNWBpjicCXYD/f2yjSTW7i9UDp1A4W07WqVcL2U9Ofj/4Zb2B
AIkHSDwEQp/HgbKiI00RHY3tOpMim2kIK365r7Tc1LBcEf6yGDRT3c3xw1N3KTsqH37isBEH8nJ/
ucRK98R69FIybpx1TPAgj+ljw5YK7ki+e5iS6LTYfPZiSaJuv5ZRtqrLW62sF8M44Jk+iikiU90I
ZwJ7e54DBJDhn3+NIW2ZRpDGjEeR5kRqNy19umdq0Ct/D8Z/hl92AaA9u3X5TekQ8daWmS86vFgM
PRvkveedeG5YzbQWY63f5CxrDaTbKDh70hKWnWZ4twNTJ+dNzIUWPMb2v0ePNbdksjx5VEcTXmwp
CFBZbobTH9gNm5w2hGYaX+P+sQOhDr4UEj5ITNpTUwOKGsxhSoaKWDf9b2HyGjz+WDBGEebqluIc
GBmanw6QS8x6r6BqNVQKPfSRAlqPFVSufD/cuwHuo2UjdTsisF4gGpP7nF6aoDgHEGUgA4hYhquR
cjO5a061DxFYeoi+bkR/4EbM43f1Pdqb2AbZb9UEQ64PCJcNzY8wanhpAN0D+ZkdlTuFifXgw/b7
o0IZwDCduzH6DSBhUxS68xiEtnlvEXEy7FOKmeMFZZAVNtfHZJftnZ10rOz0uwgXUsoNdKDq+PQG
Sg7Y9yS6U0CzQxAbpbGVtOhhDieFFNKIlWOjLbI6HEXSLhd83VB4xS1M5DDo/wb/HuQVndEisbU3
4onVG82VK99IUJsIW3F97SkMjqJvbgTP7j7zxNHxS/PIwLcbQSX10EsE2dy8AolfzakWQVui3Adq
iUojPv6cVSyOdvHdoLPKuWdEWbxvatbv4y2oRcU0hcWNSAYwtGt3o0Lrk1y21ZyUcvve1bsL+tPr
Nr5m2jFcGp2/9/58vCYVDRJPhM1n4mp8tpLIZcjQN6aPBDEW66yb2KIXerFuNppKwBPd3IRtStZu
YaxWM/77Ba1Z45fuj5o848tS6QIZLqebxgoy9aSIYtbfbg1TByBLvgD7WagjYrNRk2LGNglBJDWx
qLjTTRkDI4lM5Ck73TDC0te/xjAYmbCV6Mfq7pKMGWjYD3vtjJLg+Tbt0TxbFR1bO6qdmNwTmQro
5U23HXDlgQ5gT2QAZ4fWxwBOV69MgksNDgUkLmoEx/Fe5gkGua0CYeotdiOl5Y8inIp7w1I6T88e
Lr9Pz6eC4jtGfIv4x/Sunrg/PBxYPrGYKbVUN5/yKD4/CIJ71/I0q4L1wT3M4draAQU47eiqMjpI
kgh6vw+I11Kj650xIWKmL7nLDIBdgy9Oxd1j8weGC8fCOIAGbCFA2zZwWwaS8djsPU4yfybR8P67
QqjkzwJVdvoGR+O6QK2mk+2U7k+MyeM4vORkBYdjVDMUgLtOfMMSGQF6dg0Yo5IP45D+dgqhcluz
QKbdRw7kaD0XY9RT3kiH3BQqeFbzIp04Y/Q3SJr1+/qmLdVgFreL0UexuCiGifxr3zl2arr6zBSd
5OtORV8ijWVEYu30g8A2XUYAIwPB1s+/rUh3APyJbsYOchIDPkKGyKhiBL9zE/S/sBxHj+iz9RgY
yF2Jt9I7pdSFRGXoPi8YFII+AQa5rLvYU+2/EuDeQm5JtHphSGFrQnb0q4H+z4oVpDfcoFrrCr49
hKbO0cJW+VewS/GgsJC+G+QOmMka8U1whEy/+vt+Pg4Ajpa+ewKCu7bMafcDtD9D86OMOr1haWi8
gJAFb12+Y7Y97UurDrIfTaBrjKC+iufRKtIutcPCame/AcLMaEzUWijMVrwF8vlFGs8c1u+GfAHC
sV0c4KL7JN+zuPttXHqE3QqLceA9MqWS/iT7i1u1Mfx2v7EwbxNmkWwMuP+UwnRRbVerKfSkX7AB
TDbQQE/8BjrFur9u6OItVL24oIgPIJUNwL42MEDZtofjuArAzj4FwafVJq0bhE4MRL3a2oIx/cUw
QTffPTckAslDT5AxYeQ+h3KWzJE6iFtT5ZyZyyd45sLstqbsFMBQU1OmkjuxHI4XRKWNheyOA6rV
J7VlP3FHIbPXHfqW76ryPPVdR8+5jobbrQ20NROgAi+p9El2ajYx3GNZ3Z0u7VFLe5WTQYnw2q4k
66o2jcnvX5lUqdMq59/YwKA+0YYYf5JHcAiSgsSmRig66sOdjazzVNHiabiLCaRU58IbA6v3cfjI
q5OlD2gyOlMPHZbVx0Iphnnbana9UIxUBQPt0mUZ0BGN2LIiOtPsHzFtSVERvV6S1e9yeO0I8S73
Q8/MfnHOoSrZlu/h/SNZ/Gpj0OWGZIBc4MM6+MBgPG450oo1YkDDxK07PoihQMkoPYazzKuhVc/v
esgQ7jHHIa1cQ7WYMZ/PPBbJZTBs/kQJ1Phx/0arEh2N62QQ8lq7K86UxCN+2olPgZA4C1XbfF4/
4uUXeptF9q8M8yi/yr8HaKRl76T9rhdPG0nZB83ME7kiLYWNzqiUT9bdUgFD6JtN5cY16AzZ+06U
YuWC2QLPnTtVR+6ICzX4HClsS0r6AqCKpe1z/sISCVI0g+3rnAj2j9aR90yDgJ1K5JNRyLaSwdf/
GriUP4F1dgWb2UqZkcV8Aj8LtD21TyPvFJp1JmJJSWwcmBA26vX9aMClTP3ca37oK8SekjcfWBeH
4JvOdUPqNp91Xy2C5+T719pke6iKEV3aNlgkVNkII5wyUkP9LyO3bl8CvJykyso0xTdcglOszH20
Atcx88cjANMfS174zlE3QVapYdiELFGEKnq0g/Xc3TUHseLaISJMZdFsq653KNpveuGJhiiu8Ar1
v7NXUNwf0rLrBXzWxMTRxWuKq6Y/DEmE6YPzDQkvxBHwG/tj5Dfj7YdAdnKE776gbI2u/+niwsXy
I442Sp30kAkXI3LkiKd9fsj+Ixe3QQlA7DnPg14MktAihks2HGibHm8GLiKQj7WPSPR28rugTBQi
26Guo1h/pL/M7Jp9fNK5i6IRqlRiLJOc9uyytkrtxiO+9FkztNW8d8XpvDCQFvrXhJtmDvckt5+x
OdqnUKfEgwmNSs+02yBiNra57r2n6y9/qCQdtrOuQSeJDcLVcy10VkndLMgjPt0+sUvA0rYL25Ud
344QK/Qd+qpKKXmhY6kTjkY+ZvvDfLZsZXB347mAUsLnh1qdhOjd2k0MAgaqqZjoRVYhhdV2zL9d
WQVw4VlKcaUirB9gaznoXo2BnfIymPPwRgbgV+aEbzYa2etH2fcqhxg11HGe6rqLf0/ECoRlKoc0
xGQsMsjcEl5otIO6aTgkGybLxPlsA9AtcgQ91C6El9jtXvrsBjuvGZZYlXsVuyRKiAyhRuFY8tUL
bYHTpCMST43uhkx3wUeLnsdLhmMtVUv44iHXnFd9dtwlnSyBrUMiMZzNQC+5lGryXC+1LMWQjYEx
3/0F/vdOBMVZoqRwKxW1ExMyrWAC75+Fq0aL3LtTALsR9YWbeA47t+D6LeoNKR2bBi3jRUeVqVoi
o91tHNrDQHrbp4PmUkkHymcMKJCZezSXObgPiYYXz9NWah0F4qHjGYITH3Y7tvOLp/drYJtkdzvj
bDjvd4A3qd7jqe9E1QkduRCM9WHitp3hroyXQbUGCRgZH8Ksb4TowcEDvBPUw01uAXdYbHArUiTi
0Qs9dpn+/aHXw0J9dJJ60ulGZzDDvDrEFYqVL4EIq9BQLWPmL47ex5hqlhHwsRSp4rpSaUIbudfk
lFlFOcRPbHiBKcUPDCm8vfnAb2/gu1rP5HsSGnuzqazC+ou7ewPVrOzzZz0i7lnwc6e4KAkPVKQC
Zrrpyr6gw3v4DYH6KgNzJpgKt+jk4rZbz6LB3UXn1KcrYKlM9JbJYXP6QLf2LfrxklE4EEaxSBa2
qy2t1KhgPKFUI+ukoDlRb/089Dz0nW9W/mo0W1HhWDHN9xBPiFnmyGe1xHVTvCeN0syxvFeYjh4z
K1UtEaPBmB3xzUZBu1ijgr1lvxcTs1AOrk2tjIzbhKOoYvF3Ci85CV5noaGemZEtDVWj6pmfnvOL
O9IYMoIaa5iKjwpJzlHPo9yN6PKKbZEyePPV6UwTwduLH76PkeE498Uud03zAdiQRYC69LEX/W7b
c1Xu5Kw38v+fmAjqLS8jhLxj+NZF6w0mEJxJrHYcRFw4VYZD/FIkxXdpjOQvZGzhFmEQRWtOzx5X
4MpqAWEjcFfpf6cuCGHzLfA/adOmbiLvwTzPnbXQD8WPMd12rwqPkOMvfhkAdQb18dXk/uKUzypC
Q0gtO4TTvQIpiPlczb8S74wv2PGQhEfBvqgwD++vplv19ztoShtMHDESCA61Mk/h5TYIuBq6g8hs
qSx4uaCzyj8VquZxXw4bBEmccQ0gvCF6ATsQp87719Bfyt2eAiHYT0i3QMlm/mC1CQ2omDtasFM/
w5fzoUtHrDJw1cvlhi27fDdbSXXE6impdm2Pw7twqAPQABXsQL230RKPkSaoIfsWMdaEKpBiLAL3
sdAZw7rbPV4Irw7LrVFr0pSp2N9nvDatQAjBEUlpI6luyGoBwPPJopPmMy9X2/BVZjBtvkwAD12F
vxJzOQG8E3YcAK574tkkdDBKFE/+Rru7BAK0Am2tj+kG/TC//KzXuSVZX7WnlBprTkft3aingXGJ
fdAJiEXxEn1LqQwvuzgpSYjcrn+p767UaOA1z1e+S1rAAYX+f4kqv+gbuv/WAFTazkUJ0gjQ/P+q
jDrNiDxzIZ0jrUsO+rbxijLNneEKDRm9hcbbihGVbrfdRdMZg8J4uAYFIio4hLjB4/dMwnloCyUm
qXkk7uGU4QDT/BbU8HdSDMP1DnZP5rLy628xxvhPPr4Gws97XiYOOTwV/k/Md9xPZrCd62RjZvZR
vvKbD37eCDGNvPd51P8KD0ZEkAeUTtEuhW+Bb9+P3O3OmrObrmZqiVzFht2Jn/eWD2iAtkKzAjk9
u10LK6oG+MJBNHb5Y9TtAyiBXE2Ip+2MPd3QPc0VvSrHYHCyVO6p0c6WhbQ8iIMnq9IUpw1lQ0fv
Q1Cf0QR0eDWK7CqQu04rnxH0o82SDL7qiKkY++qdrzPxbbs196ua+a3zvwqT+h9FCQUpkK4T3maY
eQ3rLSRFDcz1ageieHHoQ+J7Gy5DKAumh1zv4XbQKlVIpfe0dYykE55wxfG3AhuaL427LTlhFP9y
GEFUxkcrb7NIkJVobqKlTGJ8bqLvmA6RJfL1sRGupbhdrQ8eeegAshgLfBgZ3QHYKhoV32Pb+8fy
XMIRk1ftAkFh9JiJTC5LTNNpuul4cF5YB25NeoNqahHMwN/NfqPJ4rd8zPl/bgf4a2Gl6L9Toyq7
Mpjrs/chi8/XeWgQaH0PgKQ21s4/S+QxPjngw9XwNAaglcDJWysXSfDIV8s5AOrKenAKqsJS3KAU
D62k1V9RED873mbI93IKWFLK9F78k5R65eaMFT3T+A6pcH9TRg+Ip1JX+4i0jfEc80asgExCv8tr
Z3EdgQrjkC91eGvDpdJ1fxkS82K95Rqzf9MpBp6aZOo6/OaMHq6Cxgd50NTvOwuu5QRWpW9HkiH6
p0XRUjHeEaS/c51bm5V3/T+77pb/rLyYP/nLt3VY7n8kgH32jzNOBgjs67M7HurIwSWkIc4MjtsN
COaGKMJ1WrBNKdAOwZxTSz9HW2MIHXTy+UvmTtBH06xAH78KEgBfwZ7tpNn4uDHJfIdXVsQaowIG
pcTQ1CPmmGuF7RXbXngzyIKlb66/BZWilYVmK5DaK+iTtSyXk+uyVyY+QtMgGfAK+ce6a7qOaHu1
6vcR20iOjzKfmo/h77HA1RMiAy1qSkyh4QWFWPBGPsbxCweKTzByrHbhTW7YuxEwv0fOl252lh23
RWC2xQ03Xr2Sa5kUfu0onnLsuFJVz0+bdAgBKMJlWEBNcuG+4Wk65NcszMQNgjuAlE1dA03Hh7c8
r9VLTIIvRb0si5gzgmVSfphqpu17LrZlRLsVgDRiFfDxxl0d3QpQxoqXSsbsb9f9MUfOSa6xm9zD
tasAXieT/AYI/okQuXiTvfI0HWHeWEkr+EPwg3nUkAr/rbzFmSbes7i79LTUhyLBN0IrnDq049fJ
7mvrz88IuSFtk2rFJ9m+eeZuCVCr6zpXoCc2DmvKfv/3Stx2Gn6m7ei2i+pswHjoRjlBEMJnmVx9
bMmnXMrEO4vrLzQYkX6REn1r2GCfcPA6JK777kKne18xq4/xbINlWcep2l24wtYPMaS/sHG9/aff
wMnKuL8HueqVw4qfabSxuYk8eSzWRFEcpREm38T9nXjkaH6t8z147tahn8d508kwU1kP3mvXoZ1W
iqwF+/jsbVlB77NuraoUGuJNgUqnLCIG9Z0ArS4KOM0IwlHiDTLygMgd2DuS25CHOhxnoFwIJt75
IMlupjchwmeu6N7VF8AJNuZ8b9YAB1tKSQSeiNU6vC5fD5mmGe0RS/kxvS40dZe236G5TZFlRkES
LqzqYgt9h+znU/170tHFtMqWMjM/C4/Iiuxw6RRkZckfgezonWl3WuaqPhppguiZyupvZ4D27BSU
RL38cTE44VPuvz3GVsCYu3oGkcwt3IHy34v/fO51dEnOGgliMBitnG4OzFXqcO9HVjAgVDwDw5Rb
bRBTYaTcXA3JHBrjEW5HqY2E2bTZtgOGqcPov4wT9+Z+cZ3Tyk/zG8vKsA/v9WdwFMjpBZVqmtbs
zG/w6hCkFB/4xgct+Rxei+okT3/CTI5ele2FceQLZB8RsiSeEvxwVgZNYe6dbSu9KPDRgbPl2Vjn
Mq09boUMxfAlriR6+m8jqME97gWF+h0321hdMWOMYCbBr1zc685oXOXsDqSwQ+Jte3RNHKA0PZLL
ptUX2qjkhTwmaCQE4J8Dx44gkDqXo/4FdDLemVPN05QN80uVrxviCIGq+Vq8iYwR6R6lWXcW94jO
J+uaDJtKjkZOemxjYHzbjGt4L2F4+VquXDpnXALY79OtisPhGSwDSnh0cS8b8dJ6iZk7tLIA08Jc
8w8yJHLTpX4ikz1SYJeQvu7bSHIoB+dU2wX512Jy9CMME7EDyeGxBLD8RgL1VQFLJdvOJuC6mVbA
BLl08tNmpoApSCzjH7Rj5+yRRDx+reXq+Uk7zw9Q2L4hIFPBi+O07Ge+vPgniJ/0qiC+ZYYaU9cz
hzn0XDMRGkMiOC08JmWLtI6DvR2W63YyKCamE7w8AiZXxnfRaZcjWQpzMjoy7DrhxnyVZhJG6MXe
NjaqjfLTGU6zBEzIQvCMEq0DutuIVJwI//lJ/jtclKEoxvH9WaKrfkdLHg9XNqF6fS5viE2YNqBc
WAtSFPiNV61fceoLjSvw35d7HJOMsdsdw6LZeDMKAtdtuYcN78VSs1qzALfVqBVPv19R4FkuRE6N
wUwRhGREcGZzhc17vXZAFCZfQXZWQgUN2EkltRRCRnhp2rFsd2zUUWOce/ez+fPzE3x7T0uNLsty
JAdUWK9yx9rplRvIH0H1Ros8BAbsT3H+YxnZeAGXSC+s9HYFzKJ3Gd6GxhfTDEUOi+2pGlTNrJHy
DbztlBgQZf3+xdImyiQ+2406+OyM177u9NcICKEaJNXkEP6h2RgPg5UNuRAtF54Zh/9v46AG939x
yReDGqC18rf+Yv3haLbAR/a4hYS6dh4jNIEmg6NpmADEtcT1+heR5ppAlrl9eUyJbrZAVdTGKh1L
y7nSbzpBn+8vLm2gV2S8oFBJ/WWpg00zHdqLlsWTlN136Xj8roQE4DSXvwaCzV0Vlnb3W91VgZjF
8Kga/uI+HyrbCsNb1CpZtQy01KRlZHbYkjSJV3nAYKbQt3aps7vj07r+sVj+Mvyt7MVFwZK8luQ8
9CH5Kva6bdGw3kMB2fDS1Xz4pZFQ+pfeoFV5ORu4tAKKV9HM7REZdGCLJ3BbjgNFxgYA8/g0BKpn
DjO+MkC4ePWyfyJ22UPL+woMNdCbE9Ymdh16W+IS2IWRo41fJUpe3vd/J8Brur+utdaoDQgIPLVT
sV/aKiIb+yG0ntKI2BSYy3UHRcoz0IKzShyR1XWQR2wmaUzv7H3FIUl/LfIPOwQyyFqyUfeRLV0d
gP/lYN0g4Se4/w3VrUQ8tBQryKLliRzrw5Ih9A8K0APTBiUUvkqC1iZ4217Po9mNVR+cVFqt63Rr
FuXessMocn9ey/K336dY4/kJ9ipxK23caCi1Kg3t5OnsxC1dEqyzjWdPaSY3Aj1VNbs+v/b3BcMa
ZseiQ99GF3XO5yhgER2R0I1UQ5Nar3OT+i3fBq5yZlEG3RrIvOdjF+sPasYsBzfAuWBnBJoD2NUf
CNVVEZvurso9TgDtuqxsHn2yrytwc4b+9Yp/GEl0C01uAT2srDBjyc1A491vyAPw4yP0fhcQFa4J
tOZ9rc7jAjW70wN4e2F9kzIRC2LaSLD1Z3BYAMvVp0j3z/UQtxbLEEQ0zURWnUfKj1Ln14/3oWjD
Z8fXPgdxbkNI52mqSTqh8muWy5CWBfZ2vhB8k1C3Tgci9Q+eiMHoC3WIuYHKcZJgzTD+gtlPIAib
0ELwahWMMeo5wDElYCAFp2g0agxZ0uwGBww5X2ekqSXC+1lg0IcBx2xOqZXDh4JPPGk0GBW2uHa7
ho4o/wAa3HbwVYFFxqUqL2u3VDWJIe8QcWCSBRgYKpPomurRR60qVnYidxaQTIIJbWndRo57jfBm
nCoQ575Tq3Ae8lR1oWppEorAVLCgJcdI66wMoghxFVYE3i2j06A6er2jmyHBhoz2wfw01Ie7IgZ6
OtGVjnDs/RHvYJwpZAr65tB2XJegtuF+5OoDYO3n9Hx9YZ7bViP3H0RvEgh5Yyn+mlsV1+oMmiIR
wIj1L/GNbngdji7moqDVaZycXP0AIz01Np8X+ZeAnmpjV1O9i0WFQUuy/uL1csuLoGXngYZuQd6u
Lj2EF4GE4Op9jgh8J9+fBR4eMl7czLFQsFHUSuMVwfqvyGg38KxXHZ1aF4InQYNDvfhHfDhVJnQR
eZrprn6uA7D8G/v+CtSRv1kqgUslBkrz5xwXsfCObpS0J8aNa4OyXZ7jF+m0jIuKiTLiKWINWdS5
bKZcC1k86GzmkT+GtAVn/bcX1K+vN1tWIdjCWyUuHNmSMFJwURfKIosRbL7Rhj9sgEFlEoJ1JxrG
lYNgZNwGaCCGtSGS4PVPy1FLgpT/d21ovAqC8G9E47N56tb/VaTfaBzK2BVGnB4Lc9qnlxEOPf7I
CniZBCAwm53rQ7BKXFYLF08HPq0m9B/wim9aOxw4sZL9uD/y75Sk9sd111LAFM4iOyL0MGSScfSX
Wou9ABFzmZa7WHn12+xvwrBKHYj4qCZ77AAoOg/UJh8GUBTWo6uc9YWdhk0ZM7xyXV5G+dkjmUBD
kJJAR+h27eJmhi/bnRyUEBVUGHQ3rpwQYrWfAppOgfi3Sx2SQAXxzQG1vs4plcaXGichjA0cpWgl
rUME+9OZjuKMbCW8Agup61qWmKiIB16uUaG7JE66sYX9FPIBD1HvvXyAFPdqQaNEIiHrZAou2O2h
LDNZ6QU+qn9yLNE926T6+sEsEvrC24Vba5w9+hejlqD/3aexlciGT73ke31SZDfXO7mlON/McUAd
a9y9W4kGG71xURD3999SN3Ph+8Y7gbIH7au93ofl5cEW9VHrMiq7YnqD28yNxvsJIatHCDUFZHG+
fc7wXxjfxQponEPuQiG3XupzK7h7TqkTDi7KLTtaEhGCGsmsJki3WJGZSE/BN2zMiug8HDbdZIG8
462HiLC8ysug5ZxVpz//2cNcTduahtO5EKMxfyrVZKbMbvq6C80iYYDuGXBHmIbNajPXYZEPyeDZ
rOcWNYi6zzjBe8v05iW9ARNSUjhrCXDD/YKbmpDzEoK6arXMBw0/HcppjOUtfAbkAhEzt999b3yR
NgTrvi68tIAA500tmCblwx2yBMkqSZimG+ttYi/JGS+Hy83rFbxfa3C0nNZ28JJkBMC7kK72+qze
tOUctizDW+uISu5th+/MiG8X3ml3P5Jq7C7G4q+Wpn1HIjqtPnKcOvNKiZ5U0b32/EiDRgXFPzc/
W54vqRDf3V030lYS9nCZ0QZ5LgGhvV4IrQDcZoylh9em1aRhRju/5iq+wDNqRnTrrmXCnRGkl4Vn
W9mFLWp24Hoo/e9Vuonp3PAIq58f4y1BDQYNKoLkmztiTe6QDIR5+sTJR1KSy63J9af8LWS3mOLL
wKn32+/vX/7GIzS4BuxLs1PMLq9YE0439PrCWZyUGWaBlKjnHe4yrzr7NZgVjlOg7whrtLytnI8/
m8X/y3UFYb34AqHiLdi5WBu955NP0BjSOfZlVMVh4+zE3QtpM9Hvz4UpXaqUlhjSEKz0bJdzH1Nd
aw4zmggJKZWuj/0hIYZyazwMnHOzaQHB0dX2kjy8RM9SfjB73Thl5FGGhJ/0yRkkiw4UeDeBYNQa
wCom/6w7va77U4JWTD3aFFn3iOrOLff2fS+SpssSESTaGRnSSbraIc9ecoI0SoMWtsnU3E1BeDyj
/GkqfVRrK3C9OFqgc+i8rxQbzsQOK4Aa0h3LKGGpO12AzMROBWFMxuLtJBAteyrCYN8HCvQvbziK
VhV0GfVhY1dGCbab4MyRXseWOS/PDalL1LutXYDzRH+F9RXBwFJcoW+TaEvkErswLaw0UL1rw9Y4
r/lNUZyJS9m+K0aguoWNmntjVMnZW4GFoQPKmcm949bTo2lCbP4C604oTp8UT5hivtJN5aeN5+TU
eFVT/zeeTI76xpyzhvvJSMN+jvlupOF5yg1ysIzfYdMMw7Z2xxvM8O42e+rQgRreL76CN0zmQE75
swiOZVC04cJyljr48KOQM3ttuSWay9dlH/IrzrPuo2uj+K6vZhV6SokfGZEownk2J0xybxNgylKg
JXdgD5x0Z0lAUbCzpaGxRL5ssCF0UKc00KgbGC2qj3ctkcj/IbJaTJtPI7KFrnwSo2Xx4YLHUucC
SidQn4fPG9FHPgkzxdRKBYREn/K0rtDiSjt/AtRn0g2teQwZWd/lbAwAstbuSv7oipN8KdANmDc4
pOZYyegKOvysa0Qs1dCR2Yi20sLzB6KhSs5QsxiPVuQ06kbFr+nKlbJsUNgLDe4m7grgpmUL0xRB
Ym5o9O8E1bH9a1cUhh18U04/+K8xVRWKspXLh4F+w34nPFrADPSHQfSxrKLCEAX68t7+PiYOxAl/
0TRfIYfKCfh1CCaWPw9CJTxvqwm27OE9bs3EIa93PQwFlWJJ75JrYCFEGWCImkX8qI0MiiZHu15f
mzBLU3q2s5HIoszm0ArkhBb1i981w+7vRLQGLvit8fqofcildEBDR9CkxczW99jWJcgJm2a9zXNG
h25zPEstuXE9jnhBmC83wdaD4rtHNNr+sMsvrwAPnthuMZCuh2WRxVxTSIlcyorW2aCeDkTDinfn
Yb2k9Fb6j5x0tfkNmkwzkkdVNRsEQcBdc9aoSfq8EOZ53oXGbJPgRKmeXqNTEYVUcni0zUJifBS0
UPKoZPnXwnKZxuR8/qhrxQkukH15H/Uk2JVjPDRj8UpsLkfuFxxF4Wl4AtpcVQqK/EOQ+PwLPQxI
LH4pblvBTydbZlbI+IXfeIRuNC3+HPK+8N3lsef/q/hc/nRCrctfUWDtDrjXexydsPWRsWL+uF9n
j8dNziASQRkEa8KNwjxQbVREijiFeotluRdrt4YiXVdI0yZwGwKAUshFb/3suW+C1CbUZ/a0N1Gc
AHqxr6PqRXz97q9jaQ0lqHZJLkvIvz8sooArrMj/Fs4YJdf7hPEjCVDIj+VgJGttqkKN2A9X1gfQ
FTRc0OadYd8M0Iw6JHTneCxQDMR7su8sOpFjC/Rx7t3+DJN1mik2ZEvfguWGGdwgvzspsUWLFtPT
310FHT2DLJindsHT8BoPoTV09c2HdFOpwsqzztWqenkyDd+K7iUNn1U+EUXAw1mnugEt0l56+gYi
DnIHp6hQNuvGyrrHasYgAv67P9l1m8VRez7ShEHW7fey+xDujc4pj+lVVgv4iv7n0ypODrvKomv2
1XzUZ8Pfb2dT2nOBJWDJhyyaFhm72k7bQYtRps5quSfqs0g0lJqXHrzepuQhTSv3zPIuB5VKs4ZN
1aMdxVLr/PlpRmEcBWNPDuc5TsTuc9c8AEslSDgxhapVXaA8hr3Mei8CYq2jwLezjfbRa7H92l5U
MRbNhP5irenB7enrJjr8/UOw2EWV4WcjIPvRh0H3ip1WeaOws+LXqiJI/rRSNM3l1l8VyA9AM6Dc
KSw9OVpOciqFP4F6wyfzjT80ZQkOjbIM15ICs4C+Fz27mFs4Utm0Kel1XMCMasJqF/ezvIm81VHQ
T+4dlBQBTP1sF5ve5UKttwHgQhqiHaFiSlGmFxPLZKMSJ/hTNMuXUSLI+9nHR4tBX84vf8XllihW
zcA9EFt9kWjGZSRvEkpQUYrL+N9UR6beWqbbxFyIVnIztLiQu5XdahmzkrKReVJYspm0leMb7+d+
9uTNHbwjjJmpBUjhCKwUWSxR9SSp4lq7dRfMelh04CEaMSQJs7ZpvwwIJ/SiqXbYH8Bz3QrDYFoT
QdbGqNtDj6mjVYOaQVTIW7uEyQyrUX5Axid5a9q8VMorAPDv1JPS7rG/YBgjEoMoLPYob/FvtLvI
lUic8Siqf6Cj/ReYjWG6Rrpi4b2bU/GsuFYlaG8VXv0ZJusktxsPOgO/V/APqAmX7YZOWN5FR/SN
avk/lxC/z9uorLZOnQrL9TECSgO5szrODs1nN+5RfMtMOU5mnBJp59ZT8ULiPr1mLYNOPryAtt2+
uxQbQ0WpNbgQqudif12I9A2GvAgW3eLlpGFSujTQ9bp3Wmd7naKyyPgkMdjjOKh1FLoDvwhS0x1D
fD5cjxMOMp3lQFxJ3ic+j4cCmEJMt2umiO+iQnqLXTf1MoihIcfRXctMpxQ9UB5RlYhNI49cwb6N
/7PurmFguqDiPTdVe6/Tl0b2bGcfKv7seWeu+or/vG4Zph5iyyUanC79QMO/ZfRElcwnFERNugiH
umcyqyHil8MfNJCc5d/2+bkuqyz1eSEcxjBGPQ8c5VBktRAZKZ2uoERM4WswYtsYcpQsyR8PJwdG
ofXjGjRq7WKa5Zfg6T/io/N4q8+2me2FPcxFHZywUYlId4imr+/Grt9xtmWlv82NPHDia9K6HxjF
C+Ysd2NXXBDt+WnPgOjdBVUCEbCLCOl/MCy74GNwwDGhlXiXcSYtzBPPG8I1x2axA6VJ+gvPlSS4
GxMJ/YaP/raDzeyorL/g/3h25eLbWPcltM2BCzX1Wl30wjqMW9vB7vzCc5dV5bd+Hk06sbvrPd5N
WbSp8edv5/ImIuxrA+HxfOvPyBFWDu4W4Ue8AqjzAquGbiY4EsTVX6O4NmWBXgPCkXEjX3cMBaP9
Nm9Z3d0fB/0xGrOck1Kk8ke2RiLfX691rAPWRCCDECf5bON8e00JJv/Zr+HodKsIa/YfXpB6NwPw
hKgVfEmAp1svZKa1W7PaGmj9pHUFASvpIjVa38Zfimpkx/8dYhGzgMAC9bFlu5+puG3S0jD5obE3
esDfk5p7DBYyhNOz014cbU3m/BMbcAYPUJPghAVVJztRqbr9loM/HlgJbuPqUOWHHtUBPESgGpa9
7EbHAIbTgcw/8v9wsrEEbR44ZcAB6T1y9uhndYDl4Yhj4ckHqHV4JLKtaDMsiwRpkb0P954DkQyh
fAVR7hC3g9xK26kUnn6RpIaP5ORIJJgkFciZIe2tTYUEmGFF9RdHk3w2xKFJuBttChreb4CT3hRn
9f1T9G4i/EfvgPs8u97LU1Oj79/7AIdGqHnnw7aEpkcvHzh/+SAKTSzlc1XCmOAwJvhoru3p30Px
j1pG69EbOHj1FR5Jv6vpIl7xBFEGI90F1xnPfYDUBgnldXL9dHiHJzY4tgpXPRxBBEE2DxhEsptQ
oFMnTUG2Ot+ZEthrd3QiUTfQoalfiC+t4IEo5BMJ1geXY6VF/6+oSuGPxD6+Ac372/90e4oXGfjG
KoeaVdF3CGT2iI5QhS9YehBW3/CDwBiKcQLC8SpJTQxSbg/DlkUSG9+tnpvPdmAPBdXpQwE2Jbc3
yriGVHybWVyVjB4OGcToe4rSd8VcH7oQX5nteAPifCvtf4VNC17kOT1VZrUSmXrN853NcH9BARvQ
/HbWA2+QLwi5yVAOplYQkYwARz6rhF6E2iqr0vASyndYG+xCRawiYPfEbjNbgyvwdDIYQhKMyyz/
R2w4TeROT83bDH5bdFgtDlGLvqrxGVxSWkp0vuzcMZ5ZgbOydP4bEjSyN6tPXHisV7Hzubv0wV3k
LWxn1L3hkA+1KWgOEKEwgqQ2u7Be3X1P0CH8esGF7XxhjH8lNF6jQQ6ztIZe0WqFC5MXj6A+GOBq
T5Jy96xGfRQLlF6YkwCAMIQKnXp3nrNpU7mUDl0fImaFlxmkZIzyEtZn6M7wqDMW2k56YJt3gS3y
lHdmNFbdvclK/H8PYp4kCmSJY38VkJY4psjQgwUxU30DGfmN9+UwYhmOPljsQACzPSH0rKpd0yHU
dNoKVqOWhA67A9y6cPi3t3P1qxy2by8d6JrtYpSTAH8vyQpxhrr9hL24+sU/NlhR8KFHj8FBX1LE
FOZ+0cV4u2H8fOLLtPvbIOQuRPcp1Qq/MvxfSn0JttJWqj5urVpEi6S3feX011Llzdr+B3aXPqQI
Y9SugG68V7T8YHq57z1n82hfvi4+u9TNkK4w3UAIl1mpRAySahMMlZd4WQIl28VATyNWQbyy9BwS
vv0CAXiS/L7WBeb9feFDmLOe9zpfZ4+1Bs443O05zxfcsKBVsf3km8I7f/Go0LPXkVLLUZg/e8th
hJZuIvJHAg4KsiAS0ZMar+H1b+BMah1W92vELN99OQW6Mof87jxoVxEk6Vu28dfT10kdMRXLvMsh
Do6O/ss4dxFF72/OmFpG1xoV3+N+/w9sQbnmkV5Orozkt9IgGxMF7gafzAJll9huU5rAGVAU2HOf
uN3eLKqWLrMY38lRvq/4VoNAQcTbNAzQ0zDdTR9NrlIHf1ZkjAORqYT9CLwM6qfxWg7mW4Nvu3BH
5KSqLgJcEOo0u3TbGV67cTdMheTmxpGN3/DMsVVnTp8UgoU2S7w55UicBZKL7UibADwJ6zG9TNy5
1Srvw4UngZKavE8P7gtE2Pje8WMYeJ6yW7NScBvmR4SIlu35deGrtNeNbfLAN+k3UmnfYrTQsAO0
SpQncZXWqVcWRxzFQJz/EVR9/umYcf+30F5Zpp2sF1LOe/nKA7+JNYBZZmj1mtHTR/ThNdSsICsr
2yLiIJ2boaQYp7gNaFBrigj1QaWTdkFTRU7gglbbX+XFZ3nWJROyCIzsdC10XCbO9U0tmnqviNdP
m4wKDfK7x0Vx849ozWz2DXa5XgsPUcFMLnXUe92N5K8G27ks5x1vpo8JxZtqC5kUNgYq7fOusw0n
dXHYF+6ylqbvM7jVK/baKtcpr/ebYX/FRSYBEslc5fBott0LFO32CIRX1E8704ftAraRYypiDRCx
8d9b5F8Ml6k4jTEfOEap/P2VNZruK84TUSfH6ZtL+B7S90jjLCWaw6My3MCi/6IohiOviQGTgc/H
Rtr+BNmNPZXTIW9wcxrRcj53JX98s/H4hbMDuCf1sX+4T2xzKf5y0RCl6v75WIYr3GTGj5L5rVeN
TFpmJwC/xutmeEysU/TCQTZv3rbKRePQ7Vgao1SbD22k+GFxqCFnjnFcZlhNGI0wJhQGLqKdDgAv
hBmfkcMDyYGzjd6+5KAtYxx5xyEXe8fwcXGq/ATamm1T4O57RQBdA9i1TYiU9VPzwKh8mWMgp/1s
fC+HTTnUfxRfarIsvbP/0INzdGTT2ZIgJjMK7NrDK1Do14oqedJXmmdRHA7T5h6ZGfgytKvuqkhW
41Y5Gu00EGmRfY6QSYWEOQYaopXhTJ1UkospSbCKTgnxwbnRlnilk61ysQN5XaSSD0jU0MWip4FF
aMYKW9/KzOWfOvxgrAm0WoTZBB6ShHrYXM2IJY+yYzgNh2yTRmFgUncfo5R9RcaV3IqdEqwZXy37
pR1GfzpEha4pUaOwpdhew87SVrqA6LDtLKJ1Y4eq2cY0Py62FCI6CmJG83QpwFdo687MCa+KAfW4
6nttL/2khc8/MwM5X+EbZF9Z+LFnEKgKKwZnq1PAMZ1VEFKLcwZhzRaQZJTqVmPtkS6W4iZZcE5V
GoqUKUgzAVScQ2/hrFhp2h0D1oI7jjTAjuTYorPSCbMOxHJPWMoULgfl6rRaUhKdCqQ5HzYUmPXe
t6d8+Km4qm7DdC+hSSl0kX9MzX9fMd1oTdK4RnT2jOIPOQ63fGRKVKx3MZldkfA4xeRN91XthNuP
9oE6FcBzL0ffr/4/bsw7NCjVHf+Oom9HE1eRon0E9AAbipw4SVFsxDQ/6d3T51Kbr1kqrx/G+R0s
mKSMDmyypx7zq4d5vNUlu1Mmn3+Yr8iALx2KepF+mEdzYBO18W3KtgWooIAf5ysQ3Ecs2mfllZZF
dbpsv6yWUAU7j/FEdOoVlrXR590Zh/VSx1+sxgK2WEoMq6JFKnjMGuaCuSfU9IDxmPcZIL7XlgIr
wuaHmIeCuNYMCGDWZPwPZozPtN/yTM15lAV5tgEQyOSIgHPt9jVTAlugHC5wMmGZIl5Xl5G9Giuz
SRy9Vfe/7N/OKrla0sio+e3f/OFVLiP7iZxlnfgCgSP9Uhc/sPJys4dbYGqZBHIT+N5HirKZfcFz
La/3JrXX3FZnUFXYCtoxY1WNrDmgOYysvIJuzHEGHWh8vOYoqZm2gu45gtw7/OFZXlQRfhKK7rn3
NDTdtWy8bHvxUf1qLA9O00kO5/FnlhiQH6o9LNGDxtnag74+tvdCi21xiLYvNbHMWuj31BQR+HZj
JTXPhzOzMIJen4Zkncx76RWsROP6acolyVVWPUKuTQgac0fW8SA08FBoD3BHFA1RcDHCj5O0CPJc
qAHrgJtaQtfSGfXgVUK7As8Y/NzfiI5DXu8MvAwWGyeFpCri6jgYVWauL11aoeqYlcX/QKolyQI0
ZAcFg1EJvpQaN1LrTNnNZmjCAun4SXVwaQBJg06LnICgR9hbjNqUdpesxgOCeVUqbal2sTQY7q9a
gh2AVGqALoXxWrPklKD888pA1hycB6itzi0ELM67JjgKyKf6kn20gyq8a7YmMXRMDa18IgU63rmn
wO7b2K0d9YcNN1hQWQ8P3sykJB6ioDgUuYem4AlJ4PcGzrZA8nNcAJtWy1b55of4xyv2Sh9PL2pM
FIqmVwTeb3MEd2Y0QgrKjG9dM7SlqZdognyBUKtLpnk5xYGkdwiPNjnTIYmZ4DjsgaGAM9XF/xSG
9INgsC5WknRtJg0F6AiOVx07oVn7L2QbIIwMphffD0Sk603lwdvfxDryY64cO8TvbI65tlRLiU2l
HNlGYqO+6VpHQfMAPwTyatcB1pY6mqqt9V6gV7jsvqQcSTLHYLIihEkgibe36yo6xGTJqwpJQW9D
N5oo/eZyhGSJsZDL8RfmHD0ESmhWlXmPwHUsw+knyk/KieYaBtqaxFo7SDact8oMFnyhSvdjUcp7
1OEX8+OYjfDSizsGPZf1PEBZhE5DX9lM1r7OZI6y3KIEVdeIzkL/3jcdN4LGQdEPBQo54CQ1azjm
xC+K683b4XHKx3mwDfKe+oRGEYiFbpNtoYpMxU6xp48CLPf+4evVg6wjziCiXdBgtVsCOynd3fqz
Ntu6ZdeZD5XXLsRjSDt3r6nhwMN0ag611W5oXTBmdrdpYGVCt4s+HTASFVi60jA8mcbDbr2qwkS3
1CLVBm3BlhAFRvDzOQuZVfyt6aJlW2WbiLJIv/qC/9WzhfNEXt4QENA0Zg37HWIJz7mpJz9lIRe6
P6+3JlLKlmNdg9p4nhm0WEgF+wey2tSlJ91Z7eiVAV0dfRywhN6hm32p8tVbPeyoJrkq/ZgeLNjo
YzMZMoAxMibx1ZwOBS66VjFtg9vsUOUKjqsGvjB7XvDKDr9L+d3V3Aqsz76Woj8QOnmb7r6cpt42
EJjR4k6nn/FJ8F5MQDxN0RlTMb6A7QMErMjaofaVeS4GHEd3Thg4Jd74AdUoTcDb4Wjd7WqXLXh0
pZKU2kyfvtDfWiaAcKBI2YoQWZf3dAwtHhkmjL3MookMKj2ZpvxL5XoKwONcssunnrp0vFNKcqPr
kOZn3AdXWjlKCqnFYBzRH2hfT5ikBhZJrrUg3LzDajgm427yVrMlubnRwDEbOE9ecBj5iXv6hNBl
LFIWyYsHLSmqg3rUr90aozF7W4doe8YO+IF8QX+/bpAtYcEYNphfGaadRHaj49laov2HQ8i0dgp0
QC6U2yRtxYJua59Jgo3dDYTCTf1M3UI1Kk04e/vBdK4YbSjMEmTjPJK2W55Q6DyEk+fsJF2PNSCl
iLjtwtQVrKNDLrs2qv75Cn20X3grvomSqT+CeYXyQVRmGBpPQnh0MokmhPBAinKxDsqSxddCR0lX
7tCJ5OOKLeMBRoBJjAazzHpf3NyFWqjgEyaCVujZtNq3gUiAsDF36DqrE7QTO5/n+SenVR79f/iz
9T+9Qd8yhe79CXBT7Ck7s+CMUjaOa9NcMYE4FclxTEz7a8OLrXctn2Fb306oGK8UHVXB2WWJuDtl
wdW0VJNOZ2nwp2KrgxDkjycN1GFaMgNKdmWmfzxV1KK3SqHGTs9PRvIowN2KubMLE8VMhAtokmj9
Kf3CB4otAckHUVnkVPM/FzCKBdWjtutb62QK3LIe0ysM57mXy3co3pAZBVRsDXuOdgs6g0w/fR3X
FyxqvcP/M4iVNz/lObtCrtC0t4nChrMeaB1USi3QeGawwqhI8KG8IVp76Q4lhGlNs0gxTHRtVkCD
XFOcaYoMOJ8gPvE5Q5Yd+1QVm92iHKsOWw4oZ36iOo9GOaT0m+Ozrw90igCyQ/l6JS1VOwYpuNN+
H9RFK7k6P73b+O9N3ZWsZ1ZMIRlsXWKl/tv5UvmJXbNu2hRvfo230jBGiIT9fBQ4EqU/jKFnhFL0
/mD0WUJ37IbsK2l4+KcSmHo0A65OO82mIpU=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_7fd4_rx_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl0_shutdown : out STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_errcontrol : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl1_shutdown : out STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl2_rxbyteclkhs : in STD_LOGIC;
    dl2_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidhs : in STD_LOGIC;
    dl2_rxactivehs : in STD_LOGIC;
    dl2_rxsynchs : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl2_shutdown : out STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl2_errsoths : in STD_LOGIC;
    dl2_errsotsynchs : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl3_rxbyteclkhs : in STD_LOGIC;
    dl3_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidhs : in STD_LOGIC;
    dl3_rxactivehs : in STD_LOGIC;
    dl3_rxsynchs : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    dl3_shutdown : out STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    dl3_errsoths : in STD_LOGIC;
    dl3_errsotsynchs : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mdt_tv : in STD_LOGIC;
    mdt_tr : in STD_LOGIC;
    sdt_tv : in STD_LOGIC;
    sdt_tr : in STD_LOGIC;
    vfb_tv : in STD_LOGIC;
    vfb_tr : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_7fd4_rx_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_7fd4_rx_0 : entity is "bd_7fd4_rx_0,mipi_csi2_rx_ctrl_v1_0_6_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_7fd4_rx_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_7fd4_rx_0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_top,Vivado 2017.3";
end bd_7fd4_rx_0;

architecture STRUCTURE of bd_7fd4_rx_0 is
  signal NLW_inst_m_axis_eni_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axis_eni_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axis_eni_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_eni_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 95 downto 0 );
  attribute AXIS_FIFO_DCNT_WIDTH : integer;
  attribute AXIS_FIFO_DCNT_WIDTH of inst : label is 12;
  attribute AXIS_FIFO_DEPTH : integer;
  attribute AXIS_FIFO_DEPTH of inst : label is 4096;
  attribute AXIS_TDATA_WIDTH : integer;
  attribute AXIS_TDATA_WIDTH of inst : label is 64;
  attribute AXIS_TDEST_WIDTH : integer;
  attribute AXIS_TDEST_WIDTH of inst : label is 2;
  attribute AXIS_TUSER_WIDTH : integer;
  attribute AXIS_TUSER_WIDTH of inst : label is 96;
  attribute CSI_EN_VC_SUPPORT : integer;
  attribute CSI_EN_VC_SUPPORT of inst : label is 1;
  attribute CSI_FIXED_VC : integer;
  attribute CSI_FIXED_VC of inst : label is 0;
  attribute CSI_INV_SHUTDOWN : integer;
  attribute CSI_INV_SHUTDOWN of inst : label is 1;
  attribute CSI_LANES : integer;
  attribute CSI_LANES of inst : label is 4;
  attribute CSI_OFFLOAD_NONIMAGE : integer;
  attribute CSI_OFFLOAD_NONIMAGE of inst : label is 0;
  attribute CSI_VC_OFF_0 : integer;
  attribute CSI_VC_OFF_0 of inst : label is 1;
  attribute CSI_VC_OFF_1 : integer;
  attribute CSI_VC_OFF_1 of inst : label is 2;
  attribute CSI_VC_OFF_2 : integer;
  attribute CSI_VC_OFF_2 of inst : label is 3;
  attribute C_CSI2RX_DBG : integer;
  attribute C_CSI2RX_DBG of inst : label is 0;
  attribute C_CSI_FILTER_USERDATATYPE : integer;
  attribute C_CSI_FILTER_USERDATATYPE of inst : label is 1;
  attribute C_CSI_OPT1_REGS : integer;
  attribute C_CSI_OPT1_REGS of inst : label is 0;
  attribute C_CSI_OPT2_CRC : integer;
  attribute C_CSI_OPT2_CRC of inst : label is 0;
  attribute C_CSI_OPT3_FIXEDLANES : integer;
  attribute C_CSI_OPT3_FIXEDLANES of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of inst : label is 0;
  attribute C_MIPI_SLV_INT : integer;
  attribute C_MIPI_SLV_INT of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute VC_H : integer;
  attribute VC_H of inst : label is 4;
  attribute VC_L : integer;
  attribute VC_L of inst : label is 0;
  attribute VC_NUMS : integer;
  attribute VC_NUMS of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of cl_enable : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_ENABLE";
  attribute X_INTERFACE_INFO of cl_rxulpsclknot : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_RXULPSCLKNOT";
  attribute X_INTERFACE_INFO of cl_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_STOPSTATE";
  attribute X_INTERFACE_INFO of dl0_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl0_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRESC";
  attribute X_INTERFACE_INFO of dl0_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl0_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl0_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl0_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dl0_rxbyteclkhs : signal is "XIL_INTERFACENAME dl0_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_7fd4_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl0_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXULPSESC";
  attribute X_INTERFACE_INFO of dl0_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl0_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ENABLE";
  attribute X_INTERFACE_INFO of dl0_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_STOPSTATE";
  attribute X_INTERFACE_INFO of dl1_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl1_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRESC";
  attribute X_INTERFACE_INFO of dl1_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl1_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl1_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl1_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl1_rxbyteclkhs : signal is "XIL_INTERFACENAME dl1_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_7fd4_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl1_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXULPSESC";
  attribute X_INTERFACE_INFO of dl1_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl1_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ENABLE";
  attribute X_INTERFACE_INFO of dl1_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_STOPSTATE";
  attribute X_INTERFACE_INFO of dl2_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl2_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRESC";
  attribute X_INTERFACE_INFO of dl2_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl2_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl2_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl2_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl2_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl2_rxbyteclkhs : signal is "XIL_INTERFACENAME dl2_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_7fd4_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl2_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl2_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXULPSESC";
  attribute X_INTERFACE_INFO of dl2_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl2_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ENABLE";
  attribute X_INTERFACE_INFO of dl2_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_STOPSTATE";
  attribute X_INTERFACE_INFO of dl3_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl3_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRESC";
  attribute X_INTERFACE_INFO of dl3_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl3_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl3_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl3_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl3_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl3_rxbyteclkhs : signal is "XIL_INTERFACENAME dl3_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_7fd4_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl3_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl3_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXULPSESC";
  attribute X_INTERFACE_INFO of dl3_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl3_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ENABLE";
  attribute X_INTERFACE_INFO of dl3_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_STOPSTATE";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 signal_interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME signal_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_signal_clock, ASSOCIATED_BUSIF m_axis:m_axis_eni, ASSOCIATED_RESET m_axis_aresetn, FREQ_HZ 299970000, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of m_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axis_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of m_axis_aresetn : signal is "XIL_INTERFACENAME m_axis_signal_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_signal_clock, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 49995000, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_signal_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49995000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of dl0_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXDATAHS";
  attribute X_INTERFACE_INFO of dl1_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXDATAHS";
  attribute X_INTERFACE_INFO of dl2_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXDATAHS";
  attribute X_INTERFACE_INFO of dl3_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXDATAHS";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 m_axis TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_tdest : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 2, TID_WIDTH 0, TUSER_WIDTH 96, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 299970000, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.bd_7fd4_rx_0_mipi_csi2_rx_ctrl_v1_0_6_top
     port map (
      cl_enable => cl_enable,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxulpmesc => dl0_rxulpmesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_shutdown => dl0_shutdown,
      dl0_stopstate => dl0_stopstate,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxbyteclkhs => dl1_rxbyteclkhs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxulpmesc => dl1_rxulpmesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_shutdown => dl1_shutdown,
      dl1_stopstate => dl1_stopstate,
      dl2_errcontrol => dl2_errcontrol,
      dl2_erresc => dl2_erresc,
      dl2_errsoths => dl2_errsoths,
      dl2_errsotsynchs => dl2_errsotsynchs,
      dl2_rxactivehs => dl2_rxactivehs,
      dl2_rxbyteclkhs => dl2_rxbyteclkhs,
      dl2_rxdatahs(7 downto 0) => dl2_rxdatahs(7 downto 0),
      dl2_rxsynchs => dl2_rxsynchs,
      dl2_rxulpmesc => dl2_rxulpmesc,
      dl2_rxvalidhs => dl2_rxvalidhs,
      dl2_shutdown => dl2_shutdown,
      dl2_stopstate => dl2_stopstate,
      dl3_errcontrol => dl3_errcontrol,
      dl3_erresc => dl3_erresc,
      dl3_errsoths => dl3_errsoths,
      dl3_errsotsynchs => dl3_errsotsynchs,
      dl3_rxactivehs => dl3_rxactivehs,
      dl3_rxbyteclkhs => dl3_rxbyteclkhs,
      dl3_rxdatahs(7 downto 0) => dl3_rxdatahs(7 downto 0),
      dl3_rxsynchs => dl3_rxsynchs,
      dl3_rxulpmesc => dl3_rxulpmesc,
      dl3_rxvalidhs => dl3_rxvalidhs,
      dl3_shutdown => dl3_shutdown,
      dl3_stopstate => dl3_stopstate,
      interrupt => interrupt,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_eni_tdata(63 downto 0) => NLW_inst_m_axis_eni_tdata_UNCONNECTED(63 downto 0),
      m_axis_eni_tdest(1 downto 0) => NLW_inst_m_axis_eni_tdest_UNCONNECTED(1 downto 0),
      m_axis_eni_tkeep(7 downto 0) => NLW_inst_m_axis_eni_tkeep_UNCONNECTED(7 downto 0),
      m_axis_eni_tlast => NLW_inst_m_axis_eni_tlast_UNCONNECTED,
      m_axis_eni_tready => '0',
      m_axis_eni_tuser(95 downto 0) => NLW_inst_m_axis_eni_tuser_UNCONNECTED(95 downto 0),
      m_axis_eni_tvalid => NLW_inst_m_axis_eni_tvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tdest(1 downto 0) => m_axis_tdest(1 downto 0),
      m_axis_tkeep(7 downto 0) => m_axis_tkeep(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(95 downto 0) => m_axis_tuser(95 downto 0),
      m_axis_tvalid => m_axis_tvalid,
      mdt_tr => mdt_tr,
      mdt_tv => mdt_tv,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 7) => B"0000000000000000000000000",
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 7) => B"0000000000000000000000000",
      s_axi_awaddr(6 downto 0) => s_axi_awaddr(6 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sdt_tr => sdt_tr,
      sdt_tv => sdt_tv,
      vfb_tr => vfb_tr,
      vfb_tv => vfb_tv
    );
end STRUCTURE;
