// Seed: 2404091648
module module_0 #(
    parameter id_2 = 32'd67
) ();
  parameter id_1 = -1'b0;
  logic _id_2 = -1'b0;
  wire [id_2 : id_2] id_3, id_4, id_5;
endmodule
module module_1 #(
    parameter id_21 = 32'd3,
    parameter id_22 = 32'd33,
    parameter id_5  = 32'd33
) (
    id_1[id_5 : id_22],
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    _id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire _id_22;
  input wire _id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  module_0 modCall_1 ();
  output wire id_15;
  and primCall (
      id_11, id_12, id_13, id_14, id_18, id_2, id_20, id_24, id_25, id_6, id_7, id_8, id_9
  );
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout uwire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  logic id_26, id_27;
  assign id_9 = -1'h0;
  wire id_28[id_21 : 1];
endmodule
