
*** Running vivado
    with args -log lab9.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab9.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab9.tcl -notrace
Command: link_design -top lab9 -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1012.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.srcs/lab5.xdc]
Finished Parsing XDC File [C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.srcs/lab5.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.891 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.898 . Memory (MB): peak = 1012.891 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ee1d77d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.809 ; gain = 229.918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee1d77d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18d49558b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 131826040

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 131826040

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 131826040

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 131826040

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1446.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1997270c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 1446.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1997270c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1446.238 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1997270c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.238 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.238 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1997270c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.238 ; gain = 433.348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1446.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab9_drc_opted.rpt -pb lab9_drc_opted.pb -rpx lab9_drc_opted.rpx
Command: report_drc -file lab9_drc_opted.rpt -pb lab9_drc_opted.pb -rpx lab9_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c87a7f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1446.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f89cfa3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15843b005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15843b005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.238 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15843b005

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d7e86dda

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 63 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 1 new cell, deleted 29 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.238 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             29  |                    30  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             29  |                    30  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17444e62e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.238 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 22692a41e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.238 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22692a41e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d27fe7cb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f544e93f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14931ef28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b431de8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 158e43394

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 113c5eb05

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12f7d729b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b8ea2cc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 94055114

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.238 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 94055114

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1446.238 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 149b9764a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.481 | TNS=-478.428 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b718acca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1457.008 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18d7b2fc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1457.008 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 149b9764a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1457.008 ; gain = 10.770
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.781. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16dc9209d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770
Phase 4.1 Post Commit Optimization | Checksum: 16dc9209d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16dc9209d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16dc9209d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.008 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 120b1a8b1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 120b1a8b1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770
Ending Placer Task | Checksum: cf3011e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1457.008 ; gain = 10.770
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1457.008 ; gain = 10.770
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1457.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab9_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1457.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lab9_utilization_placed.rpt -pb lab9_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab9_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1457.008 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.883 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.781 | TNS=-442.361 |
Phase 1 Physical Synthesis Initialization | Checksum: d7fa256a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.906 ; gain = 0.023
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.781 | TNS=-442.361 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: d7fa256a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.906 ; gain = 0.023

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.781 | TNS=-442.361 |
INFO: [Physopt 32-702] Processed net ms_count_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ms_count_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ms_count_reg[9].  Did not re-place instance ms_count_reg[9]
INFO: [Physopt 32-702] Processed net ms_count_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ms_count[0]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_15_n_0.  Did not re-place instance ms_count[0]_i_15
INFO: [Physopt 32-710] Processed net ms_count[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell ms_count[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.778 | TNS=-441.540 |
INFO: [Physopt 32-702] Processed net num_cvt[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net num_cvt[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net num_cvt[3].  Did not re-place instance num_cvt_reg[3]
INFO: [Physopt 32-702] Processed net num_cvt[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[2]_i_2_n_0.  Did not re-place instance num_cvt[2]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[2]. Critical path length was reduced through logic transformation on cell num_cvt[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.754 | TNS=-441.001 |
INFO: [Physopt 32-702] Processed net ms_count[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ms_count[0]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_15_n_0.  Did not re-place instance ms_count[0]_i_15
INFO: [Physopt 32-572] Net ms_count[0]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_146_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_292_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.754 | TNS=-441.001 |
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_345_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.751 | TNS=-440.858 |
INFO: [Physopt 32-81] Processed net ms_count_reg[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ms_count_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.725 | TNS=-443.690 |
INFO: [Physopt 32-702] Processed net num_cvt[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[9]_i_2_n_0.  Did not re-place instance num_cvt[9]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[9]. Critical path length was reduced through logic transformation on cell num_cvt[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.712 | TNS=-443.151 |
INFO: [Physopt 32-702] Processed net num_cvt[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[5]_i_2_n_0.  Did not re-place instance num_cvt[5]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[5]. Critical path length was reduced through logic transformation on cell num_cvt[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.707 | TNS=-442.820 |
INFO: [Physopt 32-702] Processed net num_cvt[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[1]_i_2_n_0.  Did not re-place instance num_cvt[1]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[1]. Critical path length was reduced through logic transformation on cell num_cvt[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.704 | TNS=-442.370 |
INFO: [Physopt 32-572] Net ms_count_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ms_count_reg[4].  Did not re-place instance ms_count_reg[4]
INFO: [Physopt 32-702] Processed net ms_count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_385_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.701 | TNS=-441.842 |
INFO: [Physopt 32-702] Processed net num_cvt[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[10]_i_2_n_0.  Did not re-place instance num_cvt[10]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[10]. Critical path length was reduced through logic transformation on cell num_cvt[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.688 | TNS=-441.329 |
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_422_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.676 | TNS=-440.405 |
INFO: [Physopt 32-702] Processed net num_cvt[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[12]_i_3_n_0.  Did not re-place instance num_cvt[12]_i_3
INFO: [Physopt 32-710] Processed net num_cvt1_in[12]. Critical path length was reduced through logic transformation on cell num_cvt[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[12]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.666 | TNS=-439.969 |
INFO: [Physopt 32-702] Processed net num_cvt[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[6]_i_2_n_0.  Did not re-place instance num_cvt[6]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[6]. Critical path length was reduced through logic transformation on cell num_cvt[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.663 | TNS=-439.651 |
INFO: [Physopt 32-702] Processed net num_cvt[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[4]_i_3_n_0.  Did not re-place instance num_cvt[4]_i_3
INFO: [Physopt 32-710] Processed net num_cvt1_in[4]. Critical path length was reduced through logic transformation on cell num_cvt[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.661 | TNS=-439.209 |
INFO: [Physopt 32-702] Processed net num_cvt1_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[3]_i_2_n_0.  Did not re-place instance num_cvt[3]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[3]. Critical path length was reduced through logic transformation on cell num_cvt[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.660 | TNS=-438.886 |
INFO: [Physopt 32-702] Processed net ms_count[0]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_70_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_220_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.658 | TNS=-438.193 |
INFO: [Physopt 32-702] Processed net num_cvt[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[19]_i_2_n_0.  Did not re-place instance num_cvt[19]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[19]. Critical path length was reduced through logic transformation on cell num_cvt[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[19]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.652 | TNS=-437.889 |
INFO: [Physopt 32-702] Processed net num_cvt[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[7]_i_2_n_0.  Did not re-place instance num_cvt[7]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[7]. Critical path length was reduced through logic transformation on cell num_cvt[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.649 | TNS=-437.487 |
INFO: [Physopt 32-702] Processed net num_cvt[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net num_cvt[25]_i_2_n_0.  Re-placed instance num_cvt[25]_i_2
INFO: [Physopt 32-735] Processed net num_cvt[25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.648 | TNS=-437.435 |
INFO: [Physopt 32-702] Processed net num_cvt[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[8]_i_3_n_0.  Did not re-place instance num_cvt[8]_i_3
INFO: [Physopt 32-710] Processed net num_cvt1_in[8]. Critical path length was reduced through logic transformation on cell num_cvt[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.646 | TNS=-436.989 |
INFO: [Physopt 32-702] Processed net num_cvt[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net num_cvt[0]_i_2_n_0.  Did not re-place instance num_cvt[0]_i_2
INFO: [Physopt 32-710] Processed net num_cvt1_in[0]. Critical path length was reduced through logic transformation on cell num_cvt[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net num_cvt[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.639 | TNS=-436.538 |
INFO: [Physopt 32-702] Processed net ms_count[0]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[12]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[4]_i_9_n_0.  Did not re-place instance ms_count[4]_i_9
INFO: [Physopt 32-702] Processed net ms_count[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_154_n_0.  Did not re-place instance ms_count[0]_i_154
INFO: [Physopt 32-702] Processed net ms_count[0]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_201_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_358_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_394_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net ms_count[0]_i_424_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.639 | TNS=-436.538 |
INFO: [Physopt 32-81] Processed net ms_count_reg[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ms_count_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-441.080 |
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_92_n_0.  Did not re-place instance ms_count[0]_i_92
INFO: [Physopt 32-702] Processed net ms_count[0]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_199_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_str[40]_i_66_n_0.  Did not re-place instance time_str[40]_i_66
INFO: [Physopt 32-572] Net time_str[40]_i_66_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net time_str[40]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[28]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count_reg[4].  Did not re-place instance ms_count_reg[4]
INFO: [Physopt 32-702] Processed net ms_count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_15_n_0.  Did not re-place instance ms_count[0]_i_15
INFO: [Physopt 32-702] Processed net ms_count[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_146_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[12]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[4]_i_9_n_0.  Did not re-place instance ms_count[4]_i_9
INFO: [Physopt 32-702] Processed net ms_count[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_92_n_0.  Did not re-place instance ms_count[0]_i_92
INFO: [Physopt 32-702] Processed net ms_count[0]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_199_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_str[40]_i_66_n_0.  Did not re-place instance time_str[40]_i_66
INFO: [Physopt 32-702] Processed net time_str[40]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[28]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-441.080 |
Phase 3 Critical Path Optimization | Checksum: d7fa256a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.957 ; gain = 9.074

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-441.080 |
INFO: [Physopt 32-702] Processed net ms_count_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ms_count_reg[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ms_count_reg[4].  Did not re-place instance ms_count_reg[4]
INFO: [Physopt 32-702] Processed net ms_count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ms_count[0]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_15_n_0.  Did not re-place instance ms_count[0]_i_15
INFO: [Physopt 32-572] Net ms_count[0]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_146_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[12]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[4]_i_9_n_0.  Did not re-place instance ms_count[4]_i_9
INFO: [Physopt 32-702] Processed net ms_count[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_92_n_0.  Did not re-place instance ms_count[0]_i_92
INFO: [Physopt 32-702] Processed net ms_count[0]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_199_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_str[40]_i_66_n_0.  Did not re-place instance time_str[40]_i_66
INFO: [Physopt 32-572] Net time_str[40]_i_66_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net time_str[40]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[28]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count_reg[4].  Did not re-place instance ms_count_reg[4]
INFO: [Physopt 32-702] Processed net ms_count_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_15_n_0.  Did not re-place instance ms_count[0]_i_15
INFO: [Physopt 32-702] Processed net ms_count[0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_32_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_146_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count[0]_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[12]_i_6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[4]_i_9_n_0.  Did not re-place instance ms_count[4]_i_9
INFO: [Physopt 32-702] Processed net ms_count[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[4]_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ms_count[0]_i_92_n_0.  Did not re-place instance ms_count[0]_i_92
INFO: [Physopt 32-702] Processed net ms_count[0]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[0]_i_199_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net time_str[40]_i_66_n_0.  Did not re-place instance time_str[40]_i_66
INFO: [Physopt 32-702] Processed net time_str[40]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ms_count_reg[28]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.637 | TNS=-441.080 |
Phase 4 Critical Path Optimization | Checksum: d7fa256a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1480.957 ; gain = 9.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1480.957 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.637 | TNS=-441.080 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.144  |          1.281  |            2  |              0  |                    23  |           0  |           2  |  00:00:08  |
|  Total          |          0.144  |          1.281  |            2  |              0  |                    23  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.957 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1467763a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1480.957 ; gain = 9.074
INFO: [Common 17-83] Releasing license: Implementation
324 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1480.957 ; gain = 23.949
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1489.754 ; gain = 8.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4542d0c5 ConstDB: 0 ShapeSum: 1035a531 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e7df576e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1584.676 ; gain = 82.859
Post Restoration Checksum: NetGraph: 4632d185 NumContArr: a1ac85e9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e7df576e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1584.680 ; gain = 82.863

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e7df576e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.672 ; gain = 88.855

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e7df576e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1590.672 ; gain = 88.855
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12673749f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1597.371 ; gain = 95.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.479 | TNS=-414.072| WHS=-0.127 | THS=-11.749|

Phase 2 Router Initialization | Checksum: 15a172ec5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1598.266 ; gain = 96.449

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00223232 %
  Global Horizontal Routing Utilization  = 0.00208225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3265
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3260
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1735b1dff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1601.027 ; gain = 99.211
INFO: [Route 35-580] Design has 13 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                                        ms_count_reg[31]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                        ms_count_reg[28]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                        ms_count_reg[27]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                        ms_count_reg[24]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                        ms_count_reg[23]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1575
 Number of Nodes with overlaps = 605
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.823 | TNS=-524.160| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e8500ea5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1602.094 ; gain = 100.277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 513
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.338 | TNS=-518.241| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e1ae28e2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1603.078 ; gain = 101.262

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 746
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.542 | TNS=-530.037| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e916194e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1603.086 ; gain = 101.270
Phase 4 Rip-up And Reroute | Checksum: e916194e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1603.086 ; gain = 101.270

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 52123e8a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1603.086 ; gain = 101.270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.254 | TNS=-510.758| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15eb76261

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15eb76261

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254
Phase 5 Delay and Skew Optimization | Checksum: 15eb76261

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f36f8d9b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.229 | TNS=-504.475| WHS=0.128  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f36f8d9b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254
Phase 6 Post Hold Fix | Checksum: 1f36f8d9b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29227 %
  Global Horizontal Routing Utilization  = 1.72527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bc60d5d5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bc60d5d5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1af03aa4a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.229 | TNS=-504.475| WHS=0.128  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1af03aa4a

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1604.070 ; gain = 102.254

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
344 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1604.070 ; gain = 114.316
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1613.234 ; gain = 9.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab9_drc_routed.rpt -pb lab9_drc_routed.pb -rpx lab9_drc_routed.rpx
Command: report_drc -file lab9_drc_routed.rpt -pb lab9_drc_routed.pb -rpx lab9_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab9_methodology_drc_routed.rpt -pb lab9_methodology_drc_routed.pb -rpx lab9_methodology_drc_routed.rpx
Command: report_methodology -file lab9_methodology_drc_routed.rpt -pb lab9_methodology_drc_routed.pb -rpx lab9_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/lab9_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab9_power_routed.rpt -pb lab9_power_summary_routed.pb -rpx lab9_power_routed.rpx
Command: report_power -file lab9_power_routed.rpt -pb lab9_power_summary_routed.pb -rpx lab9_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
356 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab9_route_status.rpt -pb lab9_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab9_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab9_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab9_bus_skew_routed.rpt -pb lab9_bus_skew_routed.pb -rpx lab9_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 19:22:24 2020...

*** Running vivado
    with args -log lab9.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab9.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab9.tcl -notrace
Command: open_checkpoint lab9_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1013.320 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1013.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1238.027 ; gain = 4.984
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1238.027 ; gain = 4.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1238.027 ; gain = 224.707
Command: write_bitstream -force lab9.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net P_next_reg[2]_i_2__0_n_0 is a gated clock net sourced by a combinational pin P_next_reg[2]_i_2__0/O, cell P_next_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net md5_0/P_next_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin md5_0/P_next_reg[2]_i_2/O, cell md5_0/P_next_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab9.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Sciencethebird/Desktop/DLab/Lab09/Lab9_0511105/Lab9_0511105.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec  7 19:23:28 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1717.449 ; gain = 479.422
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 19:23:28 2020...
