# do sim_build/runsim.do
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap -c 
# Copying /home/puneeth/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work sim_build/work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:45:52 on Jul 17,2022
# vlog -work work "+define+COCOTB_SIM" -sv -timescale 1ns/1ps -mfcu "+acc" /home/puneeth/studies/fpga_design/hackathon/parity_calc/parity_calc.v 
# -- Compiling module parity_calc
# 
# Top level modules:
# 	parity_calc
# End time: 18:45:52 on Jul 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -onfinish exit -pli "/home/puneeth/envs/development/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so" sim_build/work.parity_calc 
# Start time: 18:45:52 on Jul 17,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.parity_calc(fast)
# Loading /home/puneeth/envs/development/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so
# ** Error (suppressible): (vsim-3197) Load of "/home/puneeth/envs/development/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so" failed: /home/puneeth/intelFPGA_lite/21.1/questa_fse/gcc-7.4.0-linux_x86_64/lib64/libstdc++.so.6: version `GLIBCXX_3.4.29' not found (required by /home/puneeth/envs/development/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so).
# ** Error (suppressible): (vsim-PLI-3002) Failed to load PLI object file "/home/puneeth/envs/development/lib/python3.10/site-packages/cocotb/libs/libcocotbvpi_modelsim.so".
#    Time: 0 ps  Iteration: 0  Root: /
# Error loading design
# End time: 18:45:53 on Jul 17,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
