============================================================
   Tang Dynasty, V6.1.154205
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/APP/Anlogic/bin/run.exe
   Built at =   16:13:58 Jan 20 2025
   Run by =     admin
   Run Date =   Mon Aug 11 16:25:57 2025

   Run on =     DESKT-CNBDGRPWD
============================================================
RUN-1002 : start command "import_device ph1_35p.db -package PH1P35MDG324 -speed 3"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :           OPTION          |          IO           |   SETTING   
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        35 IOs         |    gpio    
ARC-1001 :            jtag           |  P13/P15/L14/R13/T13  |  dedicate  
ARC-1001 : ----------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_35p.db -package PH1P35MDG324 -speed 3" in  1.736250s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (82.8%)

RUN-1004 : used memory is 367 MB, reserved memory is 369 MB, peak memory is 367 MB
RUN-1002 : start command "open_project LVDS_7_1.prj"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v
HDL-1007 : analyze verilog file ../../../user_source/ip_source/RX_PLL/RX_PLL.v
HDL-1007 : analyze verilog file ../../../user_source/ip_source/TX_PLL/RTL/ph1p_phy_pll_wrapper_d8cf02616d56.v
HDL-1007 : analyze verilog file ../../../user_source/ip_source/TX_PLL/TX_PLL.v
HDL-1007 : analyze verilog file ../../../user_source/sim_source/cwc/ChipWatcher_ec6f84f3536a.sv
HDL-1007 : analyze verilog file ../../../user_source/sim_source/cwc/cwc.sv
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/design_top_wrapper.v
HDL-1007 : undeclared symbol 'S_tx_rst', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(96)
HDL-1007 : undeclared symbol 'S_all_DE', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(106)
HDL-1007 : undeclared symbol 'S_all_VS', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(107)
HDL-1007 : undeclared symbol 'S_all_HS', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(108)
HDL-1007 : undeclared symbol 'S_rx_rst', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(152)
HDL-1007 : undeclared symbol 'O_true_flag_odd', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(184)
HDL-1007 : undeclared symbol 'O_true_flag_even', assumed default net type 'wire' in ../../../user_source/hdl_source/design_top_wrapper.v(191)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_rx_wrapper.v
HDL-1007 : undeclared symbol 'S_RGB_true_flag_o', assumed default net type 'wire' in ../../../user_source/hdl_source/lvds_rx_wrapper.v(295)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_tx_wrapper.v
HDL-1007 : undeclared symbol 'S_lvds_d8', assumed default net type 'wire' in ../../../user_source/hdl_source/lvds_tx_wrapper.v(97)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/rx_pll.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/test/error_dect.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/tx_pll.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_tx_clk.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/p_n_data_comparison.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/protocol/lcd_to_lvds.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_lane.v
HDL-1007 : undeclared symbol 'S_rx_clk_1x', assumed default net type 'wire' in ../../../user_source/hdl_source/lvds_lane.v(94)
HDL-1007 : undeclared symbol 'S_error_flag', assumed default net type 'wire' in ../../../user_source/hdl_source/lvds_lane.v(102)
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/protocol/video_data_process.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/lvds_rx_byte_align_1.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/test/rgb_error_dect.v
HDL-1007 : analyze verilog file ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(48)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(50)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(51)
HDL-1007 : back to file '../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v' in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(14)
PRJ-1401 : Successfully analyzed 22 source files.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "elaborate -top design_top_wrapper"
HDL-1007 : analyze verilog file D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv
HDL-1007 : back to file 'D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv' in D:/APP/Anlogic/ip/apm/apm_cwc/apm_cwc.sv(1)
HDL-1007 : elaborate module design_top_wrapper in ../../../user_source/hdl_source/design_top_wrapper.v(1)
HDL-1007 : elaborate module tx_pll in ../../../user_source/hdl_source/tx_pll.v(1)
HDL-1007 : elaborate module TX_PLL in ../../../user_source/ip_source/TX_PLL/TX_PLL.v(20)
HDL-1007 : elaborate module PH1P_LOGIC_BUFG in D:/APP/Anlogic/arch/ph1p_macro.v(7977)
HDL-1007 : elaborate module ph1p_phy_pll_wrapper_d8cf02616d56(FBKCLK="VCO_PHASE0",FIN="25.000000000",FBCLK_DIV=50,CLKC0_ENABLE="ENABLE",CLKC0_DIV=7,CLKC0_CPHASE=6,CLKC0_DUTY_INT=4,CLKC2_ENABLE="ENABLE",CLKC2_DIV=7,CLKC2_CPHASE=6,CLKC2_DUTY_INT=4,PLL_FEED_TYPE="EXTERNAL",PLL_FASTLOOP="ENABLE",LPF_RES=0,LPF_CAP=25,ICP_CUR=29,FEEDBK_MODE="NOCOMP") in ../../../user_source/ip_source/TX_PLL/RTL/ph1p_phy_pll_wrapper_d8cf02616d56.v(2)
HDL-1007 : elaborate module PH1P_PHY_PLL_V2(FBKCLK="VCO_PHASE0",FIN="25.000000000",FBCLK_DIV=50,CLKC0_CPHASE=6,CLKC2_CPHASE=6,CLKC0_DIV=7,CLKC2_DIV=7,CLKC0_DUTY_INT=4,CLKC2_DUTY_INT=4,CLKC0_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",PLL_FEED_TYPE="EXTERNAL",PLL_FASTLOOP="ENABLE",LPF_RES=0,LPF_CAP=25,ICP_CUR=29,FEEDBK_MODE="NOCOMP") in D:/APP/Anlogic/arch/ph1p_macro.v(1091)
HDL-1007 : elaborate module lvds_tx_wrapper in ../../../user_source/hdl_source/lvds_tx_wrapper.v(1)
HDL-1007 : elaborate module lvds_tx_clk in ../../../user_source/hdl_source/lvds_tx_clk.v(1)
HDL-1007 : elaborate module PH1P_LOGIC_HR_OSERDES in D:/APP/Anlogic/arch/ph1p_macro.v(8183)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 10 for port 'idata' in ../../../user_source/hdl_source/lvds_tx_clk.v(15)
HDL-1007 : elaborate module lcd_to_lvds in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 7 for port 'O_lvds_d3' in ../../../user_source/hdl_source/lvds_tx_wrapper.v(97)
HDL-1007 : elaborate module lvds_tx_parrall_7_1 in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(1)
HDL-1007 : elaborate module PH1P_LOGIC_HR_OSERDES(ODDRMODE="DDRX3P5") in D:/APP/Anlogic/arch/ph1p_macro.v(8183)
HDL-5007 WARNING: actual bit length 7 differs from formal bit length 10 for port 'idata' in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(20)
HDL-5007 WARNING: net 'S_lvds_d4[6]' does not have a driver in ../../../user_source/hdl_source/lvds_tx_wrapper.v(41)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'I_R_data_o' in ../../../user_source/hdl_source/design_top_wrapper.v(99)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'I_G_data_o' in ../../../user_source/hdl_source/design_top_wrapper.v(100)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'I_B_data_o' in ../../../user_source/hdl_source/design_top_wrapper.v(101)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'I_R_data_e' in ../../../user_source/hdl_source/design_top_wrapper.v(102)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'I_G_data_e' in ../../../user_source/hdl_source/design_top_wrapper.v(103)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'I_B_data_e' in ../../../user_source/hdl_source/design_top_wrapper.v(104)
HDL-1007 : elaborate module rx_pll in ../../../user_source/hdl_source/rx_pll.v(1)
HDL-1007 : elaborate module RX_PLL in ../../../user_source/ip_source/RX_PLL/RX_PLL.v(20)
HDL-5007 WARNING: port 'scan_clk' is not connected on this instance in ../../../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v(157)
HDL-1007 : elaborate module PH1P_PHY_PLL_WRAPPER_393d45aa68c4(FBKCLK="VCO_PHASE0",FIN="178.571429000",REFCLK_DIV=2,FBCLK_DIV=14,CLKC0_ENABLE="ENABLE",CLKC0_DIV=7,CLKC0_CPHASE=6,CLKC0_DUTY_INT=4,CLKC1_ENABLE="ENABLE",CLKC1_DIV=2,CLKC1_CPHASE=1,PLL_FEED_TYPE="EXTERNAL",PLL_FASTLOOP="ENABLE",LPF_RES=0,ICP_CUR=15,FEEDBK_MODE="NOCOMP") in ../../../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v(2)
HDL-1007 : elaborate module PH1P_PHY_PLL_V2(FBKCLK="VCO_PHASE0",FIN="178.571429000",REFCLK_DIV=2,FBCLK_DIV=14,CLKC0_CPHASE=6,CLKC1_CPHASE=1,CLKC0_DIV=7,CLKC1_DIV=2,CLKC0_DUTY_INT=4,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",PLL_FEED_TYPE="EXTERNAL",PLL_FASTLOOP="ENABLE",LPF_RES=0,ICP_CUR=15,FEEDBK_MODE="NOCOMP") in D:/APP/Anlogic/arch/ph1p_macro.v(1091)
HDL-5007 WARNING: input port 'scan_clk' is not connected on this instance in ../../../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v(250)
HDL-1007 : elaborate module lvds_rx_wrapper in ../../../user_source/hdl_source/lvds_rx_wrapper.v(1)
HDL-1007 : elaborate module lvds_lane in ../../../user_source/hdl_source/lvds_lane.v(1)
HDL-1007 : port 'cas_rtn_o' remains unconnected for this instance in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(61)
HDL-1007 : port 'cas_rtn_o' remains unconnected for this instance in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(74)
HDL-1007 : elaborate module lvds_rx_parrall_1_7 in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(1)
HDL-1007 : elaborate module PH1P_LOGIC_IBUF_DIFF in D:/APP/Anlogic/arch/ph1p_macro.v(8374)
HDL-1007 : elaborate module PH1P_LOGIC_DYNAMIC_HR_IDELAY(DEVICE="PH1P35") in D:/APP/Anlogic/arch/ph1p_macro.v(8271)
HDL-1007 : elaborate module PH1P_LOGIC_HR_ISERDES(IDDRMODE="DDRX3P5") in D:/APP/Anlogic/arch/ph1p_macro.v(8168)
HDL-5007 WARNING: actual bit length 7 differs from formal bit length 10 for port 'odata' in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(96)
HDL-5007 WARNING: actual bit length 7 differs from formal bit length 10 for port 'odata' in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(108)
HDL-5007 WARNING: input port 'cas_i' is not connected on this instance in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(64)
HDL-5007 WARNING: input port 'cas_i' is not connected on this instance in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(77)
HDL-1007 : elaborate module p_n_data_comparison in ../../../user_source/hdl_source/p_n_data_comparison.v(1)
HDL-1007 : elaborate module idelay_ctrl in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(1)
HDL-1007 : elaborate module lvds_rx_byte_align_1 in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(1)
HDL-1007 : elaborate module error_dect in ../../../user_source/hdl_source/test/error_dect.v(1)
HDL-5007 WARNING: net 'S_rx_clk_1x' does not have a driver in ../../../user_source/hdl_source/lvds_lane.v(94)
HDL-1007 : elaborate module video_data_process in ../../../user_source/hdl_source/protocol/video_data_process.v(1)
HDL-1007 : elaborate module rgb_error_dect in ../../../user_source/hdl_source/test/rgb_error_dect.v(1)
HDL-5007 WARNING: actual bit length 3 differs from formal bit length 24 for port 'O_RGB_o' in ../../../user_source/hdl_source/design_top_wrapper.v(175)
HDL-5007 WARNING: actual bit length 3 differs from formal bit length 24 for port 'O_RGB_e' in ../../../user_source/hdl_source/design_top_wrapper.v(176)
HDL-5007 WARNING: net 'S_tx_rst' does not have a driver in ../../../user_source/hdl_source/design_top_wrapper.v(96)
HDL-5007 WARNING: net 'S_all_DE' does not have a driver in ../../../user_source/hdl_source/design_top_wrapper.v(106)
HDL-5007 WARNING: net 'S_all_VS' does not have a driver in ../../../user_source/hdl_source/design_top_wrapper.v(107)
HDL-5007 WARNING: net 'S_all_HS' does not have a driver in ../../../user_source/hdl_source/design_top_wrapper.v(108)
HDL-5007 WARNING: net 'S_rx_rst' does not have a driver in ../../../user_source/hdl_source/design_top_wrapper.v(152)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is design_top_wrapper
HDL-1100 : Inferred 0 RAMs.
RUN-1001 : Start to refresh rebuild netlist to the file: D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/syn_1/elaborated_schematic.db.
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1002 : start command "read_adc ../../pin.adc"
RUN-1002 : start command "set_pin_assignment  I_clk   LOCATION = C17; IOSTANDARD = LVCMOS25; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rx_clk_o   LOCATION =F14 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d0_p   LOCATION =J13 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d0_n   LOCATION =K13 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d1_p   LOCATION =J18 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d1_n   LOCATION =K17 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d2_p   LOCATION =K16 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d2_n   LOCATION =K15 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d3_p   LOCATION =H17 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxo_d3_n   LOCATION =H18 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rx_clk_e   LOCATION =G15 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d0_p   LOCATION =F18 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d0_n   LOCATION =G17 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d1_p   LOCATION =G16 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d1_n   LOCATION =H16 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d2_p   LOCATION =F17 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d2_n   LOCATION =E18 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d3_p   LOCATION =H14 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  I_lvds_rxe_d3_n   LOCATION =H13 ; IOSTANDARD = LVDS25; "
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_clk_o  LOCATION =E17 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d0   LOCATION =J15 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d1   LOCATION =B17 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d2   LOCATION =D15 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d3   LOCATION =D16 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_clk_e  LOCATION =A13 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d4   LOCATION =A17 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d5   LOCATION =B16 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d6   LOCATION =E13 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_lvds_tx_d7   LOCATION =C14 ; IOSTANDARD = LVDS25;VOD = 350M; VOCM = L6; PRE_EMP = ON;"
RUN-1002 : start command "set_pin_assignment  O_true_flag_led   LOCATION = L6; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = PULLUP; "
RUN-1001 : Starting of IO setups legality check.
RUN-1003 : finish command "read_adc ../../pin.adc" in  1.295489s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.1%)

RUN-1004 : used memory is 378 MB, reserved memory is 488 MB, peak memory is 379 MB
RUN-1002 : start command "read_sdc ../../LVDS_7_1.sdc"
RUN-1002 : start command "export_db LVDS_7_1_elaborate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step rtl"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------------
RUN-1001 :     Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------
RUN-1001 :    fix_undriven    |     0      |        0         |        
RUN-1001 :      infer_fsm     |    auto    |       auto       |        
RUN-1001 :      infer_rom     |     on     |        on        |        
RUN-1001 :    infer_shifter   |     on     |        on        |        
RUN-1001 :   keep_hierarchy   |    auto    |       auto       |        
RUN-1001 :     merge_equal    |     on     |        on        |        
RUN-1001 :   min_control_set  |     8      |        8         |        
RUN-1001 :   min_ripple_len   |    auto    |       auto       |        
RUN-1001 :       seq_syn      |     on     |        on        |        
RUN-1001 : ------------------------------------------------------------
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/APP/Anlogic/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.003494s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 378, reserved = 488, peak = 379;

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 0.000814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 378, reserved = 488, peak = 379;

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.034762s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.9%); Memory(MB): used = 378, reserved = 488, peak = 379;

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_error_dect_even/I_rst" in ../../../user_source/hdl_source/test/rgb_error_dect.v(3)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_clk.v(11)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_clk.v(11)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_rst" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(3)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(89)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(108)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[21]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[20]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[19]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[18]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[17]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[16]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[15]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[14]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[13]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[12]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[11]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[10]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[9]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[8]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(79)
		the net's pin: pin "ar[21]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[20]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[19]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[18]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[17]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[16]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[15]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[14]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[13]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[12]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[11]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[10]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[9]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[8]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_wrapper.v(98)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/p_n_data_comparison.v(32)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(0)
		the net's pin: pin "ar" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(106)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(83)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91)
		the net's pin: pin "rst" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(34)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(42)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[2]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[1]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[0]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[7]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[6]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[5]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[4]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
		the net's pin: pin "ar[3]" in ../../../user_source/hdl_source/test/rgb_error_dect.v(16)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/I_DE" in ../../../user_source/hdl_source/lvds_tx_wrapper.v(17)
		the net's pin: pin "d[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "d[6]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/I_HS" in ../../../user_source/hdl_source/lvds_tx_wrapper.v(19)
		the net's pin: pin "d[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "d[4]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/I_VS" in ../../../user_source/hdl_source/lvds_tx_wrapper.v(18)
		the net's pin: pin "d[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
		the net's pin: pin "d[5]" in ../../../user_source/hdl_source/protocol/lcd_to_lvds.v(27)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/u4_lvds_tx_parrall_7_1/I_data[6]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
		the net's pin: pin "idata[6]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/u4_lvds_tx_parrall_7_1/I_data[5]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
		the net's pin: pin "idata[5]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/u4_lvds_tx_parrall_7_1/I_data[4]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
		the net's pin: pin "idata[4]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/u4_lvds_tx_parrall_7_1/I_data[3]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
		the net's pin: pin "idata[3]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
SYN-5013 WARNING: Undriven net: model "design_top_wrapper" / net "u_lvds_tx_wrapper/u4_lvds_tx_parrall_7_1/I_data[2]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
		the net's pin: pin "idata[2]" in ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(16)
SYN-5013 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.005896s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.0%); Memory(MB): used = 376, reserved = 487, peak = 379;

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1016 : Merged 331 instances.
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Synthesized
SYN-1016 : Merged 954 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 0.384584s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.5%); Memory(MB): used = 383, reserved = 383, peak = 389;

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1019 : Optimized 1048 mux instances.
SYN-1014 : Optimize round 1
SYN-1017 : Remove 2 const input seq instances
SYN-1020 : Optimized 112 distributor mux.
SYN-1001 : Optimize 3 less-than instances
SYN-1016 : Merged 124 instances.
SYN-1015 : Optimize round 1, 977 better
SYN-1014 : Optimize round 2
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 456 instances.
SYN-1015 : Optimize round 2, 1054 better
SYN-3010 : Optimized 110 DFF(s)
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 1.001304s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (101.4%); Memory(MB): used = 385, reserved = 386, peak = 390;

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.000362s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 385, reserved = 386, peak = 390;

SYN-1001 : End Stage 1 | Optimize RTL; Time: 1.431485s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.4%); Memory(MB): used = 385, reserved = 386, peak = 390;

RUN-1003 : finish command "optimize_rtl" in  1.440061s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.9%)

RUN-1004 : used memory is 385 MB, reserved memory is 386 MB, peak memory is 390 MB
RUN-1002 : start command "report_area -file LVDS_7_1_rtl.area"
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1P35MDG324***

IO Statistics
#IO                        30
  #input                   19
  #output                  11
  #inout                    0

Gate Statistics
#Basic gates             1636
  #and                     61
  #nand                     0
  #or                     192
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                    123
  #bufif1                   0
  #MX21                    40
  #FADD                     0
  #DFF                   1220
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                 291
#MACRO_MUX                 76
#MACRO_OTHERS              54

RUN-1002 : start command "export_db LVDS_7_1_rtl.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step gate"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   eram_cascade_height  |    auto    |       auto       |        
RUN-1001 :        map_mode        |    auto    |       auto       |        
RUN-1001 :      map_strategy      |     1      |        1         |        
RUN-1001 :       pack_effort      |   medium   |      medium      |        
RUN-1001 :     pack_seq_in_io     |    auto    |       auto       |        
RUN-1001 :         report         |  standard  |     standard     |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "optimize_gate -packarea LVDS_7_1_gate.area"
RUN-1001 : Open license file D:/APP/Anlogic/license/Anlogic.lic
SYN-1001 : Stage 2 | Optimize Gate
SYN-1001 : Stage 2.1 | Map Reg
SYN-1001 : End Stage 2.1 | Map Reg; Time: 0.040114s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.9%); Memory(MB): used = 388, reserved = 494, peak = 390;

SYN-1001 : Stage 2.2 | Map IO
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES_2" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES_2" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES_2" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES_2" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES_2" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(103).
SYN-6024 CRITICAL-WARNING: MapIO rule -- ISERDES "u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/u_PH1P_LOGIC_HR_ISERDES" not have rst or rst is const, this may lead PAD rx data out of sync with other PAD. Please consider rewriting code in ../../../user_source/hdl_source/lvds_rx_parrall_1_7.v(91).
SYN-6024 Similar messages will be suppressed.
SYN-2001 : Map 30 IOs to PADs of model 'design_top_wrapper'
SYN-1001 : End Stage 2.2 | Map IO; Time: 0.733567s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (98.0%); Memory(MB): used = 390, reserved = 497, peak = 390;

SYN-1001 : Stage 2.3 | Map Macro
RUN-1002 : start command "update_pll_param -module design_top_wrapper"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 4 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 114 control mux instances
SYN-1001 : Optimize 8 adders
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1329 instances.
SYN-2501 : Optimize round 1, 3215 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 38 macro adder(s)
SYN-1019 : Optimized 168 mux instances.
SYN-1016 : Merged 163 instances.
SYN-1001 : End Stage 2.3 | Map Macro; Time: 0.495893s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.8%); Memory(MB): used = 405, reserved = 500, peak = 405;

SYN-1001 : Stage 2.4 | Map Gate
RUN-1002 : start command "start_timer -prepack"
SYN-3001 : Collect 808 PI 456 PO (36 timing unconstrained) for mapping
SYN-2581 : Mapping with K=6, #lut = 975 (4.03), #lev = 6 (1.78), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=6, #lut = 866 (4.19), #lev = 6 (1.70), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.22 sec, map = 0.08 sec, post map opt = 0.36 sec.
RUN-1002 : start command "start_timer -prepack"
RUN-1002 : start command "start_timer -prepack"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "start_timer -prepack"
SYN-1001 : End Stage 2.4 | Map Gate; Time: 1.363443s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.8%); Memory(MB): used = 415, reserved = 511, peak = 415;

SYN-1001 : Packing model "design_top_wrapper" ...
SYN-1001 : Stage 2.5 | Pack Gate
SYN-4010 : Pack lib has 43 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1220 DFF/LATCH to SEQ ...
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[0]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[1]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[2]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[3]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[4]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[5]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[6]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[7]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[0]_dup_1 has const enabled reset
SYN-7500 WARNING: Instance u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt_reg[1]_dup_1 has const enabled reset
SYN-7500 Similar messages will be suppressed.
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
SYN-4009 : Pack 0 carry chain into lslice
SYN-4012 : Packed 0 FxMUX
SYN-1001 : End Stage 2.5 | Pack Gate; Time: 0.223547s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.9%); Memory(MB): used = 412, reserved = 518, peak = 415;

RUN-1001 : Start to refresh rebuild netlist to the file: D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/syn_1/synthesized_schematic.db.
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |         4585                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          468                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         1220                |
|     #luts                 |          866                |
|     #lut1                 |           80                |
|     #lut1(~A)             |           80                |
|     #slices               |            0                |
|     slices percentage     |        0.00%                |
|     #RAMs                 |            0                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |            0                |
|     #insts in MACRO       |            0                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |         1306                |
|     #keep_hier            |            0                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        15.26                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
-----------------------------------------------------------------------------------------
  Clock          |  Period             |  0    |  1    |  2    |  3  |  4   |  5   |  6
-----------------------------------------------------------------------------------------
  I_clk          |  40.000ns (25MHz)   |  0    |  4    |  0    |  0  |  0   |  0   |  0
  rx_clk_e_out0  |  10.000ns (100MHz)  |  364  |  92   |  80   |  4  |  21  |  11  |  0
  rx_clk_e_out1  |  2.857ns (350MHz)   |  0    |  0    |  0    |  0  |  0   |  0   |  0
  rx_clk_o_out0  |  10.000ns (100MHz)  |  364  |  92   |  80   |  4  |  23  |  7   |  2
  rx_clk_o_out1  |  2.857ns (350MHz)   |  0    |  0    |  0    |  0  |  0   |  0   |  0
  rx_reclk_e     |  10.000ns (100MHz)  |  0    |  0    |  0    |  0  |  0   |  0   |  0
  rx_reclk_o     |  10.000ns (100MHz)  |  0    |  0    |  0    |  0  |  0   |  0   |  0
  tx_clk_e_out0  |  5.599ns (178MHz)   |  3    |  0    |  0    |  0  |  0   |  0   |  0
  tx_clk_o_out0  |  5.599ns (178MHz)   |  3    |  0    |  0    |  0  |  0   |  0   |  0
  tx_clk_o_out1  |  5.599ns (178MHz)   |  0    |  0    |  0    |  0  |  0   |  0   |  0
  Total          |  NA                 |  734  |  188  |  160  |  8  |  44  |  18  |  2
-----------------------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(1154 paths analyzed)

Hierarchical Rent Exponent Report
+-------------------------------------------------------------------------------+
|Inst                |Model              |Rent     |Cell     |Pin     |Term     |
+-------------------------------------------------------------------------------+
|top                 |design_top_wrapper |0.29     |3426     |9864    |30       |
|  u_lvds_rx_wrapper |lvds_rx_wrapper_2  |0.55     |3078     |8848    |240      |
+-------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

RUN-1002 : start command "report_area -file LVDS_7_1_gate.area"
SYN-4034 : The count of slices with lut is 0.
SYN-4035 : The count of slices with lut+ripple is 0.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1P35MDG324***

Design Statistics
#IO                        30   out of    160   18.75%
  #input                   19
  #output                  11
  #inout                    0
#lut                      866
  #lut1                    80
  #lut2                    82
  #lut3                   146
  #lut4                   133
  #lut5                   138
  #lut6                   287
#reg                     1220
  #slice reg             1220   out of  42432    2.88%
  #pad reg                  0

Utilization Statistics
#slice                    794   out of  21216    3.74%
  #used ram                 0
    #dram lut               0
    #shifter lut            0
  #used logic             794
    #with luts            646
    #with adder             0
    #reg only             148
#f7mux                      0   out of  10608    0.00%
#f8mux                      0   out of   5304    0.00%
#eram                       0   out of    108    0.00%
  #eram20k                  0
  #fifo20k                  0
#dsp                        0   out of     40    0.00%
#ddr_byte                   0   out of     12    0.00%
#mipi_tx                    0   out of      2    0.00%
#mipi_rx                    0   out of      2    0.00%
#pad                       42   out of    160   26.25%
#pll                        4   out of      6   66.67%
#gclk                       4   out of     32   12.50%
#lclk                       0   out of     12    0.00%
#sclk                       0   out of     48    0.00%
#mlclk                      0   out of      6    0.00%
#ioclk                      0   out of     18    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

SYN-1001 : End Stage 2 | Optimize Gate; Time: 3.220506s wall, 3.125000s user + 0.046875s system = 3.171875s CPU (98.5%); Memory(MB): used = 421, reserved = 570, peak = 421;

RUN-1003 : finish command "optimize_gate -packarea LVDS_7_1_gate.area" in  3.230834s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (98.7%)

RUN-1004 : used memory is 421 MB, reserved memory is 570 MB, peak memory is 421 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 3 | Legalize Phy Inst
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : End Stage 3 | Legalize Phy Inst; Time: 0.009057s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 421, reserved = 570, peak = 421;

RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_status -file LVDS_7_1_gate.ts"
RUN-1002 : start command "report_timing_summary -file LVDS_7_1_gate.timing"
RUN-1002 : start command "flow_status -file gate_flow.status -append_files gate.qor"
Location         : D:\APP\Anlogic\fpga_project\I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel\td_project\LVDS_7_1_Runs\syn_1
Running with     : Tang Dynasty v6.1.154205
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1P35MDG324
Speed            : 3

Timing Mode      : basic
Setup            : WNS  4585ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS   468ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |   3s(50%)   |    3(50%)     |        421        |        421        
RUN-1001 :   import_device  |    1     |   1s(16%)   |    1(16%)     |        367        |        367        
RUN-1001 :   optimize_rtl   |    1     |   1s(16%)   |    1(16%)     |        385        |        390        
RUN-1001 :     read_adc     |    1     |   1s(16%)   |    1(16%)     |        378        |        379        
RUN-1001 :     read_sdc     |    1     |   0s(0%)    |     0(0%)     |        378        |        379        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    5     |     6s      |       6       |        421        |        421        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db LVDS_7_1_gate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_flow_status -s read_design -e opt_gate"
RUN-1002 : start command "flow_status"

Location         : D:\APP\Anlogic\fpga_project\I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel\td_project\LVDS_7_1_Runs\syn_1
Running with     : Tang Dynasty v6.1.154205
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1P35MDG324
Speed            : 3

Timing Mode      : basic
Setup            : WNS  4585ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS   468ps  TNS        0ps  NUM_FEPS     0

RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |   3s(50%)   |    3(50%)     |        421        |        421        
RUN-1001 :   import_device  |    1     |   1s(16%)   |    1(16%)     |        367        |        367        
RUN-1001 :   optimize_rtl   |    1     |   1s(16%)   |    1(16%)     |        385        |        390        
RUN-1001 :     read_adc     |    1     |   1s(16%)   |    1(16%)     |        378        |        379        
RUN-1001 :     read_sdc     |    1     |   0s(0%)    |     0(0%)     |        378        |        379        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    5     |     6s      |       6       |        421        |        421        
RUN-1001 : --------------------------------------------------------------------------------------------------
