Renesas Optimizing Linker (W3.01.00 )             08-Jun-2019 22:13:16

*** Options ***

-subcommand=DefaultBuild\test190601.clnk
-library=DefaultBuild\test190601.lib
-input=DefaultBuild\dbsct.obj
-input=DefaultBuild\resetprg.obj
-input=DefaultBuild\sbrk.obj
-input=DefaultBuild\test190601.obj
-input=DefaultBuild\R_PG_Clock.obj
-input=DefaultBuild\R_PG_IO_PORT.obj
-input=DefaultBuild\R_PG_IO_PORT_P5.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0_C0.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0_C1.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0_C2.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0_C3.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0_C4.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0.obj
-input=DefaultBuild\R_PG_Timer_CMT_U0.obj
-input=DefaultBuild\R_PG_SCI_C0.obj
-input=DefaultBuild\R_PG_ADC_12_S12AD0.obj
-input=DefaultBuild\Interrupt_INTC.obj
-input=DefaultBuild\Interrupt_CMT.obj
-input=DefaultBuild\hwsetup.obj
-input=DefaultBuild\lowsrc.obj
-input=DefaultBuild\SCI.obj
-input=DefaultBuild\R_PG_Timer_MTU_U0_C5.obj
-input=DefaultBuild\Interrupt_MTU2.obj
-input=DefaultBuild\Interrupt_MTU2_TPU.obj
-library=C:\Renesas\PDG2\lib\RX63N\RX63N_library_100_little.lib
-noprelink
-output=DefaultBuild\test190601.abs
-list=DefaultBuild\test190601.map
-nooptimize
-start=B_1,R_1,B_2,R_2,B,R,SU,SI/04,PResetPRG/0FFE00000,C_1,C_2,C,C$DSEC,C$BSEC,C$INIT,C$VTBL,C$VECT,D_1,D_2,D,P,PIntPRG,W_1,W_2,W,L/0FFE00100,FIXEDVECT/0FFFFFFD0
-rom=D=R,D_1=R_1,D_2=R_2
-nologo
-end

*** Error information ***

W0561100:Cannot find "PIntPRG" specified in option "start"

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
B_1
                                  00000004  0000003b        38   1
R_1
                                  0000003c  0000008c        51   1
B_2
                                  0000008e  000000d7        4a   2
R_2
                                  000000d8  000000df         8   2
B
                                  000000e0  000009b7       8d8   4
R
                                  000009b8  00000d6b       3b4   4
SU
                                  00000d6c  00000e6b       100   4
SI
                                  00000e6c  0000116b       300   4
PResetPRG
                                  ffe00000  ffe0003b        3c   1
C_1
                                  ffe00100  ffe00211       112   1
C_2
                                  ffe00212  ffe0041b       20a   2
C
                                  ffe0041c  ffe0050f        f4   4
C$DSEC
                                  ffe00510  ffe00533        24   4
C$BSEC
                                  ffe00534  ffe0054b        18   4
C$INIT
                                  ffe0054c  ffe0054c         0   1
C$VTBL
                                  ffe0054c  ffe0054c         0   1
C$VECT
                                  ffe0054c  ffe0094b       400   4
D_1
                                  ffe0094c  ffe0099c        51   1
D_2
                                  ffe0099e  ffe009a5         8   2
D
                                  ffe009a8  ffe00d5b       3b4   4
P
                                  ffe00d5c  ffe0f639      e8de   1
W_1
                                  ffe0f63a  ffe0f65d        24   1
W_2
                                  ffe0f65e  ffe0f673        16   2
W
                                  ffe0f674  ffe0f674         0   4
L
                                  ffe0f674  ffe0f76c        f9   4
$ADDR_C_FFFFFF80
                                  ffffff80  ffffff83         4   1
FIXEDVECT
                                  ffffffd0  ffffffff        30   4
