%Warning-MODDUP: src/caches/riscv_core_icache_memory.v:1:8: Duplicate declaration of module: 'riscv_core_icache_memory'
    1 | module riscv_core_icache_memory (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                 src/riscv_core_icache_memory.v:1:8: ... Location of original declaration
    1 | module riscv_core_icache_memory (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=5.018
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-MODDUP: src/caches/riscv_core_dcache_controller.v:1:8: Duplicate declaration of module: 'riscv_core_dcache_controller'
    1 | module riscv_core_dcache_controller (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 src/riscv_core_dcache_controller.v:1:8: ... Location of original declaration
    1 | module riscv_core_dcache_controller (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: src/caches/riscv_core_icache_controller.v:1:8: Duplicate declaration of module: 'riscv_core_icache_controller'
    1 | module riscv_core_icache_controller (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 src/riscv_core_icache_controller.v:1:8: ... Location of original declaration
    1 | module riscv_core_icache_controller (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: src/caches/riscv_core_dcache_top.v:1:8: Duplicate declaration of module: 'riscv_core_dcache_top'
    1 | module riscv_core_dcache_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
                 src/riscv_core_dcache_top.v:1:8: ... Location of original declaration
    1 | module riscv_core_dcache_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: src/caches/riscv_core_dcache_memory.v:1:8: Duplicate declaration of module: 'riscv_core_dcache_memory'
    1 | module riscv_core_dcache_memory (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                 src/riscv_core_dcache_memory.v:1:8: ... Location of original declaration
    1 | module riscv_core_dcache_memory (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: src/caches/riscv_core_ldextend.v:1:8: Duplicate declaration of module: 'riscv_core_ldextend'
    1 | module riscv_core_ldextend (
      |        ^~~~~~~~~~~~~~~~~~~
                 src/riscv_core_ldextend.v:1:8: ... Location of original declaration
    1 | module riscv_core_ldextend (
      |        ^~~~~~~~~~~~~~~~~~~
%Warning-MODDUP: src/caches/riscv_core_icache_top.v:1:8: Duplicate declaration of module: 'riscv_core_icache_top'
    1 | module riscv_core_icache_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
                 src/riscv_core_icache_top.v:1:8: ... Location of original declaration
    1 | module riscv_core_icache_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: src/riscv_core_top.v:1085:25: Cell has missing pin: 'i_hazard_unit_illegal_instr'
 1085 |  riscv_core_hazard_unit u_riscv_core_hazard_unit(
      |                         ^~~~~~~~~~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    3 | module sky130_ef_sc_hd__decap_12(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:14:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   14 | module sky130_ef_sc_hd__fill_12(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:25:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   25 | module sky130_ef_sc_hd__fill_4(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:36:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   36 | module sky130_ef_sc_hd__fill_8(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:47:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   47 | module sky130_fd_sc_hd__a2111o_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:70:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   70 | module sky130_fd_sc_hd__a2111o_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:93:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
   93 | module sky130_fd_sc_hd__a2111o_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:116:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  116 | module sky130_fd_sc_hd__a2111oi_0(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:139:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  139 | module sky130_fd_sc_hd__a2111oi_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:162:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  162 | module sky130_fd_sc_hd__a2111oi_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:185:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  185 | module sky130_fd_sc_hd__a2111oi_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:208:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  208 | module sky130_fd_sc_hd__a211o_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:229:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  229 | module sky130_fd_sc_hd__a211o_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  250 | module sky130_fd_sc_hd__a211o_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  271 | module sky130_fd_sc_hd__a211oi_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:292:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  292 | module sky130_fd_sc_hd__a211oi_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:313:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  313 | module sky130_fd_sc_hd__a211oi_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:334:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  334 | module sky130_fd_sc_hd__a21bo_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:353:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  353 | module sky130_fd_sc_hd__a21bo_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:372:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  372 | module sky130_fd_sc_hd__a21bo_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:391:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  391 | module sky130_fd_sc_hd__a21boi_0(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:410:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  410 | module sky130_fd_sc_hd__a21boi_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:429:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  429 | module sky130_fd_sc_hd__a21boi_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  448 | module sky130_fd_sc_hd__a21boi_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  467 | module sky130_fd_sc_hd__a21o_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:486:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  486 | module sky130_fd_sc_hd__a21o_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  505 | module sky130_fd_sc_hd__a21o_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:524:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  524 | module sky130_fd_sc_hd__a21oi_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:543:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  543 | module sky130_fd_sc_hd__a21oi_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  562 | module sky130_fd_sc_hd__a21oi_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:581:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  581 | module sky130_fd_sc_hd__a221o_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  604 | module sky130_fd_sc_hd__a221o_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  627 | module sky130_fd_sc_hd__a221o_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:650:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  650 | module sky130_fd_sc_hd__a221oi_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:673:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  673 | module sky130_fd_sc_hd__a221oi_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  696 | module sky130_fd_sc_hd__a221oi_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:719:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  719 | module sky130_fd_sc_hd__a222oi_1(Y, A1, A2, B1, B2, C1, C2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:744:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  744 | module sky130_fd_sc_hd__a22o_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:765:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  765 | module sky130_fd_sc_hd__a22o_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:786:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  786 | module sky130_fd_sc_hd__a22o_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:807:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  807 | module sky130_fd_sc_hd__a22oi_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:828:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  828 | module sky130_fd_sc_hd__a22oi_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:849:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  849 | module sky130_fd_sc_hd__a22oi_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:870:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  870 | module sky130_fd_sc_hd__a2bb2o_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:891:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  891 | module sky130_fd_sc_hd__a2bb2o_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:912:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  912 | module sky130_fd_sc_hd__a2bb2o_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:933:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  933 | module sky130_fd_sc_hd__a2bb2oi_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:954:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  954 | module sky130_fd_sc_hd__a2bb2oi_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:975:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  975 | module sky130_fd_sc_hd__a2bb2oi_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:996:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
  996 | module sky130_fd_sc_hd__a311o_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1019 | module sky130_fd_sc_hd__a311o_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1042:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1042 | module sky130_fd_sc_hd__a311o_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1065:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1065 | module sky130_fd_sc_hd__a311oi_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1088:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1088 | module sky130_fd_sc_hd__a311oi_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1111 | module sky130_fd_sc_hd__a311oi_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1134 | module sky130_fd_sc_hd__a31o_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1155:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1155 | module sky130_fd_sc_hd__a31o_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1176:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1176 | module sky130_fd_sc_hd__a31o_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1197:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1197 | module sky130_fd_sc_hd__a31oi_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1218:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1218 | module sky130_fd_sc_hd__a31oi_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1239:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1239 | module sky130_fd_sc_hd__a31oi_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1260:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1260 | module sky130_fd_sc_hd__a32o_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1283:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1283 | module sky130_fd_sc_hd__a32o_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1306:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1306 | module sky130_fd_sc_hd__a32o_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1329:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1329 | module sky130_fd_sc_hd__a32oi_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1352:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1352 | module sky130_fd_sc_hd__a32oi_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1375 | module sky130_fd_sc_hd__a32oi_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1398:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1398 | module sky130_fd_sc_hd__a41o_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1421:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1421 | module sky130_fd_sc_hd__a41o_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1444:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1444 | module sky130_fd_sc_hd__a41o_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1467 | module sky130_fd_sc_hd__a41oi_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1490 | module sky130_fd_sc_hd__a41oi_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1513:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1513 | module sky130_fd_sc_hd__a41oi_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1536:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1536 | module sky130_fd_sc_hd__and2_0(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1553:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1553 | module sky130_fd_sc_hd__and2_1(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1570:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1570 | module sky130_fd_sc_hd__and2_2(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1587:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1587 | module sky130_fd_sc_hd__and2_4(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1604 | module sky130_fd_sc_hd__and2b_1(X, A_N, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1621:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1621 | module sky130_fd_sc_hd__and2b_2(X, A_N, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1638:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1638 | module sky130_fd_sc_hd__and2b_4(X, A_N, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1655:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1655 | module sky130_fd_sc_hd__and3_1(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1674:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1674 | module sky130_fd_sc_hd__and3_2(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1693:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1693 | module sky130_fd_sc_hd__and3_4(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1712:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1712 | module sky130_fd_sc_hd__and3b_1(X, A_N, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1731:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1731 | module sky130_fd_sc_hd__and3b_2(X, A_N, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1750 | module sky130_fd_sc_hd__and3b_4(X, A_N, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1769:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1769 | module sky130_fd_sc_hd__and4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1790:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1790 | module sky130_fd_sc_hd__and4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1811:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1811 | module sky130_fd_sc_hd__and4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1832:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1832 | module sky130_fd_sc_hd__and4b_1(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1853:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1853 | module sky130_fd_sc_hd__and4b_2(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1874:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1874 | module sky130_fd_sc_hd__and4b_4(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1895:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1895 | module sky130_fd_sc_hd__and4bb_1(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1916:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1916 | module sky130_fd_sc_hd__and4bb_2(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1937:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1937 | module sky130_fd_sc_hd__and4bb_4(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1958:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1958 | module sky130_fd_sc_hd__buf_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1973:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1973 | module sky130_fd_sc_hd__buf_12(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:1988:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 1988 | module sky130_fd_sc_hd__buf_16(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2003:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2003 | module sky130_fd_sc_hd__buf_2(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2018:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2018 | module sky130_fd_sc_hd__buf_4(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2033:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2033 | module sky130_fd_sc_hd__buf_6(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2048:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2048 | module sky130_fd_sc_hd__buf_8(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2063:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2063 | module sky130_fd_sc_hd__bufbuf_16(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2078:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2078 | module sky130_fd_sc_hd__bufbuf_8(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2093:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2093 | module sky130_fd_sc_hd__bufinv_16(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2108:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2108 | module sky130_fd_sc_hd__bufinv_8(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2123:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2123 | module sky130_fd_sc_hd__clkbuf_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2138:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2138 | module sky130_fd_sc_hd__clkbuf_16(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2153 | module sky130_fd_sc_hd__clkbuf_2(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2168:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2168 | module sky130_fd_sc_hd__clkbuf_4(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2183:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2183 | module sky130_fd_sc_hd__clkbuf_8(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2198:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2198 | module sky130_fd_sc_hd__clkdlybuf4s15_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2213:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2213 | module sky130_fd_sc_hd__clkdlybuf4s15_2(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2228:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2228 | module sky130_fd_sc_hd__clkdlybuf4s18_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2243:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2243 | module sky130_fd_sc_hd__clkdlybuf4s18_2(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2258:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2258 | module sky130_fd_sc_hd__clkdlybuf4s25_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2273:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2273 | module sky130_fd_sc_hd__clkdlybuf4s25_2(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2288 | module sky130_fd_sc_hd__clkdlybuf4s50_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2303:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2303 | module sky130_fd_sc_hd__clkdlybuf4s50_2(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2318:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2318 | module sky130_fd_sc_hd__clkinv_1(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2333:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2333 | module sky130_fd_sc_hd__clkinv_16(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2348:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2348 | module sky130_fd_sc_hd__clkinv_2(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2363:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2363 | module sky130_fd_sc_hd__clkinv_4(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2378:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2378 | module sky130_fd_sc_hd__clkinv_8(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2393:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2393 | module sky130_fd_sc_hd__clkinvlp_2(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2408:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2408 | module sky130_fd_sc_hd__clkinvlp_4(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2423:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2423 | module sky130_fd_sc_hd__conb_1(HI, LO, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2438:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2438 | module sky130_fd_sc_hd__decap_12(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2449:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2449 | module sky130_fd_sc_hd__decap_3(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2460:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2460 | module sky130_fd_sc_hd__decap_4(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2471:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2471 | module sky130_fd_sc_hd__decap_6(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2482 | module sky130_fd_sc_hd__decap_8(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2493:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2493 | module sky130_fd_sc_hd__dfbbn_1(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2516:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2516 | module sky130_fd_sc_hd__dfbbn_2(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2539:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2539 | module sky130_fd_sc_hd__dfbbp_1(Q, Q_N, D, CLK, SET_B, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2562 | module sky130_fd_sc_hd__dfrbp_1(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2583:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2583 | module sky130_fd_sc_hd__dfrbp_2(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2604 | module sky130_fd_sc_hd__dfrtn_1(Q, CLK_N, D, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2623:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2623 | module sky130_fd_sc_hd__dfrtp_1(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2642:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2642 | module sky130_fd_sc_hd__dfrtp_2(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2661:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2661 | module sky130_fd_sc_hd__dfrtp_4(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2680:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2680 | module sky130_fd_sc_hd__dfsbp_1(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2701:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2701 | module sky130_fd_sc_hd__dfsbp_2(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2722:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2722 | module sky130_fd_sc_hd__dfstp_1(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2741:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2741 | module sky130_fd_sc_hd__dfstp_2(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2760 | module sky130_fd_sc_hd__dfstp_4(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2779:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2779 | module sky130_fd_sc_hd__dfxbp_1(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2798:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2798 | module sky130_fd_sc_hd__dfxbp_2(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2817:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2817 | module sky130_fd_sc_hd__dfxtp_1(Q, CLK, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2834:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2834 | module sky130_fd_sc_hd__dfxtp_2(Q, CLK, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2851:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2851 | module sky130_fd_sc_hd__dfxtp_4(Q, CLK, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2868 | module sky130_fd_sc_hd__diode_2(DIODE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2881:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2881 | module sky130_fd_sc_hd__dlclkp_1(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2898:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2898 | module sky130_fd_sc_hd__dlclkp_2(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2915:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2915 | module sky130_fd_sc_hd__dlclkp_4(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2932:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2932 | module sky130_fd_sc_hd__dlrbn_1(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2953:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2953 | module sky130_fd_sc_hd__dlrbn_2(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2974 | module sky130_fd_sc_hd__dlrbp_1(Q, Q_N, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:2995:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 2995 | module sky130_fd_sc_hd__dlrbp_2(Q, Q_N, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3016:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3016 | module sky130_fd_sc_hd__dlrtn_1(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3035:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3035 | module sky130_fd_sc_hd__dlrtn_2(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3054:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3054 | module sky130_fd_sc_hd__dlrtn_4(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3073:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3073 | module sky130_fd_sc_hd__dlrtp_1(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3092:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3092 | module sky130_fd_sc_hd__dlrtp_2(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3111 | module sky130_fd_sc_hd__dlrtp_4(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3130:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3130 | module sky130_fd_sc_hd__dlxbn_1(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3149:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3149 | module sky130_fd_sc_hd__dlxbn_2(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3168:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3168 | module sky130_fd_sc_hd__dlxbp_1(Q, Q_N, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3187 | module sky130_fd_sc_hd__dlxtn_1(Q, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3204:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3204 | module sky130_fd_sc_hd__dlxtn_2(Q, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3221:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3221 | module sky130_fd_sc_hd__dlxtn_4(Q, D, GATE_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3238:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3238 | module sky130_fd_sc_hd__dlxtp_1(Q, D, GATE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3255:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3255 | module sky130_fd_sc_hd__dlygate4sd1_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3270:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3270 | module sky130_fd_sc_hd__dlygate4sd2_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3285:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3285 | module sky130_fd_sc_hd__dlygate4sd3_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3300:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3300 | module sky130_fd_sc_hd__dlymetal6s2s_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3315:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3315 | module sky130_fd_sc_hd__dlymetal6s4s_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3330:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3330 | module sky130_fd_sc_hd__dlymetal6s6s_1(X, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3345:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3345 | module sky130_fd_sc_hd__ebufn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3362:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3362 | module sky130_fd_sc_hd__ebufn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3379 | module sky130_fd_sc_hd__ebufn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3396:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3396 | module sky130_fd_sc_hd__ebufn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3413:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3413 | module sky130_fd_sc_hd__edfxbp_1(Q, Q_N, CLK, D, DE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3434:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3434 | module sky130_fd_sc_hd__edfxtp_1(Q, CLK, D, DE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3453:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3453 | module sky130_fd_sc_hd__einvn_0(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3470:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3470 | module sky130_fd_sc_hd__einvn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3487:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3487 | module sky130_fd_sc_hd__einvn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3504:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3504 | module sky130_fd_sc_hd__einvn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3521:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3521 | module sky130_fd_sc_hd__einvn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3538:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3538 | module sky130_fd_sc_hd__einvp_1(Z, A, TE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3555:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3555 | module sky130_fd_sc_hd__einvp_2(Z, A, TE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3572:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3572 | module sky130_fd_sc_hd__einvp_4(Z, A, TE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3589:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3589 | module sky130_fd_sc_hd__einvp_8(Z, A, TE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3606:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3606 | module sky130_fd_sc_hd__fa_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3627 | module sky130_fd_sc_hd__fa_2(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3648:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3648 | module sky130_fd_sc_hd__fa_4(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3669:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3669 | module sky130_fd_sc_hd__fah_1(COUT, SUM, A, B, CI, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3690:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3690 | module sky130_fd_sc_hd__fahcin_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3711:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3711 | module sky130_fd_sc_hd__fahcon_1(COUT_N, SUM, A, B, CI, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3732:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3732 | module sky130_fd_sc_hd__fill_1(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3743:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3743 | module sky130_fd_sc_hd__fill_2(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3754:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3754 | module sky130_fd_sc_hd__fill_4(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3765:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3765 | module sky130_fd_sc_hd__fill_8(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3776:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3776 | module sky130_fd_sc_hd__ha_1(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3795:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3795 | module sky130_fd_sc_hd__ha_2(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3814:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3814 | module sky130_fd_sc_hd__ha_4(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3833:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3833 | module sky130_fd_sc_hd__inv_1(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3848:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3848 | module sky130_fd_sc_hd__inv_12(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3863:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3863 | module sky130_fd_sc_hd__inv_16(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3878:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3878 | module sky130_fd_sc_hd__inv_2(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3893:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3893 | module sky130_fd_sc_hd__inv_4(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3908:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3908 | module sky130_fd_sc_hd__inv_6(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3923:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3923 | module sky130_fd_sc_hd__inv_8(Y, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3938:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3938 | module sky130_fd_sc_hd__lpflow_bleeder_1(SHORT, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3951:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3951 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_1(X, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3968:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3968 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_16(X, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:3985:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 3985 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_2(X, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4002:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4002 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_4(X, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4019 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_8(X, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4036:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4036 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_1(Y, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4053:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4053 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_16(Y, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4070:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4070 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_2(Y, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4087:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4087 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_4(Y, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4104:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4104 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_8(Y, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4121:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4121 | module sky130_fd_sc_hd__lpflow_decapkapwr_12(VPWR, KAPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4134 | module sky130_fd_sc_hd__lpflow_decapkapwr_3(VPWR, KAPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4147 | module sky130_fd_sc_hd__lpflow_decapkapwr_4(VPWR, KAPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4160:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4160 | module sky130_fd_sc_hd__lpflow_decapkapwr_6(VPWR, KAPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4173:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4173 | module sky130_fd_sc_hd__lpflow_decapkapwr_8(VPWR, KAPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4186:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4186 | module sky130_fd_sc_hd__lpflow_inputiso0n_1(X, A, SLEEP_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4203:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4203 | module sky130_fd_sc_hd__lpflow_inputiso0p_1(X, A, SLEEP, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4220:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4220 | module sky130_fd_sc_hd__lpflow_inputiso1n_1(X, A, SLEEP_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4237:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4237 | module sky130_fd_sc_hd__lpflow_inputiso1p_1(X, A, SLEEP, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4254:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4254 | module sky130_fd_sc_hd__lpflow_inputisolatch_1(Q, D, SLEEP_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4271 | module sky130_fd_sc_hd__lpflow_isobufsrc_1(X, SLEEP, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4288 | module sky130_fd_sc_hd__lpflow_isobufsrc_16(X, SLEEP, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4305:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4305 | module sky130_fd_sc_hd__lpflow_isobufsrc_2(X, SLEEP, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4322 | module sky130_fd_sc_hd__lpflow_isobufsrc_4(X, SLEEP, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4339:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4339 | module sky130_fd_sc_hd__lpflow_isobufsrc_8(X, SLEEP, A, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4356:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4356 | module sky130_fd_sc_hd__lpflow_isobufsrckapwr_16(X, SLEEP, A, KAPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4375 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1(X, A, VPWRIN, VPWR, VGND, VPB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4390:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4390 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2(X, A, VPWRIN, VPWR, VGND, VPB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4405:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4405 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4(X, A, VPWRIN, VPWR, VGND, VPB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4420:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4420 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4(X, A, LOWLVPWR, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4437:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4437 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1(X, A, LOWLVPWR, VPWR, VGND, VPB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4452:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4452 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2(X, A, LOWLVPWR, VPWR, VGND, VPB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4467 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4(X, A, LOWLVPWR, VPWR, VGND, VPB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4482 | module sky130_fd_sc_hd__macro_sparecell(LO, VGND, VNB, VPB, VPWR);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4495:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4495 | module sky130_fd_sc_hd__maj3_1(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4514:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4514 | module sky130_fd_sc_hd__maj3_2(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4533:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4533 | module sky130_fd_sc_hd__maj3_4(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4552:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4552 | module sky130_fd_sc_hd__mux2_1(X, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4571:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4571 | module sky130_fd_sc_hd__mux2_2(X, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4590:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4590 | module sky130_fd_sc_hd__mux2_4(X, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4609:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4609 | module sky130_fd_sc_hd__mux2_8(X, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4628:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4628 | module sky130_fd_sc_hd__mux2i_1(Y, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4647:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4647 | module sky130_fd_sc_hd__mux2i_2(Y, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4666:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4666 | module sky130_fd_sc_hd__mux2i_4(Y, A0, A1, S, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4685:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4685 | module sky130_fd_sc_hd__mux4_1(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4710:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4710 | module sky130_fd_sc_hd__mux4_2(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4735:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4735 | module sky130_fd_sc_hd__mux4_4(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4760 | module sky130_fd_sc_hd__nand2_1(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4777:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4777 | module sky130_fd_sc_hd__nand2_2(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4794:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4794 | module sky130_fd_sc_hd__nand2_4(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4811:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4811 | module sky130_fd_sc_hd__nand2_8(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4828:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4828 | module sky130_fd_sc_hd__nand2b_1(Y, A_N, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4845:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4845 | module sky130_fd_sc_hd__nand2b_2(Y, A_N, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4862 | module sky130_fd_sc_hd__nand2b_4(Y, A_N, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4879:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4879 | module sky130_fd_sc_hd__nand3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4898:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4898 | module sky130_fd_sc_hd__nand3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4917:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4917 | module sky130_fd_sc_hd__nand3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4936:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4936 | module sky130_fd_sc_hd__nand3b_1(Y, A_N, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4955:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4955 | module sky130_fd_sc_hd__nand3b_2(Y, A_N, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4974 | module sky130_fd_sc_hd__nand3b_4(Y, A_N, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:4993:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 4993 | module sky130_fd_sc_hd__nand4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5014:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5014 | module sky130_fd_sc_hd__nand4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5035:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5035 | module sky130_fd_sc_hd__nand4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5056:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5056 | module sky130_fd_sc_hd__nand4b_1(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5077:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5077 | module sky130_fd_sc_hd__nand4b_2(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5098:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5098 | module sky130_fd_sc_hd__nand4b_4(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5119:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5119 | module sky130_fd_sc_hd__nand4bb_1(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5140:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5140 | module sky130_fd_sc_hd__nand4bb_2(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5161 | module sky130_fd_sc_hd__nand4bb_4(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5182:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5182 | module sky130_fd_sc_hd__nor2_1(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5199:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5199 | module sky130_fd_sc_hd__nor2_2(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5216:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5216 | module sky130_fd_sc_hd__nor2_4(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5233:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5233 | module sky130_fd_sc_hd__nor2_8(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5250 | module sky130_fd_sc_hd__nor2b_1(Y, A, B_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5267:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5267 | module sky130_fd_sc_hd__nor2b_2(Y, A, B_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5284:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5284 | module sky130_fd_sc_hd__nor2b_4(Y, A, B_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5301 | module sky130_fd_sc_hd__nor3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5320:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5320 | module sky130_fd_sc_hd__nor3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5339:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5339 | module sky130_fd_sc_hd__nor3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5358:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5358 | module sky130_fd_sc_hd__nor3b_1(Y, A, B, C_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5377:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5377 | module sky130_fd_sc_hd__nor3b_2(Y, A, B, C_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5396:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5396 | module sky130_fd_sc_hd__nor3b_4(Y, A, B, C_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5415:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5415 | module sky130_fd_sc_hd__nor4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5436:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5436 | module sky130_fd_sc_hd__nor4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5457:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5457 | module sky130_fd_sc_hd__nor4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5478:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5478 | module sky130_fd_sc_hd__nor4b_1(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5499:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5499 | module sky130_fd_sc_hd__nor4b_2(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5520 | module sky130_fd_sc_hd__nor4b_4(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5541:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5541 | module sky130_fd_sc_hd__nor4bb_1(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5562 | module sky130_fd_sc_hd__nor4bb_2(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5583:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5583 | module sky130_fd_sc_hd__nor4bb_4(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5604 | module sky130_fd_sc_hd__o2111a_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5627 | module sky130_fd_sc_hd__o2111a_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5650:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5650 | module sky130_fd_sc_hd__o2111a_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5673:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5673 | module sky130_fd_sc_hd__o2111ai_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5696 | module sky130_fd_sc_hd__o2111ai_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5719:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5719 | module sky130_fd_sc_hd__o2111ai_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5742:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5742 | module sky130_fd_sc_hd__o211a_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5763:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5763 | module sky130_fd_sc_hd__o211a_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5784:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5784 | module sky130_fd_sc_hd__o211a_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5805:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5805 | module sky130_fd_sc_hd__o211ai_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5826:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5826 | module sky130_fd_sc_hd__o211ai_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5847:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5847 | module sky130_fd_sc_hd__o211ai_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5868 | module sky130_fd_sc_hd__o21a_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5887:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5887 | module sky130_fd_sc_hd__o21a_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5906:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5906 | module sky130_fd_sc_hd__o21a_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5925:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5925 | module sky130_fd_sc_hd__o21ai_0(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5944:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5944 | module sky130_fd_sc_hd__o21ai_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5963:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5963 | module sky130_fd_sc_hd__o21ai_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:5982:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 5982 | module sky130_fd_sc_hd__o21ai_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6001:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6001 | module sky130_fd_sc_hd__o21ba_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6020:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6020 | module sky130_fd_sc_hd__o21ba_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6039:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6039 | module sky130_fd_sc_hd__o21ba_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6058:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6058 | module sky130_fd_sc_hd__o21bai_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6077:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6077 | module sky130_fd_sc_hd__o21bai_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6096:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6096 | module sky130_fd_sc_hd__o21bai_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6115:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6115 | module sky130_fd_sc_hd__o221a_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6138:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6138 | module sky130_fd_sc_hd__o221a_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6161 | module sky130_fd_sc_hd__o221a_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6184:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6184 | module sky130_fd_sc_hd__o221ai_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6207:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6207 | module sky130_fd_sc_hd__o221ai_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6230:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6230 | module sky130_fd_sc_hd__o221ai_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6253:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6253 | module sky130_fd_sc_hd__o22a_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6274:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6274 | module sky130_fd_sc_hd__o22a_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6295:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6295 | module sky130_fd_sc_hd__o22a_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6316:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6316 | module sky130_fd_sc_hd__o22ai_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6337:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6337 | module sky130_fd_sc_hd__o22ai_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6358:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6358 | module sky130_fd_sc_hd__o22ai_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6379 | module sky130_fd_sc_hd__o2bb2a_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6400:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6400 | module sky130_fd_sc_hd__o2bb2a_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6421:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6421 | module sky130_fd_sc_hd__o2bb2a_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6442:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6442 | module sky130_fd_sc_hd__o2bb2ai_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6463:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6463 | module sky130_fd_sc_hd__o2bb2ai_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6484:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6484 | module sky130_fd_sc_hd__o2bb2ai_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6505 | module sky130_fd_sc_hd__o311a_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6528:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6528 | module sky130_fd_sc_hd__o311a_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6551:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6551 | module sky130_fd_sc_hd__o311a_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6574 | module sky130_fd_sc_hd__o311ai_0(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6597:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6597 | module sky130_fd_sc_hd__o311ai_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6620:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6620 | module sky130_fd_sc_hd__o311ai_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6643:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6643 | module sky130_fd_sc_hd__o311ai_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6666:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6666 | module sky130_fd_sc_hd__o31a_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6687:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6687 | module sky130_fd_sc_hd__o31a_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6708:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6708 | module sky130_fd_sc_hd__o31a_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6729:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6729 | module sky130_fd_sc_hd__o31ai_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6750 | module sky130_fd_sc_hd__o31ai_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6771:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6771 | module sky130_fd_sc_hd__o31ai_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6792:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6792 | module sky130_fd_sc_hd__o32a_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6815:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6815 | module sky130_fd_sc_hd__o32a_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6838:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6838 | module sky130_fd_sc_hd__o32a_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6861:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6861 | module sky130_fd_sc_hd__o32ai_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6884:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6884 | module sky130_fd_sc_hd__o32ai_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6907:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6907 | module sky130_fd_sc_hd__o32ai_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6930:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6930 | module sky130_fd_sc_hd__o41a_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6953:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6953 | module sky130_fd_sc_hd__o41a_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6976:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6976 | module sky130_fd_sc_hd__o41a_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:6999:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 6999 | module sky130_fd_sc_hd__o41ai_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7022:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7022 | module sky130_fd_sc_hd__o41ai_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7045:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7045 | module sky130_fd_sc_hd__o41ai_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7068:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7068 | module sky130_fd_sc_hd__or2_0(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7085:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7085 | module sky130_fd_sc_hd__or2_1(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7102:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7102 | module sky130_fd_sc_hd__or2_2(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7119:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7119 | module sky130_fd_sc_hd__or2_4(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7136:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7136 | module sky130_fd_sc_hd__or2b_1(X, A, B_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7153 | module sky130_fd_sc_hd__or2b_2(X, A, B_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7170:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7170 | module sky130_fd_sc_hd__or2b_4(X, A, B_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7187 | module sky130_fd_sc_hd__or3_1(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7206:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7206 | module sky130_fd_sc_hd__or3_2(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7225:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7225 | module sky130_fd_sc_hd__or3_4(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7244:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7244 | module sky130_fd_sc_hd__or3b_1(X, A, B, C_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7263:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7263 | module sky130_fd_sc_hd__or3b_2(X, A, B, C_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7282:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7282 | module sky130_fd_sc_hd__or3b_4(X, A, B, C_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7301 | module sky130_fd_sc_hd__or4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7322 | module sky130_fd_sc_hd__or4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7343:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7343 | module sky130_fd_sc_hd__or4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7364:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7364 | module sky130_fd_sc_hd__or4b_1(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7385:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7385 | module sky130_fd_sc_hd__or4b_2(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7406:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7406 | module sky130_fd_sc_hd__or4b_4(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7427:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7427 | module sky130_fd_sc_hd__or4bb_1(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7448 | module sky130_fd_sc_hd__or4bb_2(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7469:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7469 | module sky130_fd_sc_hd__or4bb_4(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7490 | module sky130_fd_sc_hd__probe_p_8(X, A, VGND, VNB, VPB, VPWR);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7505 | module sky130_fd_sc_hd__probec_p_8(X, A, VGND, VNB, VPB, VPWR);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7520 | module sky130_fd_sc_hd__sdfbbn_1(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7547:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7547 | module sky130_fd_sc_hd__sdfbbn_2(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7574 | module sky130_fd_sc_hd__sdfbbp_1(Q, Q_N, D, SCD, SCE, CLK, SET_B, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7601:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7601 | module sky130_fd_sc_hd__sdfrbp_1(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7626:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7626 | module sky130_fd_sc_hd__sdfrbp_2(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7651:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7651 | module sky130_fd_sc_hd__sdfrtn_1(Q, CLK_N, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7674:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7674 | module sky130_fd_sc_hd__sdfrtp_1(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7697:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7697 | module sky130_fd_sc_hd__sdfrtp_2(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7720:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7720 | module sky130_fd_sc_hd__sdfrtp_4(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7743:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7743 | module sky130_fd_sc_hd__sdfsbp_1(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7768:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7768 | module sky130_fd_sc_hd__sdfsbp_2(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7793:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7793 | module sky130_fd_sc_hd__sdfstp_1(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7816:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7816 | module sky130_fd_sc_hd__sdfstp_2(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7839:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7839 | module sky130_fd_sc_hd__sdfstp_4(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7862 | module sky130_fd_sc_hd__sdfxbp_1(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7885:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7885 | module sky130_fd_sc_hd__sdfxbp_2(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7908:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7908 | module sky130_fd_sc_hd__sdfxtp_1(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7929:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7929 | module sky130_fd_sc_hd__sdfxtp_2(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7950:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7950 | module sky130_fd_sc_hd__sdfxtp_4(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7971:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7971 | module sky130_fd_sc_hd__sdlclkp_1(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:7990:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 7990 | module sky130_fd_sc_hd__sdlclkp_2(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8009:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8009 | module sky130_fd_sc_hd__sdlclkp_4(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8028:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8028 | module sky130_fd_sc_hd__sedfxbp_1(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8053:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8053 | module sky130_fd_sc_hd__sedfxbp_2(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8078:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8078 | module sky130_fd_sc_hd__sedfxtp_1(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8101:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8101 | module sky130_fd_sc_hd__sedfxtp_2(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8124:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8124 | module sky130_fd_sc_hd__sedfxtp_4(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8147 | module sky130_fd_sc_hd__tap_1(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8158:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8158 | module sky130_fd_sc_hd__tap_2(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8169:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8169 | module sky130_fd_sc_hd__tapvgnd2_1(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8180:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8180 | module sky130_fd_sc_hd__tapvgnd_1(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8191:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8191 | module sky130_fd_sc_hd__tapvpwrvgnd_1(VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8202:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8202 | module sky130_fd_sc_hd__xnor2_1(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8219:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8219 | module sky130_fd_sc_hd__xnor2_2(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8236:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8236 | module sky130_fd_sc_hd__xnor2_4(Y, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8253:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8253 | module sky130_fd_sc_hd__xnor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8272:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8272 | module sky130_fd_sc_hd__xnor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8291:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8291 | module sky130_fd_sc_hd__xnor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8310:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8310 | module sky130_fd_sc_hd__xor2_1(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8327:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8327 | module sky130_fd_sc_hd__xor2_2(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8344:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8344 | module sky130_fd_sc_hd__xor2_4(X, A, B, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8361:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8361 | module sky130_fd_sc_hd__xor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8380:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8380 | module sky130_fd_sc_hd__xor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_09-02-45/tmp/63b04835077047dc96ba3068f1ca7ad7.bb.v:8399:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
 8399 | module sky130_fd_sc_hd__xor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_main_decoder_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_main_decoder_top (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_icache_memory.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_icache_memory (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_dcache_controller.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_dcache_controller (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mux_2to1.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mux_2to1 (
      |        ^~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_icache_controller.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_icache_controller (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_dcache_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_dcache_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_dcache_memory.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_dcache_memory (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_csr_unit.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_csr_unit (
      |        ^~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/mem_shifter.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module mem_shifter (
      |        ^~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_64bit_adder.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_64bit_adder (
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_ldextend.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_ldextend (
      |        ^~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mux4x1.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mux4x1 (
      |        ^~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/Branch_Predicition/riscv_core_branch_prediction.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_div_in.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_div_in (
      |        ^~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_top (
      |        ^~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mul_div_ctrl.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mul_div_ctrl (
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_compressed_decoder.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_compressed_decoder (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_hazard_unit.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_hazard_unit (
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_branch_unit.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_branch_unit (
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_main_decoder.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_main_decoder (
      |        ^~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mul_div.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mul_div (
      |        ^~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mul_out.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mul_out (
      |        ^~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mux3x1.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mux3x1 (
      |        ^~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_icache_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_icache_top (
      |        ^~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_csr_control_signals.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_csr_control_signals (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/data_mem_top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module data_mem_top (
      |        ^~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_axi4lite.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_axi4lite 
      |        ^~~~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_mul_in.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_mul_in (
      |        ^~~~~~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/riscv_core_rf.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module riscv_core_rf (
      |        ^~~~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/UART/uart_parity.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module uart_parity (
      |        ^~~~~~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/UART/uart_tx.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-TIMESCALEMOD: src/UART/uart_rx.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
    1 | module uart_rx (
      |        ^~~~~~~
                       src/UART/uart_txrx.v:17:8: ... Location of module with timescale
   17 | module uart_txrx #
      |        ^~~~~~~~~
%Warning-WIDTHTRUNC: src/riscv_core_non_restoring.v:64:40: Operator ASSIGN expects 129 bits on the Assign RHS, but Assign RHS's REPLICATE generates 130 bits.
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_non_restoring'
   64 |      {accumulator_next, dividend_next} = {accumulator_reg, dividend_reg, 1'b0};
      |                                        ^
%Warning-WIDTHTRUNC: src/riscv_core_non_restoring.v:68:40: Operator ASSIGN expects 129 bits on the Assign RHS, but Assign RHS's REPLICATE generates 130 bits.
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_non_restoring'
   68 |      {accumulator_next, dividend_next} = {accumulator_reg, dividend_reg, 1'b0};
      |                                        ^
%Warning-WIDTHTRUNC: src/riscv_core_non_restoring.v:83:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'accumulator_next' generates 65 bits.
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_non_restoring'
   83 |      o_non_restoring_remainder = accumulator_next;
      |                                ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:32:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
   32 |  assign wsrcA_comp = ~i_mul_in_srcA[(XLEN / 2) - 1:0] + 1'b1;
      |                      ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:33:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
   33 |  assign wsrcB_comp = ~i_mul_in_srcB[(XLEN / 2) - 1:0] + 1'b1;
      |                      ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:114:30: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  114 |        o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                              ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:115:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  115 |        o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:118:30: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  118 |        o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                              ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:123:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  123 |        o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:130:30: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  130 |        o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                              ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:131:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  131 |        o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:135:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  135 |      o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_in.v:136:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  136 |      o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_csr_control_signals.v:32:37: Operator EQ expects 7 bits on the RHS, but RHS's CONST '6'h33' generates 6 bits.
                                                                : ... note: In instance 'riscv_core_top.u_riscv_core_main_decoder.u2'
   32 |   else if (i_csr_control_instr[6:0] == 6'h33)
      |                                     ^~
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:44: Operator NEGATE expects 64 bits on the LHS, but LHS's CONST '32'sh1' generates 32 bits.
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                            ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:73: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh1' generates 32 bits.
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                         ^~
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:104: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh0' generates 32 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                        ^~
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:138: Operator NEGATE expects 64 bits on the LHS, but LHS's CONST '32'sh1' generates 32 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                          ^
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:167: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh1' generates 32 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                                                       ^~
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:198: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh0' generates 32 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                                                                                      ^~
%Warning-WIDTHEXPAND: src/riscv_core_mul_div_ctrl.v:51:282: Operator NEGATE expects 64 bits on the LHS, but LHS's CONST '32'sh1' generates 32 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                                                                                                                                                                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:35:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
   35 |  assign wsrcA_comp = ~i_div_in_srcA[(XLEN / 2) - 1:0] + 1'b1;
      |                      ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:36:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
   36 |  assign wsrcB_comp = ~i_div_in_srcB[(XLEN / 2) - 1:0] + 1'b1;
      |                      ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:106:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  106 |        o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:107:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  107 |        o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                         ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:110:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  110 |        o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:115:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  115 |        o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                         ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:122:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  122 |        o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:123:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  123 |        o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                         ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:127:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  127 |      o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                        ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:128:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  128 |      o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                       ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:133:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  133 |        o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:134:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  134 |        o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                         ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:137:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  137 |        o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:142:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  142 |        o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                         ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:149:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  149 |        o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:150:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  150 |        o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                         ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:154:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  154 |      o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                        ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:155:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  155 |      o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                       ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:158:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  158 |      o_div_in_dividend = i_div_in_srcA[(XLEN / 2) - 1:0];
      |                        ^
%Warning-WIDTHEXPAND: src/riscv_core_div_in.v:159:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                    : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
  159 |      o_div_in_divisor = i_div_in_srcB[(XLEN / 2) - 1:0];
      |                       ^
%Warning-WIDTHEXPAND: src/riscv_core_dcache_memory.v:69:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   69 |     2'b00: o_data_to_core = DATA_MEM[i_addr_from_core[11:5]][((i_addr_from_core[4:3] * 8) + i_addr_from_core[2:0]) * 8+:8];
      |                           ^
%Warning-WIDTHEXPAND: src/riscv_core_dcache_memory.v:70:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 16 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   70 |     2'b01: o_data_to_core = {DATA_MEM[i_addr_from_core[11:5]][((i_addr_from_core[4:3] * 8) + (i_addr_from_core[2:0] + 1)) * 8+:8], DATA_MEM[i_addr_from_core[11:5]][((i_addr_from_core[4:3] * 8) + i_addr_from_core[2:0]) * 8+:8]};
      |                           ^
%Warning-WIDTHEXPAND: src/riscv_core_dcache_memory.v:71:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
%Warning-WIDTHEXPAND: src/riscv_core_icache_controller.v:70:56: Operator ADD expects 64 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   70 |  assign i_addr_from_core_next_block = i_addr_from_core + 2'b10;
      |                                                        ^
%Warning-WIDTHEXPAND: src/riscv_core_icache_memory.v:35:47: Operator ADD expects 64 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   35 |  assign i_addr_from_core_2 = i_addr_from_core + 2'b10;
      |                                               ^
%Warning-WIDTHEXPAND: src/riscv_core_icache_memory.v:36:47: Operator ADD expects 64 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   36 |  assign i_addr_from_core_3 = i_addr_from_core + 2'b11;
      |                                               ^
%Warning-WIDTHEXPAND: src/riscv_core_icache_memory.v:55:89: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: src/riscv_core_icache_memory.v:55:192: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: src/riscv_core_icache_memory.v:55:295: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: src/riscv_core_icache_memory.v:55:394: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: src/riscv_core_alu.v:29:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's LTS generates 1 bits.
                                                : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   29 |     4'b0101: o_alu_result = $signed(i_alu_srcA) < $signed(i_alu_srcB);
      |                           ^
%Warning-WIDTHEXPAND: src/riscv_core_alu.v:30:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's LT generates 1 bits.
                                                : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   30 |     4'b1000: o_alu_result = $unsigned(i_alu_srcA) < $unsigned(i_alu_srcB);
      |                           ^
%Warning-WIDTHXZEXPAND: src/riscv_core_alu.v:31:29: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                  : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   31 |     default: o_alu_result = 'hx;
      |                             ^~~
%Warning-WIDTHTRUNC: src/riscv_core_alu.v:35:31: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ADD generates 64 bits.
                                               : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   35 |     4'b0000: o_alu_resultword = i_alu_srcA + i_alu_srcB;
      |                               ^
%Warning-WIDTHTRUNC: src/riscv_core_alu.v:36:31: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SUB generates 64 bits.
                                               : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   36 |     4'b0001: o_alu_resultword = i_alu_srcA - i_alu_srcB;
      |                               ^
%Warning-WIDTHEXPAND: src/riscv_core_compressed_decoder.v:72:42: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                               : ... note: In instance 'riscv_core_top.u_riscv_core_compressed_decoder'
   72 |        2'b10: o_compressed_decoder_instr = {{6 {i_compressed_decoder_instr[12]}}, i_compressed_decoder_instr[12], i_compressed_decoder_instr[6:2], 2'b01, i_compressed_decoder_instr[9:7], 7'b0010011};
      |                                          ^
%Warning-WIDTHEXPAND: src/riscv_core_compressed_decoder.v:114:49: Operator NEQ expects 10 bits on the RHS, but RHS's CONST '5'h0' generates 5 bits.
                                                                : ... note: In instance 'riscv_core_top.u_riscv_core_compressed_decoder'
  114 |       else if (i_compressed_decoder_instr[11:2] != 5'b00000)
      |                                                 ^~
%Warning-WIDTHEXPAND: src/riscv_core_compressed_decoder.v:110:49: Operator EQ expects 10 bits on the RHS, but RHS's CONST '5'h0' generates 5 bits.
                                                                : ... note: In instance 'riscv_core_top.u_riscv_core_compressed_decoder'
  110 |       else if (i_compressed_decoder_instr[11:2] == 5'b00000)
      |                                                 ^~
%Warning-WIDTHXZEXPAND: src/riscv_core_mux4x1.v:25:28: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                     : ... note: In instance 'riscv_core_top.u_riscv_core_mux4x1'
   25 |    default: o_mux4x1_out = 'bx;
      |                            ^~~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:150:35: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  150 |     12'hf11: o_csr_unit_csr_rdata = 32'b00000000000000000000000000000000;
      |                                   ^
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:309:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  309 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:326:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  326 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:339:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  339 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:356:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  356 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:367:14: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  367 |       mtinst <= i_csr_unit_instr;
      |              ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:378:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  378 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:395:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  395 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:408:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  408 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:425:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  425 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:438:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  438 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: src/riscv_core_csr_unit.v:455:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  455 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-UNUSEDSIGNAL: src/riscv_core_top.v:121:7: Signal is not used: 'm_ext_divby0'
                                                 : ... note: In instance 'riscv_core_top'
  121 |  wire m_ext_divby0;
      |       ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_top.v:122:7: Signal is not used: 'm_ext_of'
                                                 : ... note: In instance 'riscv_core_top'
  122 |  wire m_ext_of;
      |       ^~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_top.v:146:7: Signal is not driven, nor used: 'mem_stall'
                                                 : ... note: In instance 'riscv_core_top'
  146 |  wire mem_stall;
      |       ^~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_top.v:184:14: Signal is not used: 'pc_mem'
                                                  : ... note: In instance 'riscv_core_top'
  184 |  wire [63:0] pc_mem;
      |              ^~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_top.v:187:14: Bits of signal are not used: 'instr_wb'[19:0]
                                                  : ... note: In instance 'riscv_core_top'
  187 |  wire [31:0] instr_wb;
      |              ^~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_hazard_unit.v:46:13: Signal is not used: 'i_hazard_unit_illegal_instr'
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_hazard_unit'
   46 |  input wire i_hazard_unit_illegal_instr;
      |             ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_branch_unit.v:15:19: Bits of signal are not used: 'i_branch_unit_targetPC'[1]
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_branch_unit'
   15 |  input wire [1:0] i_branch_unit_targetPC;
      |                   ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_icache_top.v:12:12: Parameter is not used: 'BLOCK_OFFSET_WIDTH'
                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top'
   12 |  parameter BLOCK_OFFSET_WIDTH = 2;
      |            ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_icache_top.v:13:12: Parameter is not used: 'INDEX_WIDTH'
                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top'
   13 |  parameter INDEX_WIDTH = 7;
      |            ^~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_dcache_top.v:28:12: Parameter is not used: 'BLOCK_OFFSET'
                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top'
   28 |  parameter BLOCK_OFFSET = 2;
      |            ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_dcache_top.v:29:12: Parameter is not used: 'INDEX_WIDTH'
                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top'
   29 |  parameter INDEX_WIDTH = 7;
      |            ^~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_icache_memory.v:15:12: Parameter is not used: 'TAG_WIDTH'
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   15 |  parameter TAG_WIDTH = 52;
      |            ^~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_icache_memory.v:30:26: Bits of signal are not used: 'i_addr_from_core_1'[63:12]
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   30 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_1;
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_icache_memory.v:31:26: Bits of signal are not used: 'i_addr_from_core_2'[63:12]
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   31 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_2;
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_icache_memory.v:32:26: Bits of signal are not used: 'i_addr_from_core_3'[63:12]
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   32 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_3;
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_dcache_controller.v:32:12: Parameter is not used: 'BLOCK_OFFSET'
                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_controller'
   32 |  parameter BLOCK_OFFSET = 2;
      |            ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_dcache_controller.v:37:12: Parameter is not used: 'AXI_DATA_WIDTH'
                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_controller'
   37 |  parameter AXI_DATA_WIDTH = 256;
      |            ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_icache_controller.v:15:12: Parameter is not used: 'BLOCK_OFFSET_WIDTH'
                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   15 |  parameter BLOCK_OFFSET_WIDTH = 2;
      |            ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_icache_controller.v:18:12: Parameter is not used: 'CORE_DATA_WIDTH'
                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   18 |  parameter CORE_DATA_WIDTH = 32;
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_icache_controller.v:20:12: Parameter is not used: 'AXI_DATA_WIDTH'
                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   20 |  parameter AXI_DATA_WIDTH = 256;
      |            ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_icache_controller.v:44:26: Bits of signal are not used: 'i_addr_from_core_next_block'[4:0]
                                                               : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   44 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_next_block;
      |                          ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_dcache_memory.v:25:32: Bits of signal are not used: 'i_addr_from_core'[63:12]
                                                           : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   25 |  input wire [ADDR_WIDTH - 1:0] i_addr_from_core;
      |                                ^~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_dcache_memory.v:18:12: Parameter is not used: 'TAG_WIDTH'
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   18 |  parameter TAG_WIDTH = 52;
      |            ^~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_dcache_memory.v:22:12: Parameter is not used: 'FIFO_ENTRY_WIDTH'
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   22 |  parameter FIFO_ENTRY_WIDTH = 128;
      |            ^~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_mul_div_ctrl.v:43:19: Parameter is not used: 'OVERFLOW'
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   43 |  localparam [6:0] OVERFLOW = 7'b0000001;
      |                   ^~~~~~~~
%Warning-UNUSEDPARAM: src/riscv_core_mul_div_ctrl.v:44:19: Parameter is not used: 'DIVBYZERO'
                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   44 |  localparam [6:0] DIVBYZERO = 7'b0100000;
      |                   ^~~~~~~~~
%Warning-UNUSEDSIGNAL: src/riscv_core_main_decoder.v:32:19: Bits of signal are not used: 'i_main_decoder_funct7'[1]
                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_main_decoder.u1'
   32 |  input wire [6:0] i_main_decoder_funct7;
      |                   ^~~~~~~~~~~~~~~~~~~~~
%Warning-CASEX: src/riscv_core_mul_div_ctrl.v:219:4: Suggest casez (with ?'s) in place of casex (with X's)
  219 |    casex (fastw_reg)
      |    ^~~~~
%Warning-CASEX: src/riscv_core_mul_div_ctrl.v:61:4: Suggest casez (with ?'s) in place of casex (with X's)
   61 |    casex (fast_reg)
      |    ^~~~~
%Warning-CASEX: src/riscv_core_mul_in.v:86:6: Suggest casez (with ?'s) in place of casex (with X's)
   86 |      casex (srcA_srcB_sign)
      |      ^~~~~
%Warning-CASEX: src/riscv_core_mul_out.v:50:6: Suggest casez (with ?'s) in place of casex (with X's)
   50 |      casex (srcA_srcB_sign)
      |      ^~~~~
%Warning-CASEINCOMPLETE: src/riscv_core_dcache_memory.v:48:5: Case values incompletely covered (example pattern 0x0)
   48 |     case (i_size)
      |     ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:242:7: Case values incompletely covered (example pattern 0x0)
  242 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:275:7: Case values incompletely covered (example pattern 0x0)
  275 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:305:7: Case values incompletely covered (example pattern 0x0)
  305 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:335:7: Case values incompletely covered (example pattern 0x0)
  335 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:374:7: Case values incompletely covered (example pattern 0x0)
  374 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:404:7: Case values incompletely covered (example pattern 0x0)
  404 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:434:7: Case values incompletely covered (example pattern 0x0)
  434 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:504:5: Case values incompletely covered (example pattern 0x0)
  504 |     case (i_csr_unit_csr_addr)
      |     ^~~~
%Warning-CASEINCOMPLETE: src/riscv_core_csr_unit.v:538:4: Case values incompletely covered (example pattern 0x0)
  538 |    case (current_state)
      |    ^~~~
%Error-LATCH: src/riscv_core_alu.v:16:2: Latch inferred for signal 'riscv_core_top.u_riscv_core_alu.o_alu_resultword' (not all control paths of combinational always assign a value)
                                       : ... Suggest use of always_latch for intentional latches
   16 |  always @(*) begin : result_proc
      |  ^~~~~~
%Error-LATCH: src/riscv_core_alu.v:16:2: Latch inferred for signal 'riscv_core_top.alu_result_ex' (not all control paths of combinational always assign a value)
                                       : ... Suggest use of always_latch for intentional latches
   16 |  always @(*) begin : result_proc
      |  ^~~~~~
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:222:12: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  222 |       mepc = i_csr_unit_pc;
      |            ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:232:12: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  232 |       mepc = i_csr_unit_pc;
      |            ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:244:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  244 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:254:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  254 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:263:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  263 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:277:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  277 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:286:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  286 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:294:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  294 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:307:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  307 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:316:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  316 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:324:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  324 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:337:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  337 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:346:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  346 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:354:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  354 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:365:12: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  365 |       mepc = i_csr_unit_pc;
      |            ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:376:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  376 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:385:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  385 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:393:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  393 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:406:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  406 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:415:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  415 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:423:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  423 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:436:14: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  436 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:445:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  445 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:453:15: Blocking assignment '=' in sequential logic process
                                                 : ... Suggest using delayed assignment '<='
  453 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:192:9: Blocking assignment '=' in sequential logic process
                                                : ... Suggest using delayed assignment '<='
  192 |    mepc = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      |         ^
%Warning-BLKSEQ: src/riscv_core_csr_unit.v:193:9: Blocking assignment '=' in sequential logic process
                                                : ... Suggest using delayed assignment '<='
  193 |    sepc = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      |         ^
%Error-BLKLOOPINIT: src/riscv_core_icache_controller.v:50:19: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   50 |      VALID_MEM[i] <= 0;
      |                   ^~
%Error-BLKLOOPINIT: src/riscv_core_icache_memory.v:41:18: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   41 |     INSTR_MEM[i] <= 'b0;
      |                  ^~
%Error-BLKLOOPINIT: src/riscv_core_dcache_controller.v:86:19: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   86 |      VALID_MEM[i] <= 0;
      |                   ^~
%Error-BLKLOOPINIT: src/riscv_core_dcache_memory.v:42:17: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   42 |     DATA_MEM[i] <= 'b0;
      |                 ^~
%Error: Exiting due to 6 error(s)
