Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 12 18:47:50 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1160 pins that are not constrained for maximum delay. (HIGH)

 There are 123 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.706        0.000                      0                 2590        0.028        0.000                      0                 2590        3.000        0.000                       0                   556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_bili_wr_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clk_vga_design_1_clk_wiz_0_0      {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_bili_wr_design_1_clk_wiz_0_0        8.513        0.000                      0                  123        0.190        0.000                      0                  123        9.500        0.000                       0                   229  
  clk_vga_design_1_clk_wiz_0_0           30.892        0.000                      0                  903        0.125        0.000                      0                  903       19.500        0.000                       0                   323  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_vga_design_1_clk_wiz_0_0      clk_bili_wr_design_1_clk_wiz_0_0        6.064        0.000                      0                 1576        0.028        0.000                      0                 1576  
clk_bili_wr_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0            3.706        0.000                      0                   12        1.716        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.134ns  (logic 0.642ns (5.766%)  route 10.492ns (94.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.151ns = ( 20.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.619     0.834    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     1.352 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         4.698     6.049    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.173 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_417/O
                         net (fo=1, routed)           5.794    11.967    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_277
    RAMB18_X1Y60         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.709    20.151    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y60         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.780    20.931    
                         clock uncertainty           -0.091    20.840    
    RAMB18_X1Y60         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.480    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.480    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 0.580ns (6.004%)  route 9.080ns (93.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.068ns = ( 20.068 - 20.000 ) 
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.612     0.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.456     1.283 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=28, routed)          6.463     7.746    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y142        LUT4 (Prop_lut4_I1_O)        0.124     7.870 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_443/O
                         net (fo=1, routed)           2.617    10.487    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_290
    RAMB36_X3Y29         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.626    20.068    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.851    20.919    
                         clock uncertainty           -0.091    20.828    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.468    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.468    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             10.337ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 0.580ns (6.219%)  route 8.746ns (93.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.167ns = ( 20.167 - 20.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611     0.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y106        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.456     1.282 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          6.648     7.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/pwropt
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.054 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_210/O
                         net (fo=1, routed)           2.098    10.152    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_171
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.725    20.167    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.940    
                         clock uncertainty           -0.091    20.849    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.489    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.489    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 10.337    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.666ns (7.734%)  route 7.946ns (92.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.146ns = ( 20.146 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.619     0.834    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     1.352 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          7.441     8.792    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.148     8.940 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_256/O
                         net (fo=1, routed)           0.505     9.445    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_194
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.704    20.146    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.919    
                         clock uncertainty           -0.091    20.828    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    20.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.998ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 0.664ns (7.880%)  route 7.762ns (92.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.140ns = ( 20.140 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.619     0.834    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     1.352 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          7.106     8.457    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.146     8.603 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_242/O
                         net (fo=1, routed)           0.657     9.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_187
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.698    20.140    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.913    
                         clock uncertainty           -0.091    20.822    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    20.258    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 10.998    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.642ns (7.487%)  route 7.933ns (92.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.140ns = ( 20.140 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.619     0.834    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     1.352 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          7.441     8.792    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y34         LUT4 (Prop_lut4_I2_O)        0.124     8.916 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_236/O
                         net (fo=1, routed)           0.493     9.409    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_184
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.698    20.140    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.913    
                         clock uncertainty           -0.091    20.822    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.462    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.462    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.162ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 0.572ns (6.906%)  route 7.711ns (93.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.152ns = ( 20.152 - 20.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611     0.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y106        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.456     1.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          6.675     7.956    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.116     8.072 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_252/O
                         net (fo=1, routed)           1.036     9.108    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_192
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.710    20.152    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.925    
                         clock uncertainty           -0.091    20.834    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    20.270    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.270    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                 11.162    

Slack (MET) :             11.198ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 0.606ns (7.349%)  route 7.640ns (92.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.151ns = ( 20.151 - 20.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611     0.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y106        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.456     1.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          6.648     7.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/pwropt
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.150     8.080 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_222/O
                         net (fo=1, routed)           0.992     9.071    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_177
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.709    20.151    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.924    
                         clock uncertainty           -0.091    20.833    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    20.269    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.269    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                 11.198    

Slack (MET) :             11.237ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 0.642ns (7.656%)  route 7.743ns (92.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.134ns = ( 20.134 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.773ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.619     0.834    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     1.352 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          7.106     8.457    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.581 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_220/O
                         net (fo=1, routed)           0.638     9.219    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_176
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.692    20.134    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.773    20.907    
                         clock uncertainty           -0.091    20.816    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    20.456    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 11.237    

Slack (MET) :             11.274ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 0.666ns (8.165%)  route 7.491ns (91.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.139ns = ( 20.139 - 20.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.780ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    -1.725    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    -1.601 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    -0.881    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.619     0.834    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     1.352 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         5.489     6.841    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X42Y153        LUT4 (Prop_lut4_I2_O)        0.148     6.989 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_441/O
                         net (fo=1, routed)           2.002     8.990    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_289
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.697    20.139    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.780    20.919    
                         clock uncertainty           -0.091    20.828    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.564    20.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 11.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.221ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.560     0.280    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141     0.421 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115     0.536    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.829     0.221    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.059     0.280    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.066     0.346    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.346    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.221ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.560     0.280    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141     0.421 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125     0.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.829     0.221    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.059     0.280    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.070     0.350    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.663%)  route 0.431ns (75.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.223ns
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.560     0.280    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y106        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141     0.421 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=78, routed)          0.431     0.852    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.831     0.223    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X48Y107        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.324     0.547    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.070     0.617    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.550%)  route 0.458ns (76.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.228ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.561     0.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     0.422 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=28, routed)          0.458     0.880    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.837     0.228    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.329     0.557    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.059     0.616    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.753%)  route 0.194ns (54.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.222ns
    Source Clock Delay      (SCD):    0.282ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.282    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     0.446 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.194     0.640    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X50Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.831     0.222    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.075     0.297    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.059     0.356    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.236%)  route 0.513ns (75.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.228ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.561     0.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     0.445 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.513     0.958    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.837     0.228    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.329     0.557    
    SLICE_X62Y96         FDRE (Hold_fdre_C_D)         0.052     0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.327%)  route 0.605ns (78.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.229ns
    Source Clock Delay      (SCD):    0.282ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.282    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     0.446 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.605     1.051    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X62Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.838     0.229    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.329     0.558    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.059     0.617    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.209ns (22.714%)  route 0.711ns (77.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.277ns
    Source Clock Delay      (SCD):    0.282ns
    Clock Pessimism Removal (CPR):    -0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.562     0.282    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y102        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     0.446 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.558     1.004    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.049 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_230/O
                         net (fo=1, routed)           0.153     1.202    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_181
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.886     0.277    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.329     0.606    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.675    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.504%)  route 0.720ns (77.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.266ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.561     0.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     0.445 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.567     1.012    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X62Y112        LUT4 (Prop_lut4_I0_O)        0.045     1.057 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_200/O
                         net (fo=1, routed)           0.153     1.210    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_166
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.875     0.266    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.324     0.590    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.659    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.430%)  route 0.723ns (77.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.268ns
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.561     0.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X50Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     0.445 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.464     0.909    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X63Y106        LUT4 (Prop_lut4_I0_O)        0.045     0.954 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_216/O
                         net (fo=1, routed)           0.259     1.213    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_174
    RAMB36_X1Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.877     0.268    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.324     0.592    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.661    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_bili_wr_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y16     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y16     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y35     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y35     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y107    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y102    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y102    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y98     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y96     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y96     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y57     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_334_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y98     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y96     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y96     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X73Y88     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_320_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y107    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[0])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[0]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_153
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[10])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[10]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_143
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[11])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[11]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_142
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[12])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[12]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_141
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[13])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[13]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_140
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[14])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[14]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_139
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[15])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[15]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_138
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[16])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[16]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_137
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[17])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[17]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_136
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 5.890ns (76.944%)  route 1.765ns (23.056%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.614ns = ( 37.386 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.855    -2.166    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X77Y45         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0/Q
                         net (fo=3, routed)           0.840    -0.871    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[1]__0_n_0
    SLICE_X78Y45         LUT2 (Prop_lut2_I1_O)        0.124    -0.747 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.747    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_3_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.214 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.214    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.097 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.020 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.020    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.137 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.923     1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[18])
                                                      4.207     5.486 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[18]
                         net (fo=1, routed)           0.002     5.488    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_135
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.818    37.386    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X2Y19          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.497    37.883    
                         clock uncertainty           -0.102    37.781    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    36.381    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 30.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.892%)  route 0.241ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.596    -0.818    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y77         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.241    -0.436    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.904    -1.206    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.743    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.560    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.596    -0.818    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y77         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.245    -0.432    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[7]
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.904    -1.206    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.743    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.560    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.596    -0.818    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X79Y85         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDSE (Prop_fdse_C_Q)         0.141    -0.677 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.579    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[10]
    SLICE_X78Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.534 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[11]_i_1_n_0
    SLICE_X78Y85         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.867    -1.244    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X78Y85         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
                         clock pessimism              0.439    -0.805    
    SLICE_X78Y85         FDSE (Hold_fdse_C_D)         0.120    -0.685    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.586    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[10]
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.440    -0.800    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.057    -0.743    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.656    -0.757    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0/Q
                         net (fo=2, routed)           0.120    -0.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.336 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.335    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0_i_1_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.281 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]__0_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]__0_i_1_n_7
    SLICE_X79Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.873    -1.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[20]__0/C
                         clock pessimism              0.692    -0.546    
    SLICE_X79Y50         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[20]__0
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[22]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.656    -0.757    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y49         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0/Q
                         net (fo=2, routed)           0.120    -0.496    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0_n_0
    SLICE_X79Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.336 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.335    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]__0_i_1_n_0
    SLICE_X79Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.270 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]__0_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.270    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]__0_i_1_n_5
    SLICE_X79Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.873    -1.238    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X79Y50         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[22]__0/C
                         clock pessimism              0.692    -0.546    
    SLICE_X79Y50         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[22]__0
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.003%)  route 0.248ns (65.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.596    -0.818    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y77         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.690 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.248    -0.441    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[4]
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.904    -1.206    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.743    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.614    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.549    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[1]
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.075    -0.724    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.099    -0.550    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[22]
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.072    -0.727    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.119    -0.553    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.440    -0.800    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.066    -0.734    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y30     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X2Y19      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y45     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[12]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[14]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[14]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[16]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[17]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[18]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y49     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[19]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y45     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y45     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[11]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y47     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[12]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[12]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y48     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.048ns  (logic 0.518ns (3.228%)  route 15.530ns (96.772%))
  Logic Levels:           0  
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 20.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.612    -2.409    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.891 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        15.530    13.639    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    20.166    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.491    
                         clock uncertainty           -0.222    20.269    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.703    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.710ns  (logic 0.518ns (3.297%)  route 15.192ns (96.703%))
  Logic Levels:           0  
  Clock Path Skew:        2.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.164ns = ( 20.164 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.612    -2.409    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.891 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        15.192    13.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    20.164    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.489    
                         clock uncertainty           -0.222    20.267    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.701    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.701    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.700ns  (logic 0.518ns (3.299%)  route 15.182ns (96.701%))
  Logic Levels:           0  
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 20.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.613    -2.408    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.890 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)        15.182    13.291    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    20.166    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.491    
                         clock uncertainty           -0.222    20.269    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    19.703    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.372ns  (logic 0.518ns (3.370%)  route 14.854ns (96.630%))
  Logic Levels:           0  
  Clock Path Skew:        2.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.161ns = ( 20.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.612    -2.409    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.891 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        14.854    12.963    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.719    20.161    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.486    
                         clock uncertainty           -0.222    20.264    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.698    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.698    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.362ns  (logic 0.518ns (3.372%)  route 14.844ns (96.628%))
  Logic Levels:           0  
  Clock Path Skew:        2.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.164ns = ( 20.164 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.613    -2.408    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.890 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)        14.844    12.953    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.722    20.164    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.489    
                         clock uncertainty           -0.222    20.267    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    19.701    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.701    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.306ns  (logic 0.518ns (3.384%)  route 14.788ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 20.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.612    -2.409    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.891 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/Q
                         net (fo=106, routed)        14.788    12.897    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    20.166    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.491    
                         clock uncertainty           -0.222    20.269    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    19.703    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -12.897    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.890ns  (logic 0.518ns (3.479%)  route 14.372ns (96.521%))
  Logic Levels:           0  
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.006ns = ( 19.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.411ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.610    -2.411    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y74         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)        14.372    12.478    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.553    19.994    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.319    
                         clock uncertainty           -0.222    20.097    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    19.531    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 0.518ns (3.443%)  route 14.528ns (96.557%))
  Logic Levels:           0  
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 20.166 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.613    -2.408    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.890 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/Q
                         net (fo=106, routed)        14.528    12.637    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.724    20.166    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.491    
                         clock uncertainty           -0.222    20.269    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    19.703    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.703    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.034ns  (logic 0.518ns (3.445%)  route 14.516ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 20.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.612    -2.409    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.891 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[6]/Q
                         net (fo=106, routed)        14.516    12.625    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.713    20.155    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.480    
                         clock uncertainty           -0.222    20.258    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    19.692    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.692    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 0.518ns (3.448%)  route 14.506ns (96.552%))
  Logic Levels:           0  
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.161ns = ( 20.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.613    -2.408    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.890 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)        14.506    12.615    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.044    17.613    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.100    17.713 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.638    18.351    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.442 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.719    20.161    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.325    20.486    
                         clock uncertainty           -0.222    20.264    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    19.698    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.698    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  7.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.164ns (7.154%)  route 2.129ns (92.846%))
  Logic Levels:           0  
  Clock Path Skew:        1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.255ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.860    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/Q
                         net (fo=106, routed)         2.129     1.433    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.864     0.255    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.745     1.000    
                         clock uncertainty            0.222     1.222    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.405    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.164ns (7.634%)  route 1.984ns (92.366%))
  Logic Levels:           0  
  Clock Path Skew:        1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.221ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.553    -0.861    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y75         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[13]/Q
                         net (fo=48, routed)          1.984     1.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.829     0.221    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.745     0.965    
                         clock uncertainty            0.222     1.188    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.072     1.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.164ns (6.888%)  route 2.217ns (93.112%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.325ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.860    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y73         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[4]/Q
                         net (fo=106, routed)         2.217     1.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.934     0.325    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     1.070    
                         clock uncertainty            0.222     1.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.475    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.164ns (6.964%)  route 2.191ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.553    -0.861    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y74         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/Q
                         net (fo=106, routed)         2.191     1.494    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.907     0.298    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.745     1.043    
                         clock uncertainty            0.222     1.265    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.448    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.164ns (7.080%)  route 2.152ns (92.920%))
  Logic Levels:           0  
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.256ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.556    -0.858    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[0]/Q
                         net (fo=106, routed)         2.152     1.458    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.865     0.256    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     1.001    
                         clock uncertainty            0.222     1.223    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.406    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.164ns (7.047%)  route 2.163ns (92.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.265ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.556    -0.858    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[2]/Q
                         net (fo=106, routed)         2.163     1.469    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.874     0.265    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     1.010    
                         clock uncertainty            0.222     1.232    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.415    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.212ns (9.468%)  route 2.027ns (90.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.257ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.554    -0.860    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y76         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[17]/Q
                         net (fo=87, routed)          2.027     1.331    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X72Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.379 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=4, routed)           0.000     1.379    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENB
    SLICE_X72Y99         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.866     0.257    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    SLICE_X72Y99         FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop/C
                         clock pessimism              0.745     1.001    
                         clock uncertainty            0.222     1.224    
    SLICE_X72Y99         FDCE (Hold_fdce_C_D)         0.101     1.325    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_341_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.164ns (6.885%)  route 2.218ns (93.115%))
  Logic Levels:           0  
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.301ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.553    -0.861    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y74         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[9]/Q
                         net (fo=106, routed)         2.218     1.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.910     0.301    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.745     1.046    
                         clock uncertainty            0.222     1.268    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.451    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.164ns (6.722%)  route 2.276ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.553    -0.861    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y74         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/Q
                         net (fo=106, routed)         2.276     1.579    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[11]
    RAMB18_X1Y60         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.965     0.356    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y60         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.745     1.100    
                         clock uncertainty            0.222     1.323    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.164ns (6.879%)  route 2.220ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.556    -0.858    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X60Y72         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[3]/Q
                         net (fo=106, routed)         2.220     1.526    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.118    -0.993    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.056    -0.937 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.299    -0.638    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.909     0.300    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.745     1.045    
                         clock uncertainty            0.222     1.267    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.450    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        12.677ns  (logic 1.966ns (15.508%)  route 10.711ns (84.492%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 37.075 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.623    25.904    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.124    26.028 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    26.028    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_22_n_0
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    26.245 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    26.245    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10_n_0
    SLICE_X9Y21          MUXF8 (Prop_muxf8_I1_O)      0.094    26.339 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           3.995    30.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I0_O)        0.316    30.650 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X63Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    30.862 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.165    32.027    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[3]
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.299    32.326 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.490    32.816    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[3]
    SLICE_X64Y84         LUT5 (Prop_lut5_I0_O)        0.124    32.940 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7/O
                         net (fo=1, routed)           0.439    33.379    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_7_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.124    33.503 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    33.503    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[3]
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.506    37.075    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]/C
                         clock pessimism              0.325    37.399    
                         clock uncertainty           -0.222    37.177    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.032    37.209    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                         -33.503    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        12.420ns  (logic 1.862ns (14.992%)  route 10.558ns (85.008%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.467    25.749    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.124    25.873 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    25.873    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I0_O)      0.212    26.085 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    26.085    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X9Y23          MUXF8 (Prop_muxf8_I1_O)      0.094    26.179 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           4.319    30.498    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.316    30.814 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.814    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X63Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    31.052 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           1.253    32.305    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[8]
    SLICE_X71Y83         LUT4 (Prop_lut4_I3_O)        0.298    32.603 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.518    33.122    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[8]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.246 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[0]_i_1/O
                         net (fo=1, routed)           0.000    33.246    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[0]
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.505    37.074    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.325    37.398    
                         clock uncertainty           -0.222    37.176    
    SLICE_X70Y83         FDRE (Setup_fdre_C_D)        0.081    37.257    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                         37.257    
                         arrival time                         -33.246    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        12.293ns  (logic 1.874ns (15.245%)  route 10.419ns (84.755%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.315    25.597    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.124    25.721 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    25.721    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_20_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    25.968 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    25.968    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_9_n_0
    SLICE_X10Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    26.066 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           4.218    30.284    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X62Y104        LUT6 (Prop_lut6_I0_O)        0.319    30.603 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.603    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X62Y104        MUXF7 (Prop_muxf7_I0_O)      0.209    30.812 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.348    32.160    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[7]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.297    32.457 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.537    32.994    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[7]
    SLICE_X68Y85         LUT6 (Prop_lut6_I0_O)        0.124    33.118 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000    33.118    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[3]
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.507    37.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.222    37.178    
    SLICE_X68Y85         FDRE (Setup_fdre_C_D)        0.031    37.209    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                         -33.118    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        12.256ns  (logic 1.873ns (15.283%)  route 10.383ns (84.718%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.488    25.770    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.124    25.894 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.894    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_19_n_0
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I0_O)      0.238    26.132 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    26.132    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9_n_0
    SLICE_X9Y22          MUXF8 (Prop_muxf8_I0_O)      0.104    26.236 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           4.373    30.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.316    30.925 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.925    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X63Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    31.137 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.118    32.255    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[4]
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.299    32.554 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.403    32.957    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[4]
    SLICE_X69Y85         LUT6 (Prop_lut6_I4_O)        0.124    33.081 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[0]_i_1/O
                         net (fo=1, routed)           0.000    33.081    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[0]
    SLICE_X69Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.507    37.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X69Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.222    37.178    
    SLICE_X69Y85         FDRE (Setup_fdre_C_D)        0.029    37.207    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                         -33.081    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        12.262ns  (logic 1.868ns (15.235%)  route 10.394ns (84.765%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.542    25.824    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124    25.948 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.948    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_19_n_0
    SLICE_X8Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    26.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    26.189    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_9_n_0
    SLICE_X8Y20          MUXF8 (Prop_muxf8_I0_O)      0.098    26.287 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           4.283    30.570    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.319    30.889 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.889    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    31.098 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.113    32.211    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[5]
    SLICE_X69Y83         LUT4 (Prop_lut4_I3_O)        0.297    32.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.456    32.963    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[5]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.124    33.087 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[1]_i_1/O
                         net (fo=1, routed)           0.000    33.087    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[1]
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.505    37.074    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.325    37.398    
                         clock uncertainty           -0.222    37.176    
    SLICE_X70Y83         FDRE (Setup_fdre_C_D)        0.077    37.253    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         37.253    
                         arrival time                         -33.087    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        11.963ns  (logic 1.864ns (15.581%)  route 10.099ns (84.419%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.547    25.828    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.124    25.952 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    25.952    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_22_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I1_O)      0.214    26.166 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    26.166    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_10_n_0
    SLICE_X8Y21          MUXF8 (Prop_muxf8_I1_O)      0.088    26.254 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3/O
                         net (fo=1, routed)           4.392    30.646    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_3_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.319    30.965 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.965    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.241    31.206 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           1.009    32.215    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[11]
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.298    32.513 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.151    32.665    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[11]
    SLICE_X69Y85         LUT6 (Prop_lut6_I0_O)        0.124    32.789 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_3/O
                         net (fo=1, routed)           0.000    32.789    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[3]
    SLICE_X69Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.507    37.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X69Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.222    37.178    
    SLICE_X69Y85         FDRE (Setup_fdre_C_D)        0.031    37.209    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                         -32.789    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        11.999ns  (logic 1.868ns (15.568%)  route 10.131ns (84.432%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.076    25.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X8Y23          LUT6 (Prop_lut6_I2_O)        0.124    25.482 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    25.482    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_19_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.241    25.723 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    25.723    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_9_n_0
    SLICE_X8Y23          MUXF8 (Prop_muxf8_I0_O)      0.098    25.821 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           4.490    30.310    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.319    30.629 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.629    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    30.838 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           1.283    32.122    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[10]
    SLICE_X70Y83         LUT4 (Prop_lut4_I3_O)        0.297    32.419 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.282    32.701    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[10]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.124    32.825 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[2]_i_1/O
                         net (fo=1, routed)           0.000    32.825    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[2]
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.505    37.074    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.325    37.398    
                         clock uncertainty           -0.222    37.176    
    SLICE_X70Y83         FDRE (Setup_fdre_C_D)        0.079    37.255    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                         -32.825    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        11.693ns  (logic 1.908ns (16.318%)  route 9.785ns (83.682%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.279    25.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.124    25.685 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    25.685    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_20_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.245    25.930 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    25.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_9_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I0_O)      0.104    26.034 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3/O
                         net (fo=1, routed)           3.869    29.903    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_3_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.316    30.219 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.219    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I0_O)      0.241    30.460 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           1.185    31.645    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[9]
    SLICE_X66Y85         LUT4 (Prop_lut4_I3_O)        0.298    31.943 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.452    32.394    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[9]
    SLICE_X66Y85         LUT6 (Prop_lut6_I4_O)        0.124    32.518 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[1]_i_1/O
                         net (fo=1, routed)           0.000    32.518    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[1]
    SLICE_X66Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.507    37.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X66Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.222    37.178    
    SLICE_X66Y85         FDRE (Setup_fdre_C_D)        0.077    37.255    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                         37.255    
                         arrival time                         -32.518    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        11.532ns  (logic 1.868ns (16.199%)  route 9.664ns (83.801%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    0.826ns = ( 20.826 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.611    20.826    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X52Y104        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    21.282 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         4.507    25.788    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X9Y168         LUT6 (Prop_lut6_I2_O)        0.124    25.912 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    25.912    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_23_n_0
    SLICE_X9Y168         MUXF7 (Prop_muxf7_I0_O)      0.238    26.150 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    26.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_n_0
    SLICE_X9Y168         MUXF8 (Prop_muxf8_I0_O)      0.104    26.254 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           3.751    30.005    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I1_O)        0.316    30.321 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    30.321    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    30.530 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.244    31.774    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[6]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.297    32.071 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.162    32.233    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[6]
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124    32.357 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[2]_i_1/O
                         net (fo=1, routed)           0.000    32.357    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[2]
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.507    37.076    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.222    37.178    
    SLICE_X68Y85         FDRE (Setup_fdre_C_D)        0.029    37.207    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                         -32.357    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.095ns  (logic 2.594ns (36.560%)  route 4.501ns (63.440%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -3.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 37.075 - 40.000 ) 
    Source Clock Delay      (SCD):    1.053ns = ( 21.053 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233    21.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    14.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    15.882    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    15.978 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.296    18.275    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.124    18.399 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.720    19.119    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    19.215 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         1.839    21.053    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    22.081 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y38         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    22.572 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.072    25.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_1[0]
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    25.767 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    25.767    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I0_O)      0.241    26.008 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.413    26.421    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[2]
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.298    26.719 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.665    27.384    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.152    27.536 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[2]_i_2/O
                         net (fo=1, routed)           0.287    27.823    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[2]_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.326    28.149 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    28.149    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[2]
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         1.506    37.075    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
                         clock pessimism              0.325    37.399    
                         clock uncertainty           -0.222    37.177    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.031    37.208    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                         -28.149    
  -------------------------------------------------------------------
                         slack                                  9.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.471ns (38.882%)  route 0.740ns (61.118%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     0.451 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=24, routed)          0.359     0.809    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.854 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.854    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I1_O)      0.064     0.918 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.175     1.093    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I3_O)        0.108     1.201 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.059     1.260    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[1]
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.305 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[1]_i_2/O
                         net (fo=1, routed)           0.148     1.453    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[1]_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.498 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.498    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[1]
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.092    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.740ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.413ns (33.392%)  route 0.824ns (66.608%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164     0.450 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.386     0.836    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y106        MUXF7 (Prop_muxf7_S_O)       0.096     0.932 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.387     1.319    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[11]
    SLICE_X69Y85         LUT4 (Prop_lut4_I3_O)        0.108     1.427 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[11]_INST_0/O
                         net (fo=1, routed)           0.050     1.478    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[11]
    SLICE_X69Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.523 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[3]_i_3/O
                         net (fo=1, routed)           0.000     1.523    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[3]
    SLICE_X69Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.835    -1.276    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X69Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.222    -0.309    
    SLICE_X69Y85         FDRE (Hold_fdre_C_D)         0.092    -0.217    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.447ns (35.335%)  route 0.818ns (64.665%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164     0.450 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.391     0.841    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X63Y85         MUXF7 (Prop_muxf7_S_O)       0.085     0.926 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.168     1.093    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.108     1.201 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.135     1.336    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[0]
    SLICE_X65Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.381 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2/O
                         net (fo=1, routed)           0.125     1.506    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.551 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.551    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[0]
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.091    -0.219    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.437ns (33.149%)  route 0.881ns (66.851%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     0.451 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=24, routed)          0.272     0.723    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X62Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.768 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.768    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X62Y105        MUXF7 (Prop_muxf7_I1_O)      0.075     0.843 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.470     1.312    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[9]
    SLICE_X66Y85         LUT4 (Prop_lut4_I3_O)        0.108     1.420 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.140     1.560    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[9]
    SLICE_X66Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.605 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.605    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[1]
    SLICE_X66Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.835    -1.276    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X66Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.222    -0.309    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.120    -0.189    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.407ns (30.760%)  route 0.916ns (69.240%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164     0.450 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.326     0.776    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y106        MUXF7 (Prop_muxf7_S_O)       0.090     0.866 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.501     1.367    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[10]
    SLICE_X70Y83         LUT4 (Prop_lut4_I3_O)        0.108     1.475 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.089     1.564    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[10]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.609 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.609    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[2]
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.121    -0.190    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.543ns (40.703%)  route 0.791ns (59.297%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     0.451 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=24, routed)          0.328     0.778    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.823 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.823    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X62Y85         MUXF7 (Prop_muxf7_I1_O)      0.075     0.898 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.145     1.043    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[2]
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.108     1.151 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.221     1.372    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I3_O)        0.044     1.416 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[2]_i_2/O
                         net (fo=1, routed)           0.098     1.514    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[2]_i_2_n_0
    SLICE_X67Y84         LUT6 (Prop_lut6_I5_O)        0.107     1.621 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.621    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[3]_0[2]
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X67Y84         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.222    -0.310    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.092    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.407ns (28.634%)  route 1.014ns (71.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164     0.450 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.405     0.855    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y105        MUXF7 (Prop_muxf7_S_O)       0.090     0.945 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.455     1.400    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[5]
    SLICE_X69Y83         LUT4 (Prop_lut4_I3_O)        0.108     1.508 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.155     1.662    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[5]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.707 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[1]
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.120    -0.191    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.943ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.407ns (28.284%)  route 1.032ns (71.716%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164     0.450 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.465     0.915    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y107        MUXF7 (Prop_muxf7_S_O)       0.090     1.005 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.508     1.513    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[6]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.108     1.621 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.059     1.680    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[6]
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.725 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.725    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[2]
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.835    -1.276    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.222    -0.309    
    SLICE_X68Y85         FDRE (Hold_fdre_C_D)         0.091    -0.218    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.436ns (29.475%)  route 1.043ns (70.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.567     0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y98         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     0.451 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=24, routed)          0.415     0.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X63Y107        LUT5 (Prop_lut5_I0_O)        0.045     0.911 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X63Y107        MUXF7 (Prop_muxf7_I1_O)      0.074     0.985 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.466     1.451    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[8]
    SLICE_X71Y83         LUT4 (Prop_lut4_I3_O)        0.108     1.559 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[8]_INST_0/O
                         net (fo=1, routed)           0.162     1.721    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[8]
    SLICE_X70Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.766    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/D[0]
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X70Y83         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.222    -0.311    
    SLICE_X70Y83         FDRE (Hold_fdre_C_D)         0.121    -0.190    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.424ns (29.042%)  route 1.036ns (70.958%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    0.286ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.797    -0.617    design_1_i/BRAM_MUX_0/U0/clk_50_MHz
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full__0/O
                         net (fo=1, routed)           0.266    -0.306    design_1_i/BRAM_MUX_0/U0/clka_bram_full
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  design_1_i/BRAM_MUX_0/U0/clka_bram_full_BUFG_inst/O
                         net (fo=226, routed)         0.566     0.286    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y96         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.164     0.450 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=24, routed)          0.343     0.792    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X62Y104        LUT6 (Prop_lut6_I2_O)        0.045     0.837 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.837    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X62Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     0.899 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.515     1.415    design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_in_full_bram[7]
    SLICE_X68Y85         LUT4 (Prop_lut4_I3_O)        0.108     1.523 r  design_1_i/VGA_TOP_WITH_DATA_MUX/bram_datain_mux_0/U0/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.178     1.701    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/frame_fix[7]
    SLICE_X68Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/bg_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]_0[3]
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=321, routed)         0.835    -1.276    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X68Y85         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.222    -0.309    
    SLICE_X68Y85         FDRE (Hold_fdre_C_D)         0.092    -0.217    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  1.963    





