# Lab 5 for Computer Architecture (ECE09243)
<h2>256x32 RAM Module in Verilog</h2> 

Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.

Decoder (Decoder.v)

256x32 RAM (RAM.v)

64x8 RAM (RAM64x8.v)

Gavin's 256x32 RAM Testbench (RAMtb-Gavin.v)

Manas's 256x32 RAM Testbench (RAMtb-Manas.v)

Jesselyn's 256x32 RAM Testbench (RAMtb-Jesselyn.v)
