<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p192" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_192{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t2_192{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_192{left:116px;bottom:999px;letter-spacing:-0.26px;}
#t4_192{left:194px;bottom:999px;letter-spacing:-0.1px;}
#t5_192{left:239px;bottom:999px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_192{left:239px;bottom:982px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t7_192{left:239px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_192{left:239px;bottom:864px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t9_192{left:239px;bottom:847px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#ta_192{left:239px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_192{left:599px;bottom:999px;letter-spacing:-0.19px;}
#tc_192{left:671px;bottom:999px;letter-spacing:-0.12px;}
#td_192{left:772px;bottom:999px;letter-spacing:-0.11px;}
#te_192{left:754px;bottom:982px;letter-spacing:-0.11px;word-spacing:0.06px;}
#tf_192{left:121px;bottom:806px;}
#tg_192{left:194px;bottom:806px;letter-spacing:-0.13px;}
#th_192{left:239px;bottom:806px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ti_192{left:608px;bottom:806px;}
#tj_192{left:697px;bottom:806px;}
#tk_192{left:771px;bottom:806px;letter-spacing:-0.1px;}
#tl_192{left:765px;bottom:789px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tm_192{left:114px;bottom:765px;letter-spacing:-0.22px;}
#tn_192{left:194px;bottom:765px;letter-spacing:-0.14px;}
#to_192{left:239px;bottom:765px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_192{left:239px;bottom:748px;letter-spacing:-0.11px;}
#tq_192{left:239px;bottom:731px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tr_192{left:239px;bottom:714px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ts_192{left:570px;bottom:765px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#tt_192{left:570px;bottom:748px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tu_192{left:570px;bottom:731px;letter-spacing:-0.11px;word-spacing:0.06px;}
#tv_192{left:570px;bottom:714px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#tw_192{left:570px;bottom:698px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_192{left:570px;bottom:681px;letter-spacing:-0.13px;word-spacing:0.06px;}
#ty_192{left:570px;bottom:664px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tz_192{left:663px;bottom:765px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t10_192{left:663px;bottom:748px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t11_192{left:663px;bottom:731px;letter-spacing:-0.11px;}
#t12_192{left:663px;bottom:714px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t13_192{left:663px;bottom:698px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t14_192{left:663px;bottom:681px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t15_192{left:663px;bottom:664px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t16_192{left:663px;bottom:647px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t17_192{left:663px;bottom:630px;letter-spacing:-0.1px;}
#t18_192{left:663px;bottom:613px;letter-spacing:-0.13px;}
#t19_192{left:772px;bottom:765px;letter-spacing:-0.11px;}
#t1a_192{left:111px;bottom:589px;letter-spacing:-0.2px;}
#t1b_192{left:194px;bottom:589px;letter-spacing:-0.13px;}
#t1c_192{left:239px;bottom:589px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1d_192{left:239px;bottom:484px;letter-spacing:-0.09px;}
#t1e_192{left:263px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_192{left:496px;bottom:484px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1g_192{left:599px;bottom:589px;letter-spacing:-0.19px;}
#t1h_192{left:697px;bottom:589px;}
#t1i_192{left:771px;bottom:589px;letter-spacing:-0.12px;}
#t1j_192{left:260px;bottom:1083px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1k_192{left:139px;bottom:1054px;letter-spacing:-0.14px;}
#t1l_192{left:362px;bottom:1027px;letter-spacing:-0.13px;}
#t1m_192{left:591px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1n_192{left:595px;bottom:1027px;letter-spacing:-0.18px;}
#t1o_192{left:681px;bottom:1043px;letter-spacing:-0.12px;}
#t1p_192{left:684px;bottom:1027px;letter-spacing:-0.29px;}
#t1q_192{left:757px;bottom:1027px;letter-spacing:-0.15px;}
#t1r_192{left:106px;bottom:1027px;letter-spacing:-0.17px;}
#t1s_192{left:188px;bottom:1027px;letter-spacing:-0.27px;}
#t1t_192{left:259px;bottom:957px;letter-spacing:-0.16px;}
#t1u_192{left:413px;bottom:957px;letter-spacing:-0.17px;}
#t1v_192{left:286px;bottom:933px;}
#t1w_192{left:334px;bottom:933px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1x_192{left:286px;bottom:911px;}
#t1y_192{left:334px;bottom:911px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1z_192{left:259px;bottom:693px;letter-spacing:-0.16px;}
#t20_192{left:413px;bottom:693px;letter-spacing:-0.17px;}
#t21_192{left:286px;bottom:669px;}
#t22_192{left:334px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t23_192{left:286px;bottom:647px;}
#t24_192{left:334px;bottom:647px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t25_192{left:259px;bottom:567px;letter-spacing:-0.16px;}
#t26_192{left:413px;bottom:567px;letter-spacing:-0.17px;}
#t27_192{left:286px;bottom:542px;}
#t28_192{left:334px;bottom:542px;letter-spacing:-0.14px;}
#t29_192{left:286px;bottom:521px;}
#t2a_192{left:334px;bottom:521px;letter-spacing:-0.11px;}

.s1_192{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_192{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s3_192{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s4_192{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s5_192{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts192" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg192Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg192" style="-webkit-user-select: none;"><object width="935" height="1210" data="192/192.svg" type="image/svg+xml" id="pdf192" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_192" class="t s1_192">192 </span><span id="t2_192" class="t s1_192">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t3_192" class="t s2_192">RE </span><span id="t4_192" class="t s2_192">25 </span><span id="t5_192" class="t s2_192">Used to enable reverse-endian memory references while </span>
<span id="t6_192" class="t s2_192">the processor is running in user mode: </span>
<span id="t7_192" class="t s2_192">Neither Debug Mode nor Kernel Mode nor Supervisor </span>
<span id="t8_192" class="t s2_192">Mode references are affected by the state of this bit. </span>
<span id="t9_192" class="t s2_192">If this bit is not implemented, it must be ignored on write </span>
<span id="ta_192" class="t s2_192">and read as zero. </span>
<span id="tb_192" class="t s2_192">R/W </span><span id="tc_192" class="t s2_192">Undefined </span><span id="td_192" class="t s2_192">Optional </span>
<span id="te_192" class="t s2_192">(Pre-Release 6) </span>
<span id="tf_192" class="t s2_192">0 </span><span id="tg_192" class="t s2_192">25 </span><span id="th_192" class="t s2_192">This bit must be written as zero; returns zero on read. </span><span id="ti_192" class="t s2_192">0 </span><span id="tj_192" class="t s2_192">0 </span><span id="tk_192" class="t s2_192">Reserved </span>
<span id="tl_192" class="t s2_192">(Release 6) </span>
<span id="tm_192" class="t s2_192">MX </span><span id="tn_192" class="t s2_192">24 </span><span id="to_192" class="t s2_192">Enables access to MDMX™ and MIPS® DSP resources </span>
<span id="tp_192" class="t s2_192">on processors implementing one of these ASEs. If neither </span>
<span id="tq_192" class="t s2_192">the MDMX nor the MIPS DSP Module is implemented, </span>
<span id="tr_192" class="t s2_192">this bit must be ignored on write and read as zero. </span>
<span id="ts_192" class="t s2_192">R if the proces- </span>
<span id="tt_192" class="t s2_192">sor imple- </span>
<span id="tu_192" class="t s2_192">ments neither </span>
<span id="tv_192" class="t s2_192">the MDMX </span>
<span id="tw_192" class="t s2_192">nor the MIPS </span>
<span id="tx_192" class="t s2_192">DSP Modules; </span>
<span id="ty_192" class="t s2_192">otherwise R/W </span>
<span id="tz_192" class="t s2_192">0 if the pro- </span>
<span id="t10_192" class="t s2_192">cessor imple- </span>
<span id="t11_192" class="t s2_192">ments </span>
<span id="t12_192" class="t s2_192">neither the </span>
<span id="t13_192" class="t s2_192">MDMX nor </span>
<span id="t14_192" class="t s2_192">the MIPS </span>
<span id="t15_192" class="t s2_192">DSP Mod- </span>
<span id="t16_192" class="t s2_192">ules; other- </span>
<span id="t17_192" class="t s2_192">wise </span>
<span id="t18_192" class="t s2_192">Undefined </span>
<span id="t19_192" class="t s2_192">Optional </span>
<span id="t1a_192" class="t s2_192">BEV </span><span id="t1b_192" class="t s2_192">22 </span><span id="t1c_192" class="t s2_192">Controls the location of exception vectors: </span>
<span id="t1d_192" class="t s2_192">See </span><span id="t1e_192" class="t s3_192">“Exception Vector Locations” on page 84 </span><span id="t1f_192" class="t s2_192">for details. </span>
<span id="t1g_192" class="t s2_192">R/W </span><span id="t1h_192" class="t s2_192">1 </span><span id="t1i_192" class="t s2_192">Required </span>
<span id="t1j_192" class="t s4_192">Table 9.47 Status Register Field Descriptions (Continued) </span>
<span id="t1k_192" class="t s5_192">Fields </span>
<span id="t1l_192" class="t s5_192">Description </span>
<span id="t1m_192" class="t s5_192">Read / </span>
<span id="t1n_192" class="t s5_192">Write </span>
<span id="t1o_192" class="t s5_192">Reset </span>
<span id="t1p_192" class="t s5_192">State </span><span id="t1q_192" class="t s5_192">Compliance </span><span id="t1r_192" class="t s5_192">Name </span><span id="t1s_192" class="t s5_192">Bits </span>
<span id="t1t_192" class="t s5_192">Encoding </span><span id="t1u_192" class="t s5_192">Meaning </span>
<span id="t1v_192" class="t s2_192">0 </span><span id="t1w_192" class="t s2_192">User mode uses configured endianness </span>
<span id="t1x_192" class="t s2_192">1 </span><span id="t1y_192" class="t s2_192">User mode uses reversed endianness </span>
<span id="t1z_192" class="t s5_192">Encoding </span><span id="t20_192" class="t s5_192">Meaning </span>
<span id="t21_192" class="t s2_192">0 </span><span id="t22_192" class="t s2_192">Access not allowed </span>
<span id="t23_192" class="t s2_192">1 </span><span id="t24_192" class="t s2_192">Access allowed </span>
<span id="t25_192" class="t s5_192">Encoding </span><span id="t26_192" class="t s5_192">Meaning </span>
<span id="t27_192" class="t s2_192">0 </span><span id="t28_192" class="t s2_192">Normal </span>
<span id="t29_192" class="t s2_192">1 </span><span id="t2a_192" class="t s2_192">Bootstrap </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
