<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>EE445M Real Time Operating Systems: Sysctl_api</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">EE445M Real Time Operating Systems
   
   </div>
   <div id="projectbrief">Taken at the University of Texas Spring 2015</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('group__sysctl__api.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Sysctl_api</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gac5fbff938556da80415fb3e72a9a408f">FLASH_PP_MAINSS_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(a)&#160;&#160;&#160;((a &amp; 0x7c0) &gt;&gt; 6)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga60c8da9dcb738f8815705a3c72c25615">MAX_XTAL_ENTRIES</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga982496fe979d7ce71dffea3669c6fa79">PLL_M_TO_REG</a>(mi, mf)&#160;&#160;&#160;((uint32_t)mi | (uint32_t)(mf &lt;&lt; <a class="el" href="tm4c123gh6pm_8h.html#a74a0cb30677d19f64ab7e3f34b093759">SYSCTL_PLLFREQ0_MFRAC_S</a>))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga580daaf281b1d0669c00489b538c4b9e">PLL_N_TO_REG</a>(n)&#160;&#160;&#160;((uint32_t)(n - 1) &lt;&lt; <a class="el" href="tm4c123gh6pm_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">SYSCTL_PLLFREQ1_N_S</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga964a824e22039a7b4191aac3a785c26d">SYSCTL_PPBASE</a>&#160;&#160;&#160;0x400fe300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga728149fdb5d71e5ad29f79fa143beeaa">SYSCTL_SRBASE</a>&#160;&#160;&#160;0x400fe500</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga06ebceaf21699c2734ece677f50757bb">SYSCTL_RCGCBASE</a>&#160;&#160;&#160;0x400fe600</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaa1107dc41d3c5c0ab71df0a55ebbcb3a">SYSCTL_SCGCBASE</a>&#160;&#160;&#160;0x400fe700</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga66fef5e82d99e1417797cf570cc8574f">SYSCTL_DCGCBASE</a>&#160;&#160;&#160;0x400fe800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga82a193fd8d66ec461b8a67e0604d99f1">SYSCTL_PCBASE</a>&#160;&#160;&#160;0x400fe900</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab339add73c43f8b19bfa850e0fc999ec">SYSCTL_PRBASE</a>&#160;&#160;&#160;0x400fea00</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34">_SysCtlMemTimingGet</a> (uint32_t ui32SysClock)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaf8b5b9064eb5650bc260ff79e75b0ccb">_SysCtlFrequencyGet</a> (uint32_t ui32Xtal)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gae9d9e3eec4d4b8d8c87720c767f4f36f">SysCtlSRAMSizeGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gadd2e0ff17f85017c043a3a318806d428">SysCtlFlashSizeGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gac12b8bc7c66e7ee2f2c49913ea2910e1">SysCtlFlashSectorSizeGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga8b1d6a1177370abf4bdda1bdf49236c6">SysCtlPeripheralPresent</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga7ddf1f06376894c31e5596f562c299ac">SysCtlPeripheralReady</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga0cf69aace5f096e92b7908fbe5e7fdc5">SysCtlPeripheralPowerOn</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga18c4cbb616f0b37b806914543e2a09b4">SysCtlPeripheralPowerOff</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab8c537abe40caacd5dfa7ffdedefb6b9">SysCtlPeripheralReset</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga2fbae61db465e1d861a62785d28e3ad6">SysCtlPeripheralEnable</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga41000fce023961157e6031ac94ff1f3a">SysCtlPeripheralDisable</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga88db79b809decde9d228ee2c3e58a727">SysCtlPeripheralSleepEnable</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaa1131a3d12965af7cdaa02f0649dc237">SysCtlPeripheralSleepDisable</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gad412f63e83618b3085f324778b1fd606">SysCtlPeripheralDeepSleepEnable</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga8f46fff4f83f6e6771b9839fe58d209a">SysCtlPeripheralDeepSleepDisable</a> (uint32_t ui32Peripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating</a> (bool bEnable)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaad3caf3c0e7eddea266b7dc2fcb121c4">SysCtlIntRegister</a> (void(*pfnHandler)(void))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga96fa0579c653617672244b6a280d9897">SysCtlIntUnregister</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga4d75a6ab7e4a0d8fb88d7ef9359b2adb">SysCtlIntEnable</a> (uint32_t ui32Ints)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaae3131c668931a976c6005d17135693b">SysCtlIntDisable</a> (uint32_t ui32Ints)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gad6c94773880c951cdfe70b387626d081">SysCtlIntClear</a> (uint32_t ui32Ints)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab10bfca29c2ba2a5ad80f8c57192ef7d">SysCtlIntStatus</a> (bool bMasked)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga8341b222d20f658e2507540aeafe4c55">SysCtlLDOSleepSet</a> (uint32_t ui32Voltage)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab7ece7aa0f01d403375b329b615965b9">SysCtlLDOSleepGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gae3647a438a01f95e022cbada36e3ef90">SysCtlLDODeepSleepSet</a> (uint32_t ui32Voltage)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga42bfcfe02f41590d06d6f58f6486357e">SysCtlLDODeepSleepGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab2e05e98db611a541c28f2c218952282">SysCtlSleepPowerSet</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab2db971f213bf6250c763840a2b44585">SysCtlDeepSleepPowerSet</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga90efcbaddc41095b9567cae626aaeb2c">SysCtlSleep</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gac54fcca75df0066bd2b2ecdf92c0eda2">SysCtlDeepSleep</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga1afa3bfa9b77ae24b8acdb0147496f5a">SysCtlResetCauseGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab9735274e5c9468bb55ecde9ca07bfb1">SysCtlResetCauseClear</a> (uint32_t ui32Causes)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaa5ea49a00d023774f052fc53a2ccb953">SysCtlMOSCConfigSet</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaf5bd79f60945f405c34c89005b0eb50d">SysCtlPIOSCCalibrate</a> (uint32_t ui32Type)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga109ad31fa3c2d1957454c8e73a8bbae6">SysCtlResetBehaviorSet</a> (uint32_t ui32Behavior)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga42211457f456c2c2b68b490acc320177">SysCtlResetBehaviorGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga21032362a556673829fb41e4f057ec5a">SysCtlClockFreqSet</a> (uint32_t ui32Config, uint32_t ui32SysClock)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab9c9f4e4588e1e9c5b42e3c3b109e5c1">SysCtlClockSet</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga97d96b02b249a16354577bde88ece728">SysCtlClockGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga744cd0f180b45ce693702fd074acb1db">SysCtlDeepSleepClockSet</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gac1a32f72f5bad65b43795069a68ac2a6">SysCtlDeepSleepClockConfigSet</a> (uint32_t ui32Div, uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga444e7a242f14e945fcc7a909d13d2d3c">SysCtlPWMClockSet</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaaccf3eef212a6be9e924103bd100f54f">SysCtlPWMClockGet</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gadf2447348f48b339b8e7a73ed5e80afd">SysCtlGPIOAHBEnable</a> (uint32_t ui32GPIOPeripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga319195ed040b6d8ddaee3ca5ea562606">SysCtlGPIOAHBDisable</a> (uint32_t ui32GPIOPeripheral)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga9af839cfa9e1635c3d437b7f466c0e03">SysCtlUSBPLLEnable</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga980dda99cd999c319351c2c24992d9a6">SysCtlUSBPLLDisable</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga5ab556872df7db77f97c62502f99ee30">SysCtlVoltageEventConfig</a> (uint32_t ui32Config)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga477377a31fd24fa238e9235392d69e68">SysCtlVoltageEventStatus</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaf62659875c2673c4f6da90ed38e6e230">SysCtlVoltageEventClear</a> (uint32_t ui32Status)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga628248ad7d1558ec4f3a4070068422a6">SysCtlNMIStatus</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga1fa88f58928e04ae7a3b35355664d4d9">SysCtlNMIClear</a> (uint32_t ui32Ints)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga57d891ebea267f6236f5192b9f09f657">SysCtlClockOutConfig</a> (uint32_t ui32Config, uint32_t ui32Div)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gaf719a6614c2febdea012870765a7d06c">SysCtlAltClkConfig</a> (uint32_t ui32Config)</td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga286fd0282c7ed9baca324931b9318afd">g_pui32Xtals</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gac23401a8baf013db8de53e8f2bc40425">g_pppui32XTALtoVCO</a> [<a class="el" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>][<a class="el" href="group__sysctl__api.html#ga60c8da9dcb738f8815705a3c72c25615">MAX_XTAL_ENTRIES</a>][2]</td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="sysctl_8c.html#a6200ecba0e8920f130f2f238408f6b2a">ui32Frequency</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="sysctl_8c.html#a69f0c60ec67c7d2049e1fa89c765202d">ui32MemTiming</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__api.html#gab395c49428439a98393ff4e262b27082">g_pui32VCOFrequencies</a> [<a class="el" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>]</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gac5fbff938556da80415fb3e72a9a408f"></a><!-- doxytag: member="sysctl.c::FLASH_PP_MAINSS_S" ref="gac5fbff938556da80415fb3e72a9a408f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#gac5fbff938556da80415fb3e72a9a408f">FLASH_PP_MAINSS_S</a>&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00065">65</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00500">SysCtlFlashSectorSizeGet()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb2b8dc5aca3e1b9faffeacd6bb92b4c"></a><!-- doxytag: member="sysctl.c::MAX_VCO_ENTRIES" ref="gadb2b8dc5aca3e1b9faffeacd6bb92b4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00118">118</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l02115">SysCtlClockFreqSet()</a>.</p>

</div>
</div>
<a class="anchor" id="ga60c8da9dcb738f8815705a3c72c25615"></a><!-- doxytag: member="sysctl.c::MAX_XTAL_ENTRIES" ref="ga60c8da9dcb738f8815705a3c72c25615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga60c8da9dcb738f8815705a3c72c25615">MAX_XTAL_ENTRIES</a>&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00119">119</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga982496fe979d7ce71dffea3669c6fa79"></a><!-- doxytag: member="sysctl.c::PLL_M_TO_REG" ref="ga982496fe979d7ce71dffea3669c6fa79" args="(mi, mf)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga982496fe979d7ce71dffea3669c6fa79">PLL_M_TO_REG</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mf&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((uint32_t)mi | (uint32_t)(mf &lt;&lt; <a class="el" href="tm4c123gh6pm_8h.html#a74a0cb30677d19f64ab7e3f34b093759">SYSCTL_PLLFREQ0_MFRAC_S</a>))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00127">127</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga580daaf281b1d0669c00489b538c4b9e"></a><!-- doxytag: member="sysctl.c::PLL_N_TO_REG" ref="ga580daaf281b1d0669c00489b538c4b9e" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga580daaf281b1d0669c00489b538c4b9e">PLL_N_TO_REG</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(n - 1) &lt;&lt; <a class="el" href="tm4c123gh6pm_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">SYSCTL_PLLFREQ1_N_S</a>)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00129">129</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga66fef5e82d99e1417797cf570cc8574f"></a><!-- doxytag: member="sysctl.c::SYSCTL_DCGCBASE" ref="ga66fef5e82d99e1417797cf570cc8574f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga66fef5e82d99e1417797cf570cc8574f">SYSCTL_DCGCBASE</a>&#160;&#160;&#160;0x400fe800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00345">345</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l01161">SysCtlPeripheralDeepSleepDisable()</a>, and <a class="el" href="sysctl_8c_source.html#l01093">SysCtlPeripheralDeepSleepEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga82a193fd8d66ec461b8a67e0604d99f1"></a><!-- doxytag: member="sysctl.c::SYSCTL_PCBASE" ref="ga82a193fd8d66ec461b8a67e0604d99f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga82a193fd8d66ec461b8a67e0604d99f1">SYSCTL_PCBASE</a>&#160;&#160;&#160;0x400fe900</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00346">346</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00703">SysCtlPeripheralPowerOff()</a>, and <a class="el" href="sysctl_8c_source.html#l00667">SysCtlPeripheralPowerOn()</a>.</p>

</div>
</div>
<a class="anchor" id="ga964a824e22039a7b4191aac3a785c26d"></a><!-- doxytag: member="sysctl.c::SYSCTL_PPBASE" ref="ga964a824e22039a7b4191aac3a785c26d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga964a824e22039a7b4191aac3a785c26d">SYSCTL_PPBASE</a>&#160;&#160;&#160;0x400fe300</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00341">341</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00568">SysCtlPeripheralPresent()</a>.</p>

</div>
</div>
<a class="anchor" id="gab339add73c43f8b19bfa850e0fc999ec"></a><!-- doxytag: member="sysctl.c::SYSCTL_PRBASE" ref="gab339add73c43f8b19bfa850e0fc999ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#gab339add73c43f8b19bfa850e0fc999ec">SYSCTL_PRBASE</a>&#160;&#160;&#160;0x400fea00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00347">347</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00632">SysCtlPeripheralReady()</a>.</p>

</div>
</div>
<a class="anchor" id="ga06ebceaf21699c2734ece677f50757bb"></a><!-- doxytag: member="sysctl.c::SYSCTL_RCGCBASE" ref="ga06ebceaf21699c2734ece677f50757bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga06ebceaf21699c2734ece677f50757bb">SYSCTL_RCGCBASE</a>&#160;&#160;&#160;0x400fe600</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00343">343</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00898">SysCtlPeripheralDisable()</a>, and <a class="el" href="sysctl_8c_source.html#l00841">SysCtlPeripheralEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1107dc41d3c5c0ab71df0a55ebbcb3a"></a><!-- doxytag: member="sysctl.c::SYSCTL_SCGCBASE" ref="gaa1107dc41d3c5c0ab71df0a55ebbcb3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#gaa1107dc41d3c5c0ab71df0a55ebbcb3a">SYSCTL_SCGCBASE</a>&#160;&#160;&#160;0x400fe700</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00344">344</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l01027">SysCtlPeripheralSleepDisable()</a>, and <a class="el" href="sysctl_8c_source.html#l00962">SysCtlPeripheralSleepEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga728149fdb5d71e5ad29f79fa143beeaa"></a><!-- doxytag: member="sysctl.c::SYSCTL_SRBASE" ref="ga728149fdb5d71e5ad29f79fa143beeaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga728149fdb5d71e5ad29f79fa143beeaa">SYSCTL_SRBASE</a>&#160;&#160;&#160;0x400fe500</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00342">342</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00762">SysCtlPeripheralReset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga368eb5ebc0c5267aef73cd1caf7d873c"></a><!-- doxytag: member="sysctl.c::SysCtlXtalCfgToIndex" ref="ga368eb5ebc0c5267aef73cd1caf7d873c" args="(a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a</td><td>)</td>
          <td>&#160;&#160;&#160;((a &amp; 0x7c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00074">74</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l02115">SysCtlClockFreqSet()</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="gaf8b5b9064eb5650bc260ff79e75b0ccb"></a><!-- doxytag: member="sysctl.c::_SysCtlFrequencyGet" ref="gaf8b5b9064eb5650bc260ff79e75b0ccb" args="(uint32_t ui32Xtal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__sysctl__api.html#gaf8b5b9064eb5650bc260ff79e75b0ccb">_SysCtlFrequencyGet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Xtal</em></td><td>)</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00266">266</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00109">SYSCTL_PLLFREQ0</a>, <a class="el" href="hw__sysctl_8h_source.html#l01548">SYSCTL_PLLFREQ0_MFRAC_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01550">SYSCTL_PLLFREQ0_MFRAC_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01549">SYSCTL_PLLFREQ0_MINT_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l00110">SYSCTL_PLLFREQ1</a>, <a class="el" href="hw__sysctl_8h_source.html#l01560">SYSCTL_PLLFREQ1_N_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01562">SYSCTL_PLLFREQ1_N_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01559">SYSCTL_PLLFREQ1_Q_M</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01561">SYSCTL_PLLFREQ1_Q_S</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l02115">SysCtlClockFreqSet()</a>.</p>
<div class="fragment"><pre class="fragment">{
    uint32_t ui32Result;
    uint_fast16_t ui16F1, ui16F2;
    uint_fast16_t ui16PInt, ui16PFract;
    uint_fast8_t ui8Q, ui8N;

    <span class="comment">//</span>
    <span class="comment">// Extract all of the values from the hardware registers.</span>
    <span class="comment">//</span>
    ui16PFract = ((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) &amp; <a class="code" href="hw__sysctl_8h.html#afef9d1e924a08a717cd2a179415f87ee">SYSCTL_PLLFREQ0_MFRAC_M</a>) &gt;&gt;
                  <a class="code" href="hw__sysctl_8h.html#a74a0cb30677d19f64ab7e3f34b093759">SYSCTL_PLLFREQ0_MFRAC_S</a>);
    ui16PInt = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a06f10c3bb3998d174a15051fed182d22">SYSCTL_PLLFREQ0_MINT_M</a>;
    ui8Q = (((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">SYSCTL_PLLFREQ1</a>) &amp; <a class="code" href="hw__sysctl_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159">SYSCTL_PLLFREQ1_Q_M</a>) &gt;&gt;
             <a class="code" href="hw__sysctl_8h.html#ace8575577d0a4037333a38f97adb9f7b">SYSCTL_PLLFREQ1_Q_S</a>) + 1);
    ui8N = (((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">SYSCTL_PLLFREQ1</a>) &amp; <a class="code" href="hw__sysctl_8h.html#af2b299d2ba238cbead1ac1fdc034e01f">SYSCTL_PLLFREQ1_N_M</a>) &gt;&gt;
             <a class="code" href="hw__sysctl_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">SYSCTL_PLLFREQ1_N_S</a>) + 1);

    <span class="comment">//</span>
    <span class="comment">// Divide the crystal value by N.</span>
    <span class="comment">//</span>
    ui32Xtal /= (uint32_t)ui8N;

    <span class="comment">//</span>
    <span class="comment">// Calculate the multiplier for bits 9:5.</span>
    <span class="comment">//</span>
    ui16F1 = ui16PFract / 32;

    <span class="comment">//</span>
    <span class="comment">// Calculate the multiplier for bits 4:0.</span>
    <span class="comment">//</span>
    ui16F2 = ui16PFract - (ui16F1 * 32);

    <span class="comment">//</span>
    <span class="comment">// Get the integer portion.</span>
    <span class="comment">//</span>
    ui32Result = ui32Xtal * (uint32_t)ui16PInt;

    <span class="comment">//</span>
    <span class="comment">// Add first fractional bits portion(9:0).</span>
    <span class="comment">//</span>
    ui32Result += (ui32Xtal * (uint32_t)ui16F1) / 32;

    <span class="comment">//</span>
    <span class="comment">// Add the second fractional bits portion(4:0).</span>
    <span class="comment">//</span>
    ui32Result += (ui32Xtal * (uint32_t)ui16F2) / 1024;

    <span class="comment">//</span>
    <span class="comment">// Divide the result by Q.</span>
    <span class="comment">//</span>
    ui32Result = ui32Result / (uint32_t)ui8Q;

    <span class="comment">//</span>
    <span class="comment">// Return the resulting PLL frequency.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(ui32Result);
}
</pre></div>
<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_gaf8b5b9064eb5650bc260ff79e75b0ccb_icgraph.png" border="0" usemap="#group__sysctl__api_gaf8b5b9064eb5650bc260ff79e75b0ccb_icgraph" alt=""/></div>
<map name="group__sysctl__api_gaf8b5b9064eb5650bc260ff79e75b0ccb_icgraph" id="group__sysctl__api_gaf8b5b9064eb5650bc260ff79e75b0ccb_icgraph">
<area shape="rect" id="node3" href="group__sysctl__api.html#ga21032362a556673829fb41e4f057ec5a" title="SysCtlClockFreqSet" alt="" coords="207,5,348,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga9da7d5e35bad642b1198eec94e458a34"></a><!-- doxytag: member="sysctl.c::_SysCtlMemTimingGet" ref="ga9da7d5e35bad642b1198eec94e458a34" args="(uint32_t ui32SysClock)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34">_SysCtlMemTimingGet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SysClock</em></td><td>)</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00227">227</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a>, <a class="el" href="sysctl_8c_source.html#l00194">ui32Frequency</a>, and <a class="el" href="sysctl_8c_source.html#l00195">ui32MemTiming</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l02115">SysCtlClockFreqSet()</a>.</p>
<div class="fragment"><pre class="fragment">{
    uint_fast8_t ui8Idx;

    <span class="comment">//</span>
    <span class="comment">// Loop through the flash memory timings.</span>
    <span class="comment">//</span>
    <span class="keywordflow">for</span>(ui8Idx = 0;
        ui8Idx &lt; (<span class="keyword">sizeof</span>(<a class="code" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a>) / <span class="keyword">sizeof</span>(<a class="code" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a>[0]));
        ui8Idx++)
    {
        <span class="comment">//</span>
        <span class="comment">// See if the system clock frequency is less than the maximum frequency</span>
        <span class="comment">// for this flash memory timing.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(ui32SysClock &lt;= <a class="code" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a>[ui8Idx].<a class="code" href="sysctl_8c.html#a6200ecba0e8920f130f2f238408f6b2a">ui32Frequency</a>)
        {
            <span class="comment">//</span>
            <span class="comment">// This flash memory timing is the best choice for the system clock</span>
            <span class="comment">// frequency, so return it now.</span>
            <span class="comment">//</span>
            <span class="keywordflow">return</span>(<a class="code" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a>[ui8Idx].<a class="code" href="sysctl_8c.html#a69f0c60ec67c7d2049e1fa89c765202d">ui32MemTiming</a>);
        }
    }

    <span class="comment">//</span>
    <span class="comment">// An appropriate flash memory timing could not be found, so the device is</span>
    <span class="comment">// being clocked too fast.  Return the default flash memory timing.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(0);
}
</pre></div>
<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga9da7d5e35bad642b1198eec94e458a34_icgraph.png" border="0" usemap="#group__sysctl__api_ga9da7d5e35bad642b1198eec94e458a34_icgraph" alt=""/></div>
<map name="group__sysctl__api_ga9da7d5e35bad642b1198eec94e458a34_icgraph" id="group__sysctl__api_ga9da7d5e35bad642b1198eec94e458a34_icgraph">
<area shape="rect" id="node3" href="group__sysctl__api.html#ga21032362a556673829fb41e4f057ec5a" title="SysCtlClockFreqSet" alt="" coords="215,5,356,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaf719a6614c2febdea012870765a7d06c"></a><!-- doxytag: member="sysctl.c::SysCtlAltClkConfig" ref="gaf719a6614c2febdea012870765a7d06c" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gaf719a6614c2febdea012870765a7d06c">SysCtlAltClkConfig</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures the alternate peripheral clock source.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>holds the configuration options for the alternate peripheral clock.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the alternate peripheral clock. The alternate peripheral clock is used to provide a known clock in all operating modes to peripherals that support using the alternate peripheral clock as an input clock. The <em>ui32Config</em> parameter value provides the clock input source using one of the following values:</p>
<ul>
<li><b>SYSCTL_ALTCLK_PIOSC</b> - use the PIOSC as the alternate clock source (default).</li>
<li><b>SYSCTL_ALTCLK_RTCOSC</b> - use the Hibernate module RTC clock as the alternate clock source.</li>
<li><b>SYSCTL_ALTCLK_LFIOSC</b> - use the low-frequency internal oscillator as the alternate clock source.</li>
</ul>
<p><b>Example:</b> Select the Hibernate module RTC clock as the alternate clock source.</p>
<div class="fragment"><pre class="fragment">
//!
//! //
//! // Select the Hibernate module RTC clock as the alternate clock source.
//! //
//! SysCtlAltClkConfig(SYSCTL_ALTCLK_RTCOSC);
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>The availability of the alternate peripheral clock varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03686">3686</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00098">SYSCTL_ALTCLKCFG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Set the requested configuration and divisor.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a51c1ad20cdc6c1eded606b1d42b4ab6c">SYSCTL_ALTCLKCFG</a>) = ui32Config;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga21032362a556673829fb41e4f057ec5a"></a><!-- doxytag: member="sysctl.c::SysCtlClockFreqSet" ref="ga21032362a556673829fb41e4f057ec5a" args="(uint32_t ui32Config, uint32_t ui32SysClock)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga21032362a556673829fb41e4f057ec5a">SysCtlClockFreqSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SysClock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures the system clock.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the required configuration of the device clocking. </td></tr>
    <tr><td class="paramname">ui32SysClock</td><td>is the requested processor frequency.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the main system clocking for the device. The input frequency, oscillator source, whether or not to enable the PLL, and the system clock divider are all configured with this function. This function configures the system frequency to the closest available divisor of one of the fixed PLL VCO settings provided in the <em>ui32Config</em> parameter. The caller sets the <em>ui32SysClock</em> parameter to request the system clock frequency, and this function then attempts to match this using the values provided in the <em>ui32Config</em> parameter. If this function cannot exactly match the requested frequency, it picks the closest frequency that is lower than the requested frequency. The <em>ui32Config</em> parameter provides the remaining configuration options using a set of defines that are a logical OR of several different values, many of which are grouped into sets where only one of the set can be chosen. This function returns the current system frequency which may not match the requested frequency.</p>
<p>The oscillator source is chosen with one of the following values:</p>
<ul>
<li><b>SYSCTL_OSC_MAIN</b> to use an external crystal or oscillator.</li>
<li><b>SYSCTL_OSC_INT</b> to use the 16-MHz precision internal oscillator.</li>
<li><b>SYSCTL_OSC_INT30</b> to use the internal low frequency oscillator.</li>
<li><b>SYSCTL_OSC_EXT32</b> to use the hibernate modules 32.786-kHz oscillator. This option is only available on devices that include the hibernation module.</li>
</ul>
<p>The system clock source is chosen with one of the following values:</p>
<ul>
<li><b>SYSCTL_USE_PLL</b> is used to select the PLL output as the system clock.</li>
<li><b>SYSCTL_USE_OSC</b> is used to choose one of the oscillators as the system clock.</li>
</ul>
<p>The PLL VCO frequency is chosen with one of the the following values:</p>
<ul>
<li><b>SYSCTL_CFG_VCO_480</b> to set the PLL VCO output to 480-MHz</li>
<li><b>SYSCTL_CFG_VCO_320</b> to set the PLL VCO output to 320-MHz</li>
</ul>
<p>Example: Configure the system clocking to be 40 MHz with a 320-MHz PLL setting using the 16-MHz internal oscillator.</p>
<div class="fragment"><pre class="fragment">
//! SysCtlClockFreqSet(SYSCTL_OSC_INT | SYSCTL_USE_PLL | SYSCTL_CFG_VCO_320,
//!                    40000000);
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>This function cannot be used with TM4C123 devices. For TM4C123 devices use the <a class="el" href="group__sysctl__api.html#gab9c9f4e4588e1e9c5b42e3c3b109e5c1">SysCtlClockSet()</a> function.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The actual configured system clock frequency in Hz or zero if the value could not be changed due to a parameter error or PLL lock failure. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l02115">2115</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="sysctl_8c_source.html#l00266">_SysCtlFrequencyGet()</a>, <a class="el" href="sysctl_8c_source.html#l00227">_SysCtlMemTimingGet()</a>, <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00093">CLASS_IS_TM4C123</a>, <a class="el" href="sysctl_8c_source.html#l00137">g_pppui32XTALtoVCO</a>, <a class="el" href="sysctl_8c_source.html#l00081">g_pui32Xtals</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="sysctl_8c_source.html#l00118">MAX_VCO_ENTRIES</a>, <a class="el" href="hw__sysctl_8h_source.html#l00078">SYSCTL_MEMTIM0</a>, <a class="el" href="hw__sysctl_8h_source.html#l00075">SYSCTL_MOSCCTL</a>, <a class="el" href="hw__sysctl_8h_source.html#l01173">SYSCTL_MOSCCTL_NOXTAL</a>, <a class="el" href="hw__sysctl_8h_source.html#l01171">SYSCTL_MOSCCTL_OSCRNG</a>, <a class="el" href="hw__sysctl_8h_source.html#l01172">SYSCTL_MOSCCTL_PWRDN</a>, <a class="el" href="sysctl_8h_source.html#l00382">SYSCTL_OSC_EXT32</a>, <a class="el" href="sysctl_8h_source.html#l00379">SYSCTL_OSC_INT</a>, <a class="el" href="sysctl_8h_source.html#l00381">SYSCTL_OSC_INT30</a>, <a class="el" href="sysctl_8h_source.html#l00378">SYSCTL_OSC_MAIN</a>, <a class="el" href="hw__sysctl_8h_source.html#l00109">SYSCTL_PLLFREQ0</a>, <a class="el" href="hw__sysctl_8h_source.html#l01547">SYSCTL_PLLFREQ0_PLLPWR</a>, <a class="el" href="hw__sysctl_8h_source.html#l00110">SYSCTL_PLLFREQ1</a>, <a class="el" href="hw__sysctl_8h_source.html#l00111">SYSCTL_PLLSTAT</a>, <a class="el" href="hw__sysctl_8h_source.html#l01569">SYSCTL_PLLSTAT_LOCK</a>, <a class="el" href="hw__sysctl_8h_source.html#l00076">SYSCTL_RSCLKCFG</a>, <a class="el" href="hw__sysctl_8h_source.html#l01183">SYSCTL_RSCLKCFG_MEMTIMU</a>, <a class="el" href="hw__sysctl_8h_source.html#l01184">SYSCTL_RSCLKCFG_NEWFREQ</a>, <a class="el" href="hw__sysctl_8h_source.html#l01198">SYSCTL_RSCLKCFG_OSCSRC_LFIOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01194">SYSCTL_RSCLKCFG_OSCSRC_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01200">SYSCTL_RSCLKCFG_OSCSRC_MOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01196">SYSCTL_RSCLKCFG_OSCSRC_PIOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01202">SYSCTL_RSCLKCFG_OSCSRC_RTC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01205">SYSCTL_RSCLKCFG_OSYSDIV_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01209">SYSCTL_RSCLKCFG_OSYSDIV_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01187">SYSCTL_RSCLKCFG_PLLSRC_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01191">SYSCTL_RSCLKCFG_PLLSRC_MOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01189">SYSCTL_RSCLKCFG_PLLSRC_PIOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01207">SYSCTL_RSCLKCFG_PSYSDIV_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01211">SYSCTL_RSCLKCFG_PSYSDIV_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01186">SYSCTL_RSCLKCFG_USEPLL</a>, <a class="el" href="sysctl_8h_source.html#l00350">SYSCTL_USE_OSC</a>, <a class="el" href="sysctl_8h_source.html#l00349">SYSCTL_USE_PLL</a>, <a class="el" href="sysctl_8h_source.html#l00367">SYSCTL_XTAL_10MHZ</a>, <a class="el" href="sysctl_8h_source.html#l00372">SYSCTL_XTAL_16MHZ</a>, <a class="el" href="sysctl_8h_source.html#l00377">SYSCTL_XTAL_25MHZ</a>, <a class="el" href="sysctl_8h_source.html#l00360">SYSCTL_XTAL_5MHZ</a>, and <a class="el" href="sysctl_8c_source.html#l00074">SysCtlXtalCfgToIndex</a>.</p>
<div class="fragment"><pre class="fragment">{
    int32_t i32Timeout, i32VCOIdx, i32XtalIdx;
    uint32_t ui32MOSCCTL;
    uint32_t ui32SysDiv, ui32Osc, ui32OscSelect, ui32RSClkConfig;
    <span class="keywordtype">bool</span> bNewPLL;

    <span class="comment">//</span>
    <span class="comment">// TM4C123 devices should not use this function.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(<a class="code" href="hw__types_8h.html#aed400510c15509bdc6296e5c233f6cd3">CLASS_IS_TM4C123</a>)
    {
        <span class="keywordflow">return</span>(0);
    }

    <span class="comment">//</span>
    <span class="comment">// Get the index of the crystal from the ui32Config parameter.</span>
    <span class="comment">//</span>
    i32XtalIdx = <a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(ui32Config);

    <span class="comment">//</span>
    <span class="comment">// Determine which non-PLL source was selected.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>((ui32Config &amp; 0x38) == <a class="code" href="sysctl_8h.html#aaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Use the nominal frequency for the PIOSC oscillator and set the</span>
        <span class="comment">// crystal select.</span>
        <span class="comment">//</span>
        ui32Osc = 16000000;
        ui32OscSelect = <a class="code" href="hw__sysctl_8h.html#a81df0865eb6a0cd2505356ebed046c7d">SYSCTL_RSCLKCFG_OSCSRC_PIOSC</a>;
        ui32OscSelect |= <a class="code" href="hw__sysctl_8h.html#ae305421a2d99204a6b53a355b4e315b7">SYSCTL_RSCLKCFG_PLLSRC_PIOSC</a>;

        <span class="comment">//</span>
        <span class="comment">// Force the crystal index to the value for 16-MHz.</span>
        <span class="comment">//</span>
        i32XtalIdx = <a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(<a class="code" href="sysctl_8h.html#aa28940746d2ba2b251b11043dd8bc2fe">SYSCTL_XTAL_16MHZ</a>);
    }
    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((ui32Config &amp; 0x38) == <a class="code" href="sysctl_8h.html#a0bfa7f9a23c526e81a784d8184f34585">SYSCTL_OSC_INT30</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Use the nominal frequency for the low frequency oscillator.</span>
        <span class="comment">//</span>
        ui32Osc = 30000;
        ui32OscSelect = <a class="code" href="hw__sysctl_8h.html#aac42648f3999f5c1544920a2a1bde84e">SYSCTL_RSCLKCFG_OSCSRC_LFIOSC</a>;
    }
    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((ui32Config &amp; 0x38) == (<a class="code" href="sysctl_8h.html#a378ad2f17176867836a92c3a18d725bd">SYSCTL_OSC_EXT32</a> &amp; 0x38))
    {
        <span class="comment">//</span>
        <span class="comment">// Use the RTC frequency.</span>
        <span class="comment">//</span>
        ui32Osc = 32768;
        ui32OscSelect = <a class="code" href="hw__sysctl_8h.html#aa86a34dfecf1a7dfece6c36161563f15">SYSCTL_RSCLKCFG_OSCSRC_RTC</a>;
    }
    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((ui32Config &amp; 0x38) == <a class="code" href="sysctl_8h.html#a8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Bounds check the source frequency for the main oscillator.  The is</span>
        <span class="comment">// because the PLL tables in the g_pppui32XTALtoVCO structure range</span>
        <span class="comment">// from 5MHz to 25MHz.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>((i32XtalIdx &gt; (<a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(<a class="code" href="sysctl_8h.html#af059fbe6af6b3a69daeaf2e98243b26e">SYSCTL_XTAL_25MHZ</a>))) ||
           (i32XtalIdx &lt; (<a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(<a class="code" href="sysctl_8h.html#a06524c0e03c2638fdc962921ce46c4ec">SYSCTL_XTAL_5MHZ</a>))))
        {
            <span class="keywordflow">return</span>(0);
        }

        ui32Osc = <a class="code" href="group__sysctl__api.html#ga286fd0282c7ed9baca324931b9318afd">g_pui32Xtals</a>[i32XtalIdx];

        <span class="comment">//</span>
        <span class="comment">// Set the PLL source select to MOSC.</span>
        <span class="comment">//</span>
        ui32OscSelect = <a class="code" href="hw__sysctl_8h.html#a533dd46fdc3103682b4c1fd88bc1d37f">SYSCTL_RSCLKCFG_OSCSRC_MOSC</a>;
        ui32OscSelect |= <a class="code" href="hw__sysctl_8h.html#a5cedd49a20397d9a407bc2146ebe6f86">SYSCTL_RSCLKCFG_PLLSRC_MOSC</a>;

        <span class="comment">//</span>
        <span class="comment">// Clear MOSC power down, high oscillator range setting, and no crystal</span>
        <span class="comment">// present setting.</span>
        <span class="comment">//</span>
        ui32MOSCCTL = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a25e07d3c958f6bac10d5a290d57bfae8">SYSCTL_MOSCCTL</a>) &amp;
                      ~(<a class="code" href="hw__sysctl_8h.html#ae6e8884fee0dd53336ff1d16039642fc">SYSCTL_MOSCCTL_OSCRNG</a> | <a class="code" href="hw__sysctl_8h.html#ab179bbf07de9a14680180d927f80bb30">SYSCTL_MOSCCTL_PWRDN</a> |
                        <a class="code" href="hw__sysctl_8h.html#aad290593a7a5690ac2f0515a1ef83cb8">SYSCTL_MOSCCTL_NOXTAL</a>);

        <span class="comment">//</span>
        <span class="comment">// Increase the drive strength for MOSC of 10 MHz and above.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(i32XtalIdx &gt;= (<a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(<a class="code" href="sysctl_8h.html#a07f8ad200134c73d8638e34bd0d7d8a4">SYSCTL_XTAL_10MHZ</a>) -
                          (<a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(<a class="code" href="sysctl_8h.html#a06524c0e03c2638fdc962921ce46c4ec">SYSCTL_XTAL_5MHZ</a>))))
        {
            ui32MOSCCTL |= <a class="code" href="hw__sysctl_8h.html#ae6e8884fee0dd53336ff1d16039642fc">SYSCTL_MOSCCTL_OSCRNG</a>;
        }

        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a25e07d3c958f6bac10d5a290d57bfae8">SYSCTL_MOSCCTL</a>) = ui32MOSCCTL;
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// This was an invalid request because no oscillator source was</span>
        <span class="comment">// indicated.</span>
        <span class="comment">//</span>
        ui32Osc = 0;
        ui32OscSelect = <a class="code" href="hw__sysctl_8h.html#a81df0865eb6a0cd2505356ebed046c7d">SYSCTL_RSCLKCFG_OSCSRC_PIOSC</a>;
    }

    <span class="comment">//</span>
    <span class="comment">// Check if the running with the PLL enabled was requested.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>((ui32Config &amp; <a class="code" href="sysctl_8h.html#a0626a3210d8069dfd85a6ba94b4af45c">SYSCTL_USE_OSC</a>) == <a class="code" href="sysctl_8h.html#a403d221759494417f175f6b78730cfcf">SYSCTL_USE_PLL</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// ui32Config must be SYSCTL_OSC_MAIN or SYSCTL_OSC_INT.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(((ui32Config &amp; 0x38) != <a class="code" href="sysctl_8h.html#a8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a>) &amp;&amp;
           ((ui32Config &amp; 0x38) != <a class="code" href="sysctl_8h.html#aaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a>))
        {
            <span class="keywordflow">return</span>(0);
        }

        <span class="comment">//</span>
        <span class="comment">// Get the VCO index out of the ui32Config parameter.</span>
        <span class="comment">//</span>
        i32VCOIdx = (ui32Config &gt;&gt; 24) &amp; 7;

        <span class="comment">//</span>
        <span class="comment">// Check that the VCO index is not out of bounds.</span>
        <span class="comment">//</span>
        <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(i32VCOIdx &lt; <a class="code" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>);

        <span class="comment">//</span>
        <span class="comment">// Set the memory timings for the maximum external frequency since</span>
        <span class="comment">// this could be a switch to PIOSC or possibly to MOSC which can be</span>
        <span class="comment">// up to 25MHz.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1ded1e08fac09568fbe21641faa964b2">SYSCTL_MEMTIM0</a>) = <a class="code" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34">_SysCtlMemTimingGet</a>(25000000);

        <span class="comment">//</span>
        <span class="comment">// Clear the old PLL divider and source in case it was set.</span>
        <span class="comment">//</span>
        ui32RSClkConfig = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) &amp;
                          ~(<a class="code" href="hw__sysctl_8h.html#a84c79546cde10307f87b13c64a675899">SYSCTL_RSCLKCFG_PSYSDIV_M</a> |
                            <a class="code" href="hw__sysctl_8h.html#a2f64a99ff99898ef764e90fb7f4b744a">SYSCTL_RSCLKCFG_OSCSRC_M</a> |
                            <a class="code" href="hw__sysctl_8h.html#a2fd8e56d8d617ac113ff8145fc5cc68e">SYSCTL_RSCLKCFG_PLLSRC_M</a> | <a class="code" href="hw__sysctl_8h.html#a8a4cd2f1b8e43126380b44f569321236">SYSCTL_RSCLKCFG_USEPLL</a>);

        <span class="comment">//</span>
        <span class="comment">// Update the memory timings to match running from PIOSC.</span>
        <span class="comment">//</span>
        ui32RSClkConfig |= <a class="code" href="hw__sysctl_8h.html#a320d4b1615bb0535625bc95508f8090f">SYSCTL_RSCLKCFG_MEMTIMU</a>;

        <span class="comment">//</span>
        <span class="comment">// Update clock configuration to switch back to PIOSC.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) = ui32RSClkConfig;

        <span class="comment">//</span>
        <span class="comment">// The table starts at 5 MHz so modify the index to match this.</span>
        <span class="comment">//</span>
        i32XtalIdx -= <a class="code" href="group__sysctl__api.html#ga368eb5ebc0c5267aef73cd1caf7d873c">SysCtlXtalCfgToIndex</a>(<a class="code" href="sysctl_8h.html#a06524c0e03c2638fdc962921ce46c4ec">SYSCTL_XTAL_5MHZ</a>);

        <span class="comment">//</span>
        <span class="comment">// If there were no changes to the PLL do not force the PLL to lock by</span>
        <span class="comment">// writing the PLL settings.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">SYSCTL_PLLFREQ1</a>) !=
            <a class="code" href="group__sysctl__api.html#gac23401a8baf013db8de53e8f2bc40425">g_pppui32XTALtoVCO</a>[i32VCOIdx][i32XtalIdx][1]) ||
           (<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) !=
            (<a class="code" href="group__sysctl__api.html#gac23401a8baf013db8de53e8f2bc40425">g_pppui32XTALtoVCO</a>[i32VCOIdx][i32XtalIdx][0] |
             <a class="code" href="hw__sysctl_8h.html#a7c2901a94699025653a8f22ed33de653">SYSCTL_PLLFREQ0_PLLPWR</a>)))
        {
            bNewPLL = <span class="keyword">true</span>;
        }
        <span class="keywordflow">else</span>
        {
            bNewPLL = <span class="keyword">false</span>;
        }

        <span class="comment">//</span>
        <span class="comment">// If there are new PLL settings write them.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(bNewPLL)
        {
            <span class="comment">//</span>
            <span class="comment">// Set the oscillator source.</span>
            <span class="comment">//</span>
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) |= ui32OscSelect;

            <span class="comment">//</span>
            <span class="comment">// Set the M, N and Q values provided from the table and preserve</span>
            <span class="comment">// the power state of the main PLL.</span>
            <span class="comment">//</span>
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">SYSCTL_PLLFREQ1</a>) =
                <a class="code" href="group__sysctl__api.html#gac23401a8baf013db8de53e8f2bc40425">g_pppui32XTALtoVCO</a>[i32VCOIdx][i32XtalIdx][1];
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) =
                (<a class="code" href="group__sysctl__api.html#gac23401a8baf013db8de53e8f2bc40425">g_pppui32XTALtoVCO</a>[i32VCOIdx][i32XtalIdx][0] |
                 (<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a7c2901a94699025653a8f22ed33de653">SYSCTL_PLLFREQ0_PLLPWR</a>));
        }

        <span class="comment">//</span>
        <span class="comment">// Calculate the System divider such that we get a frequency that is</span>
        <span class="comment">// the closest to the requested frequency without going over.</span>
        <span class="comment">//</span>
        ui32SysDiv = (<a class="code" href="group__sysctl__api.html#gab395c49428439a98393ff4e262b27082">g_pui32VCOFrequencies</a>[i32VCOIdx] + ui32SysClock - 1) /
                     ui32SysClock;

        <span class="comment">//</span>
        <span class="comment">// Calculate the actual system clock.</span>
        <span class="comment">//</span>
        ui32SysClock = <a class="code" href="group__sysctl__api.html#gaf8b5b9064eb5650bc260ff79e75b0ccb">_SysCtlFrequencyGet</a>(ui32Osc) / ui32SysDiv;

        <span class="comment">//</span>
        <span class="comment">// Set the Flash and EEPROM timing values.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1ded1e08fac09568fbe21641faa964b2">SYSCTL_MEMTIM0</a>) = <a class="code" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34">_SysCtlMemTimingGet</a>(ui32SysClock);

        <span class="comment">//</span>
        <span class="comment">// Check if the PLL is already powered up.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a7c2901a94699025653a8f22ed33de653">SYSCTL_PLLFREQ0_PLLPWR</a>)
        {
            <span class="keywordflow">if</span>(bNewPLL == <span class="keyword">true</span>)
            {
                <span class="comment">//</span>
                <span class="comment">// Trigger the PLL to lock to the new frequency.</span>
                <span class="comment">//</span>
                <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) |= <a class="code" href="hw__sysctl_8h.html#a16918678dcf63749488d25c7b1a8c1c5">SYSCTL_RSCLKCFG_NEWFREQ</a>;
            }
        }
        <span class="keywordflow">else</span>
        {
            <span class="comment">//</span>
            <span class="comment">// Power up the PLL.</span>
            <span class="comment">//</span>
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) |= <a class="code" href="hw__sysctl_8h.html#a7c2901a94699025653a8f22ed33de653">SYSCTL_PLLFREQ0_PLLPWR</a>;
        }

        <span class="comment">//</span>
        <span class="comment">// Wait until the PLL has locked.</span>
        <span class="comment">//</span>
        <span class="keywordflow">for</span>(i32Timeout = 32768; i32Timeout &gt; 0; i32Timeout--)
        {
            <span class="keywordflow">if</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a22dba56588d81f1db2a533a89128eb89">SYSCTL_PLLSTAT</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999">SYSCTL_PLLSTAT_LOCK</a>))
            {
                <span class="keywordflow">break</span>;
            }
        }

        <span class="comment">//</span>
        <span class="comment">// If the loop above did not timeout then switch over to the PLL</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(i32Timeout)
        {
            ui32RSClkConfig = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>);
            ui32RSClkConfig |= ((ui32SysDiv - 1) &lt;&lt;
                                <a class="code" href="hw__sysctl_8h.html#a96aecbc9a186fe7b2ec9404b28900be4">SYSCTL_RSCLKCFG_PSYSDIV_S</a>) | ui32OscSelect |
                               <a class="code" href="hw__sysctl_8h.html#a8a4cd2f1b8e43126380b44f569321236">SYSCTL_RSCLKCFG_USEPLL</a>;
            ui32RSClkConfig |= <a class="code" href="hw__sysctl_8h.html#a320d4b1615bb0535625bc95508f8090f">SYSCTL_RSCLKCFG_MEMTIMU</a>;

            <span class="comment">//</span>
            <span class="comment">// Set the new clock configuration.</span>
            <span class="comment">//</span>
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) = ui32RSClkConfig;
        }
        <span class="keywordflow">else</span>
        {
            ui32SysClock = 0;
        }
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// Set the Flash and EEPROM timing values for PIOSC.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1ded1e08fac09568fbe21641faa964b2">SYSCTL_MEMTIM0</a>) = <a class="code" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34">_SysCtlMemTimingGet</a>(16000000);

        <span class="comment">//</span>
        <span class="comment">// Make sure that the PLL is powered down since it is not being used.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>) &amp;= ~SYSCTL_PLLFREQ0_PLLPWR;

        <span class="comment">//</span>
        <span class="comment">// Clear the old PLL divider and source in case it was set.</span>
        <span class="comment">//</span>
        ui32RSClkConfig = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>);
        ui32RSClkConfig &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a9e8b21bfa3486207d03e5b9ecad17eaa">SYSCTL_RSCLKCFG_OSYSDIV_M</a> |
                             <a class="code" href="hw__sysctl_8h.html#a2f64a99ff99898ef764e90fb7f4b744a">SYSCTL_RSCLKCFG_OSCSRC_M</a> |
                             <a class="code" href="hw__sysctl_8h.html#a8a4cd2f1b8e43126380b44f569321236">SYSCTL_RSCLKCFG_USEPLL</a>);

        <span class="comment">//</span>
        <span class="comment">// Update the memory timings.</span>
        <span class="comment">//</span>
        ui32RSClkConfig |= <a class="code" href="hw__sysctl_8h.html#a320d4b1615bb0535625bc95508f8090f">SYSCTL_RSCLKCFG_MEMTIMU</a>;

        <span class="comment">//</span>
        <span class="comment">// Set the new clock configuration.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) = ui32RSClkConfig;

        <span class="comment">//</span>
        <span class="comment">// If zero given as the system clock then default to divide by 1.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(ui32SysClock == 0)
        {
            ui32SysDiv = 0;
        }
        <span class="keywordflow">else</span>
        {
            <span class="comment">//</span>
            <span class="comment">// Calculate the System divider based on the requested</span>
            <span class="comment">// frequency.</span>
            <span class="comment">//</span>
            ui32SysDiv = ui32Osc / ui32SysClock;

            <span class="comment">//</span>
            <span class="comment">// If the system divisor is not already zero, subtract one to</span>
            <span class="comment">// set the value in the register which requires the value to</span>
            <span class="comment">// be n-1.</span>
            <span class="comment">//</span>
            <span class="keywordflow">if</span>(ui32SysDiv != 0)
            {
                ui32SysDiv -= 1;
            }

            <span class="comment">//</span>
            <span class="comment">// Calculate the system clock.</span>
            <span class="comment">//</span>
            ui32SysClock = ui32Osc / (ui32SysDiv + 1);
        }

        <span class="comment">//</span>
        <span class="comment">// Set the memory timing values for the new system clock.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1ded1e08fac09568fbe21641faa964b2">SYSCTL_MEMTIM0</a>) = <a class="code" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34">_SysCtlMemTimingGet</a>(ui32SysClock);

        <span class="comment">//</span>
        <span class="comment">// Set the new system clock values.</span>
        <span class="comment">//</span>
        ui32RSClkConfig = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>);
        ui32RSClkConfig |= (ui32SysDiv &lt;&lt; <a class="code" href="hw__sysctl_8h.html#a590dacc9fd90f16f71c1fca27e6e5302">SYSCTL_RSCLKCFG_OSYSDIV_S</a>) |
                           ui32OscSelect;

        <span class="comment">//</span>
        <span class="comment">// Update the memory timings.</span>
        <span class="comment">//</span>
        ui32RSClkConfig |= <a class="code" href="hw__sysctl_8h.html#a320d4b1615bb0535625bc95508f8090f">SYSCTL_RSCLKCFG_MEMTIMU</a>;

        <span class="comment">//</span>
        <span class="comment">// Set the new clock configuration.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) = ui32RSClkConfig;
    }

    <span class="keywordflow">return</span>(ui32SysClock);
}
</pre></div>
<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga21032362a556673829fb41e4f057ec5a_cgraph.png" border="0" usemap="#group__sysctl__api_ga21032362a556673829fb41e4f057ec5a_cgraph" alt=""/></div>
<map name="group__sysctl__api_ga21032362a556673829fb41e4f057ec5a_cgraph" id="group__sysctl__api_ga21032362a556673829fb41e4f057ec5a_cgraph">
<area shape="rect" id="node3" href="group__sysctl__api.html#gaf8b5b9064eb5650bc260ff79e75b0ccb" title="_SysCtlFrequencyGet" alt="" coords="203,5,352,35"/><area shape="rect" id="node5" href="group__sysctl__api.html#ga9da7d5e35bad642b1198eec94e458a34" title="_SysCtlMemTimingGet" alt="" coords="199,59,356,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga97d96b02b249a16354577bde88ece728"></a><!-- doxytag: member="sysctl.c::SysCtlClockGet" ref="ga97d96b02b249a16354577bde88ece728" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga97d96b02b249a16354577bde88ece728">SysCtlClockGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the processor clock rate.</p>
<p>This function determines the clock rate of the processor clock, which is also the clock rate of the peripheral modules (with the exception of PWM, which has its own clock divider; other peripherals may have different clocking, see the device data sheet for details).</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This cannot return accurate results if <a class="el" href="group__sysctl__api.html#gab9c9f4e4588e1e9c5b42e3c3b109e5c1">SysCtlClockSet()</a> has not been called to configure the clocking of the device, or if the device is directly clocked from a crystal (or a clock source) that is not one of the supported crystal frequencies. In the latter case, this function should be modified to directly return the correct system clock rate.</dd>
<dd>
This function can only be called on TM4C123 devices. For TM4C129 devices, the return value from <a class="el" href="group__sysctl__api.html#ga21032362a556673829fb41e4f057ec5a">SysCtlClockFreqSet()</a> indicates the system clock frequency.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The processor clock rate for TM4C123 devices only. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l02727">2727</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00093">CLASS_IS_TM4C123</a>, <a class="el" href="sysctl_8c_source.html#l00081">g_pui32Xtals</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00051">SYSCTL_DC1</a>, <a class="el" href="hw__sysctl_8h_source.html#l00679">SYSCTL_DC1_MINSYSDIV_20</a>, <a class="el" href="hw__sysctl_8h_source.html#l00677">SYSCTL_DC1_MINSYSDIV_25</a>, <a class="el" href="hw__sysctl_8h_source.html#l00675">SYSCTL_DC1_MINSYSDIV_40</a>, <a class="el" href="hw__sysctl_8h_source.html#l00673">SYSCTL_DC1_MINSYSDIV_50</a>, <a class="el" href="hw__sysctl_8h_source.html#l00671">SYSCTL_DC1_MINSYSDIV_66</a>, <a class="el" href="hw__sysctl_8h_source.html#l00669">SYSCTL_DC1_MINSYSDIV_80</a>, <a class="el" href="hw__sysctl_8h_source.html#l00668">SYSCTL_DC1_MINSYSDIV_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l00109">SYSCTL_PLLFREQ0</a>, <a class="el" href="hw__sysctl_8h_source.html#l01548">SYSCTL_PLLFREQ0_MFRAC_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01550">SYSCTL_PLLFREQ0_MFRAC_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01549">SYSCTL_PLLFREQ0_MINT_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01551">SYSCTL_PLLFREQ0_MINT_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l00110">SYSCTL_PLLFREQ1</a>, <a class="el" href="hw__sysctl_8h_source.html#l01560">SYSCTL_PLLFREQ1_N_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01562">SYSCTL_PLLFREQ1_N_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01559">SYSCTL_PLLFREQ1_Q_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01561">SYSCTL_PLLFREQ1_Q_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l00070">SYSCTL_RCC</a>, <a class="el" href="hw__sysctl_8h_source.html#l00074">SYSCTL_RCC2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01157">SYSCTL_RCC2_BYPASS2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01151">SYSCTL_RCC2_DIV400</a>, <a class="el" href="hw__sysctl_8h_source.html#l01163">SYSCTL_RCC2_OSCSRC2_32</a>, <a class="el" href="hw__sysctl_8h_source.html#l01158">SYSCTL_RCC2_OSCSRC2_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01153">SYSCTL_RCC2_SYSDIV2_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01164">SYSCTL_RCC2_SYSDIV2_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01154">SYSCTL_RCC2_SYSDIV2LSB</a>, <a class="el" href="hw__sysctl_8h_source.html#l01150">SYSCTL_RCC2_USERCC2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01076">SYSCTL_RCC_BYPASS</a>, <a class="el" href="hw__sysctl_8h_source.html#l01103">SYSCTL_RCC_OSCSRC_30</a>, <a class="el" href="hw__sysctl_8h_source.html#l01101">SYSCTL_RCC_OSCSRC_INT</a>, <a class="el" href="hw__sysctl_8h_source.html#l01102">SYSCTL_RCC_OSCSRC_INT4</a>, <a class="el" href="hw__sysctl_8h_source.html#l01099">SYSCTL_RCC_OSCSRC_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01100">SYSCTL_RCC_OSCSRC_MAIN</a>, <a class="el" href="hw__sysctl_8h_source.html#l01065">SYSCTL_RCC_SYSDIV_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01105">SYSCTL_RCC_SYSDIV_S</a>, <a class="el" href="hw__sysctl_8h_source.html#l01066">SYSCTL_RCC_USESYSDIV</a>, <a class="el" href="hw__sysctl_8h_source.html#l01077">SYSCTL_RCC_XTAL_M</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01106">SYSCTL_RCC_XTAL_S</a>.</p>

<p>Referenced by <a class="el" href="scheduler_8c_source.html#l00084">SchedulerInit()</a>, <a class="el" href="test-uart_8c_source.html#l00027">UART0_Handler()</a>, and <a class="el" href="lib_2libuart_2uart_8c_source.html#l00044">uart_init_()</a>.</p>
<div class="fragment"><pre class="fragment">{
    uint32_t ui32RCC, ui32RCC2, ui32PLL, ui32Clk, ui32Max;
    uint32_t ui32PLL1;

    <span class="comment">//</span>
    <span class="comment">// This function is only valid on TM4C123 devices.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(<a class="code" href="hw__types_8h.html#aed400510c15509bdc6296e5c233f6cd3">CLASS_IS_TM4C123</a>);

    <span class="comment">//</span>
    <span class="comment">// Read RCC and RCC2.</span>
    <span class="comment">//</span>
    ui32RCC = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>);
    ui32RCC2 = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>);

    <span class="comment">//</span>
    <span class="comment">// Get the base clock rate.</span>
    <span class="comment">//</span>
    <span class="keywordflow">switch</span>((ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940">SYSCTL_RCC2_USERCC2</a>) ?
           (ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#afdb53185ed0afb41bf88b1db0366084b">SYSCTL_RCC2_OSCSRC2_M</a>) :
           (ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#a75e7bedea67b510c86da55247b5fb2ac">SYSCTL_RCC_OSCSRC_M</a>))
    {
        <span class="comment">//</span>
        <span class="comment">// The main oscillator is the clock source.  Determine its rate from</span>
        <span class="comment">// the crystal setting field.</span>
        <span class="comment">//</span>
        <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#af3941f513e108623482be430f3f7b53d">SYSCTL_RCC_OSCSRC_MAIN</a>:
        {
            ui32Clk = <a class="code" href="group__sysctl__api.html#ga286fd0282c7ed9baca324931b9318afd">g_pui32Xtals</a>[(ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#a5df997a8860ccb7286d15ba776d5142d">SYSCTL_RCC_XTAL_M</a>) &gt;&gt;
                                   <a class="code" href="hw__sysctl_8h.html#ae5a82624a6b3ffcfeb7559ca85920c2c">SYSCTL_RCC_XTAL_S</a>];
            <span class="keywordflow">break</span>;
        }

        <span class="comment">//</span>
        <span class="comment">// The internal oscillator is the source clock.</span>
        <span class="comment">//</span>
        <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#ac778c87d200296b59cd6f1677e7dc933">SYSCTL_RCC_OSCSRC_INT</a>:
        {
            <span class="comment">//</span>
            <span class="comment">// The internal oscillator on all devices is 16 MHz.</span>
            <span class="comment">//</span>
            ui32Clk = 16000000;
            <span class="keywordflow">break</span>;
        }

        <span class="comment">//</span>
        <span class="comment">// The internal oscillator divided by four is the source clock.</span>
        <span class="comment">//</span>
        <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#a5886833e87f9efa8145163267953ca50">SYSCTL_RCC_OSCSRC_INT4</a>:
        {
            <span class="comment">//</span>
            <span class="comment">// The internal oscillator on all devices is 16 MHz.</span>
            <span class="comment">//</span>
            ui32Clk = 16000000 / 4;
            <span class="keywordflow">break</span>;
        }

        <span class="comment">//</span>
        <span class="comment">// The internal 30-KHz oscillator is the source clock.</span>
        <span class="comment">//</span>
        <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#af2ddb4f47bb269217c0ecd59dfa741c8">SYSCTL_RCC_OSCSRC_30</a>:
        {
            <span class="comment">//</span>
            <span class="comment">// The internal 30-KHz oscillator has an accuracy of +/- 30%.</span>
            <span class="comment">//</span>
            ui32Clk = 30000;
            <span class="keywordflow">break</span>;
        }

        <span class="comment">//</span>
        <span class="comment">// The 32.768-KHz clock from the hibernate module is the source clock.</span>
        <span class="comment">//</span>
        <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#ad9a3749bef22de7ffc9a143011b0178b">SYSCTL_RCC2_OSCSRC2_32</a>:
        {
            ui32Clk = 32768;
            <span class="keywordflow">break</span>;
        }

        <span class="comment">//</span>
        <span class="comment">// An unknown setting, so return a zero clock (that is, an unknown</span>
        <span class="comment">// clock rate).</span>
        <span class="comment">//</span>
        <span class="keywordflow">default</span>:
        {
            <span class="keywordflow">return</span>(0);
        }
    }

    <span class="comment">//</span>
    <span class="comment">// Default the maximum frequency to the maximum 32-bit unsigned value.</span>
    <span class="comment">//</span>
    ui32Max = 0xffffffff;

    <span class="comment">//</span>
    <span class="comment">// See if the PLL is being used.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(((ui32RCC2 &amp; SYSCTL_RCC2_USERCC2) &amp;&amp;
        !(ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#a00ba5e9742453395621589a080457f63">SYSCTL_RCC2_BYPASS2</a>)) ||
       (!(ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940">SYSCTL_RCC2_USERCC2</a>) &amp;&amp; !(ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110">SYSCTL_RCC_BYPASS</a>)))
    {
        <span class="comment">//</span>
        <span class="comment">// Read the two PLL frequency registers.  The formula for a</span>
        <span class="comment">// TM4C123 device is &quot;(xtal * m) / ((q + 1) * (n + 1))&quot;.</span>
        <span class="comment">//</span>
        ui32PLL = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>);
        ui32PLL1 = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a734cc69a16872dc5b0435dfc8e33ce8c">SYSCTL_PLLFREQ1</a>);

        <span class="comment">//</span>
        <span class="comment">// Divide the input clock by the dividers.</span>
        <span class="comment">//</span>
        ui32Clk /= ((((ui32PLL1 &amp; <a class="code" href="hw__sysctl_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159">SYSCTL_PLLFREQ1_Q_M</a>) &gt;&gt;
                      <a class="code" href="hw__sysctl_8h.html#ace8575577d0a4037333a38f97adb9f7b">SYSCTL_PLLFREQ1_Q_S</a>) + 1) *
                    (((ui32PLL1 &amp; <a class="code" href="hw__sysctl_8h.html#af2b299d2ba238cbead1ac1fdc034e01f">SYSCTL_PLLFREQ1_N_M</a>) &gt;&gt;
                      <a class="code" href="hw__sysctl_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">SYSCTL_PLLFREQ1_N_S</a>) + 1) * 2);

        <span class="comment">//</span>
        <span class="comment">// Multiply the clock by the multiplier, which is split into an</span>
        <span class="comment">// integer part and a fractional part.</span>
        <span class="comment">//</span>
        ui32Clk = ((ui32Clk * ((ui32PLL &amp; <a class="code" href="hw__sysctl_8h.html#a06f10c3bb3998d174a15051fed182d22">SYSCTL_PLLFREQ0_MINT_M</a>) &gt;&gt;
                               <a class="code" href="hw__sysctl_8h.html#a886a4cecfba3b1123f6d99a6b0312775">SYSCTL_PLLFREQ0_MINT_S</a>)) +
                   ((ui32Clk * ((ui32PLL &amp; <a class="code" href="hw__sysctl_8h.html#afef9d1e924a08a717cd2a179415f87ee">SYSCTL_PLLFREQ0_MFRAC_M</a>) &gt;&gt;
                                <a class="code" href="hw__sysctl_8h.html#a74a0cb30677d19f64ab7e3f34b093759">SYSCTL_PLLFREQ0_MFRAC_S</a>)) &gt;&gt; 10));

        <span class="comment">//</span>
        <span class="comment">// Force the system divider to be enabled.  It is always used when</span>
        <span class="comment">// using the PLL, but in some cases it does not read as being enabled.</span>
        <span class="comment">//</span>
        ui32RCC |= <a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a>;

        <span class="comment">//</span>
        <span class="comment">// Calculate the maximum system frequency.</span>
        <span class="comment">//</span>
        <span class="keywordflow">switch</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a9f9ebf19876182aab0eccfbc50bebc2e">SYSCTL_DC1</a>) &amp; <a class="code" href="hw__sysctl_8h.html#aad578b1c8ff2e3253c045ba3e5b84869">SYSCTL_DC1_MINSYSDIV_M</a>)
        {
            <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#a8bc026a02a463126719d7d1bc450b4c9">SYSCTL_DC1_MINSYSDIV_80</a>:
            {
                ui32Max = 80000000;
                <span class="keywordflow">break</span>;
            }
            <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#ada9dcea531ad43b1fd05291355054024">SYSCTL_DC1_MINSYSDIV_66</a>:
            {
                ui32Max = 66666666;
                <span class="keywordflow">break</span>;
            }
            <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#a00034b23e2a12068853df7db74eaff4d">SYSCTL_DC1_MINSYSDIV_50</a>:
            {
                ui32Max = 50000000;
                <span class="keywordflow">break</span>;
            }
            <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#a3ab2f555ce41d10906cbaa6a1baef889">SYSCTL_DC1_MINSYSDIV_40</a>:
            {
                ui32Max = 40000000;
                <span class="keywordflow">break</span>;
            }
            <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#ab2da3b5740c3a886169665c9a337790f">SYSCTL_DC1_MINSYSDIV_25</a>:
            {
                ui32Max = 25000000;
                <span class="keywordflow">break</span>;
            }
            <span class="keywordflow">case</span> <a class="code" href="hw__sysctl_8h.html#acd80b8dfcbb6dfbd3b8720702c3a139d">SYSCTL_DC1_MINSYSDIV_20</a>:
            {
                ui32Max = 20000000;
                <span class="keywordflow">break</span>;
            }
            <span class="keywordflow">default</span>:
            {
                <span class="keywordflow">break</span>;
            }
        }
    }

    <span class="comment">//</span>
    <span class="comment">// See if the system divider is being used.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Adjust the clock rate by the system clock divider.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(ui32RCC2 &amp; SYSCTL_RCC2_USERCC2)
        {
            <span class="keywordflow">if</span>((ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#aa06ac42bcfd26bc1d713eba6f7acf74d">SYSCTL_RCC2_DIV400</a>) &amp;&amp;
               (((ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940">SYSCTL_RCC2_USERCC2</a>) &amp;&amp;
                 !(ui32RCC2 &amp; SYSCTL_RCC2_BYPASS2)) ||
                (!(ui32RCC2 &amp; SYSCTL_RCC2_USERCC2) &amp;&amp;
                 !(ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110">SYSCTL_RCC_BYPASS</a>))))

            {
                ui32Clk = ((ui32Clk * 2) / (((ui32RCC2 &amp;
                                              (<a class="code" href="hw__sysctl_8h.html#a7f848a6822999ad303f55dcec9e9066b">SYSCTL_RCC2_SYSDIV2_M</a> |
                                               <a class="code" href="hw__sysctl_8h.html#a22f13ac333a74a868044424d01f853b3">SYSCTL_RCC2_SYSDIV2LSB</a>)) &gt;&gt;
                                             (<a class="code" href="hw__sysctl_8h.html#aed06c906f00b879806419ee043f2d78c">SYSCTL_RCC2_SYSDIV2_S</a> - 1)) +
                                            1));
            }
            <span class="keywordflow">else</span>
            {
                ui32Clk /= (((ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#a7f848a6822999ad303f55dcec9e9066b">SYSCTL_RCC2_SYSDIV2_M</a>) &gt;&gt;
                             <a class="code" href="hw__sysctl_8h.html#aed06c906f00b879806419ee043f2d78c">SYSCTL_RCC2_SYSDIV2_S</a>) + 1);
            }
        }
        <span class="keywordflow">else</span>
        {
            ui32Clk /= (((ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#a719b4628723fd5b2f675a111ef9aa851">SYSCTL_RCC_SYSDIV_M</a>) &gt;&gt;
                         <a class="code" href="hw__sysctl_8h.html#acec4f9e17ebfb07b682d8a59693a8db3">SYSCTL_RCC_SYSDIV_S</a>) + 1);
        }
    }

    <span class="comment">//</span>
    <span class="comment">// Limit the maximum clock to the maximum clock frequency.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(ui32Max &lt; ui32Clk)
    {
        ui32Clk = ui32Max;
    }

    <span class="comment">//</span>
    <span class="comment">// Return the computed clock rate.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(ui32Clk);
}
</pre></div>
<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga97d96b02b249a16354577bde88ece728_icgraph.png" border="0" usemap="#group__sysctl__api_ga97d96b02b249a16354577bde88ece728_icgraph" alt=""/></div>
<map name="group__sysctl__api_ga97d96b02b249a16354577bde88ece728_icgraph" id="group__sysctl__api_ga97d96b02b249a16354577bde88ece728_icgraph">
<area shape="rect" id="node3" href="group__scheduler__api.html#ga2ed1fb3704cb426cbb887f8061a12e12" title="SchedulerInit" alt="" coords="181,5,280,35"/><area shape="rect" id="node5" href="test-uart_8c.html#a82b7b0fba46f37a99898682733d4c73f" title="UART0_Handler" alt="" coords="172,59,289,88"/><area shape="rect" id="node9" href="lib_2libuart_2uart_8h.html#ac720323e085cb349e70d972a0f6fe261" title="uart_init_" alt="" coords="193,112,268,141"/><area shape="rect" id="node7" href="blinky_2startup__gcc_8c.html#a201468129b483039afc5a619e2d31097" title="__attribute__" alt="" coords="340,59,436,88"/><area shape="rect" id="node11" href="lib_2libuart_2uart_8h.html#a01f5996cfbcef121abc486e732b208c7" title="uart_init" alt="" coords="355,112,421,141"/><area shape="rect" id="node13" href="test-uart_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="485,112,536,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga57d891ebea267f6236f5192b9f09f657"></a><!-- doxytag: member="sysctl.c::SysCtlClockOutConfig" ref="ga57d891ebea267f6236f5192b9f09f657" args="(uint32_t ui32Config, uint32_t ui32Div)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga57d891ebea267f6236f5192b9f09f657">SysCtlClockOutConfig</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures and enables or disables the clock output on the DIVSCLK pin.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>holds the configuration options including enabling or disabling the clock output on the DIVSCLK pin. </td></tr>
    <tr><td class="paramname">ui32Div</td><td>is the divisor for the clock selected in the <em>ui32Config</em> parameter.</td></tr>
  </table>
  </dd>
</dl>
<p>This function selects the source for the DIVSCLK, enables or disables the clock output and provides an output divider value. The <em>ui32Div</em> parameter specifies the divider for the selected clock source and has a valid range of 1-256. The <em>ui32Config</em> parameter configures the DIVSCLK output based on the following settings:</p>
<p>The first setting allows the output to be enabled or disabled.</p>
<ul>
<li><b>SYSCTL_CLKOUT_EN</b> - enable the DIVSCLK output.</li>
<li><b>SYSCTL_CLKOUT_DIS</b> - disable the DIVSCLK output (default).</li>
</ul>
<p>The next group of settings selects the source for the DIVSCLK.</p>
<ul>
<li><b>SYSCTL_CLKOUT_SYSCLK</b> - use the current system clock as the source (default).</li>
<li><b>SYSCTL_CLKOUT_PIOSC</b> - use the PIOSC as the source.</li>
<li><b>SYSCTL_CLKOUT_MOSC</b> - use the MOSC as the source.</li>
</ul>
<p><b>Example:</b> Enable the PIOSC divided by 4 as the DIVSCLK output.</p>
<div class="fragment"><pre class="fragment">
//!
//! //
//! // Enable the PIOSC divided by 4 as the DIVSCLK output.
//! //
//! SysCtlClockOutConfig(SYSCTL_DIVSCLK_EN | SYSCTL_DIVSCLK_SRC_PIOSC, 4);
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>The availability of the DIVSCLK output varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03634">3634</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="sysctl_8h_source.html#l00563">SYSCTL_CLKOUT_DIS</a>, <a class="el" href="sysctl_8h_source.html#l00562">SYSCTL_CLKOUT_EN</a>, <a class="el" href="sysctl_8h_source.html#l00566">SYSCTL_CLKOUT_MOSC</a>, <a class="el" href="sysctl_8h_source.html#l00565">SYSCTL_CLKOUT_PIOSC</a>, <a class="el" href="sysctl_8h_source.html#l00564">SYSCTL_CLKOUT_SYSCLK</a>, <a class="el" href="hw__sysctl_8h_source.html#l00102">SYSCTL_DIVSCLK</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01501">SYSCTL_DIVSCLK_DIV_M</a>.</p>
<div class="fragment"><pre class="fragment">{
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(ui32Div != 0);
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>((ui32Config &amp; ~(<a class="code" href="sysctl_8h.html#ae2000c83d70954237d5981a0c172adf4">SYSCTL_CLKOUT_EN</a> | <a class="code" href="sysctl_8h.html#a54cf9ff06eac8184447f7296c790b076">SYSCTL_CLKOUT_DIS</a> |
                           <a class="code" href="sysctl_8h.html#a5b890de65910f0dfd2dee15a94ba678f">SYSCTL_CLKOUT_SYSCLK</a> | <a class="code" href="sysctl_8h.html#af10516a9ba4862bddbfbc0de762b6bca">SYSCTL_CLKOUT_PIOSC</a> |
                           <a class="code" href="sysctl_8h.html#ad9d2acd289ba757a7d741d9b2c8fbf7e">SYSCTL_CLKOUT_MOSC</a>)) == 0);

    <span class="comment">//</span>
    <span class="comment">// Set the requested configuration and divisor.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0477a1b414c4e90b5e8cc98e7fd5bb20">SYSCTL_DIVSCLK</a>) = ui32Config | ((ui32Div - 1) &amp;
                                          <a class="code" href="hw__sysctl_8h.html#a8e9b7b332d5568683c37bcb8067e6c57">SYSCTL_DIVSCLK_DIV_M</a>);
}
</pre></div>
</div>
</div>
<a class="anchor" id="gab9c9f4e4588e1e9c5b42e3c3b109e5c1"></a><!-- doxytag: member="sysctl.c::SysCtlClockSet" ref="gab9c9f4e4588e1e9c5b42e3c3b109e5c1" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gab9c9f4e4588e1e9c5b42e3c3b109e5c1">SysCtlClockSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the clocking of the device.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the required configuration of the device clocking.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the clocking of the device. The input crystal frequency, oscillator to be used, use of the PLL, and the system clock divider are all configured with this function.</p>
<p>The <em>ui32Config</em> parameter is the logical OR of several different values, many of which are grouped into sets where only one can be chosen.</p>
<p>The system clock divider is chosen with one of the following values: <b>SYSCTL_SYSDIV_1</b>, <b>SYSCTL_SYSDIV_2</b>, <b>SYSCTL_SYSDIV_3</b>, ... <b>SYSCTL_SYSDIV_64</b>.</p>
<p>The use of the PLL is chosen with either <b>SYSCTL_USE_PLL</b> or <b>SYSCTL_USE_OSC</b>.</p>
<p>The external crystal frequency is chosen with one of the following values: <b>SYSCTL_XTAL_4MHZ</b>, <b>SYSCTL_XTAL_4_09MHZ</b>, <b>SYSCTL_XTAL_4_91MHZ</b>, <b>SYSCTL_XTAL_5MHZ</b>, <b>SYSCTL_XTAL_5_12MHZ</b>, <b>SYSCTL_XTAL_6MHZ</b>, <b>SYSCTL_XTAL_6_14MHZ</b>, <b>SYSCTL_XTAL_7_37MHZ</b>, <b>SYSCTL_XTAL_8MHZ</b>, <b>SYSCTL_XTAL_8_19MHZ</b>, <b>SYSCTL_XTAL_10MHZ</b>, <b>SYSCTL_XTAL_12MHZ</b>, <b>SYSCTL_XTAL_12_2MHZ</b>, <b>SYSCTL_XTAL_13_5MHZ</b>, <b>SYSCTL_XTAL_14_3MHZ</b>, <b>SYSCTL_XTAL_16MHZ</b>, <b>SYSCTL_XTAL_16_3MHZ</b>, <b>SYSCTL_XTAL_18MHZ</b>, <b>SYSCTL_XTAL_20MHZ</b>, <b>SYSCTL_XTAL_24MHZ</b>, or <b>SYSCTL_XTAL_25MHz</b>. Values below <b>SYSCTL_XTAL_5MHZ</b> are not valid when the PLL is in operation.</p>
<p>The oscillator source is chosen with one of the following values: <b>SYSCTL_OSC_MAIN</b>, <b>SYSCTL_OSC_INT</b>, <b>SYSCTL_OSC_INT4</b>, <b>SYSCTL_OSC_INT30</b>, or <b>SYSCTL_OSC_EXT32</b>. <b>SYSCTL_OSC_EXT32</b> is only available on devices with the hibernate module, and then only when the hibernate module has been enabled.</p>
<p>The internal and main oscillators are disabled with the <b>SYSCTL_INT_OSC_DIS</b> and <b>SYSCTL_MAIN_OSC_DIS</b> flags, respectively. The external oscillator must be enabled in order to use an external clock source. Note that attempts to disable the oscillator used to clock the device is prevented by the hardware.</p>
<p>To clock the system from an external source (such as an external crystal oscillator), use <b>SYSCTL_USE_OSC</b> <b></b>| <b>SYSCTL_OSC_MAIN</b>. To clock the system from the main oscillator, use <b>SYSCTL_USE_OSC</b> <b></b>| <b>SYSCTL_OSC_MAIN</b>. To clock the system from the PLL, use <b>SYSCTL_USE_PLL</b> <b></b>| <b>SYSCTL_OSC_MAIN</b>, and select the appropriate crystal with one of the <b>SYSCTL_XTAL_xxx</b> values.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be called on TM4C123 devices. For all other devices use the <a class="el" href="group__sysctl__api.html#ga21032362a556673829fb41e4f057ec5a">SysCtlClockFreqSet()</a> function.</dd>
<dd>
If selecting the PLL as the system clock source (that is, via <b>SYSCTL_USE_PLL</b>), this function polls the PLL lock interrupt to determine when the PLL has locked. If an interrupt handler for the system control interrupt is in place, and it responds to and clears the PLL lock interrupt, this function delays until its timeout has occurred instead of completing as soon as PLL lock is achieved.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l02532">2532</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="sysctl_8h_source.html#l00384">SYSCTL_MAIN_OSC_DIS</a>, <a class="el" href="hw__sysctl_8h_source.html#l00066">SYSCTL_MISC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01025">SYSCTL_MISC_MOSCPUPMIS</a>, <a class="el" href="hw__sysctl_8h_source.html#l01029">SYSCTL_MISC_PLLLMIS</a>, <a class="el" href="hw__sysctl_8h_source.html#l00111">SYSCTL_PLLSTAT</a>, <a class="el" href="hw__sysctl_8h_source.html#l01569">SYSCTL_PLLSTAT_LOCK</a>, <a class="el" href="hw__sysctl_8h_source.html#l00070">SYSCTL_RCC</a>, <a class="el" href="hw__sysctl_8h_source.html#l00074">SYSCTL_RCC2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01157">SYSCTL_RCC2_BYPASS2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01151">SYSCTL_RCC2_DIV400</a>, <a class="el" href="hw__sysctl_8h_source.html#l01158">SYSCTL_RCC2_OSCSRC2_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01156">SYSCTL_RCC2_PWRDN2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01153">SYSCTL_RCC2_SYSDIV2_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01154">SYSCTL_RCC2_SYSDIV2LSB</a>, <a class="el" href="hw__sysctl_8h_source.html#l01150">SYSCTL_RCC2_USERCC2</a>, <a class="el" href="hw__sysctl_8h_source.html#l01076">SYSCTL_RCC_BYPASS</a>, <a class="el" href="hw__sysctl_8h_source.html#l01104">SYSCTL_RCC_MOSCDIS</a>, <a class="el" href="hw__sysctl_8h_source.html#l01099">SYSCTL_RCC_OSCSRC_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01075">SYSCTL_RCC_PWRDN</a>, <a class="el" href="hw__sysctl_8h_source.html#l01065">SYSCTL_RCC_SYSDIV_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01066">SYSCTL_RCC_USESYSDIV</a>, <a class="el" href="hw__sysctl_8h_source.html#l01077">SYSCTL_RCC_XTAL_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l00064">SYSCTL_RIS</a>, <a class="el" href="hw__sysctl_8h_source.html#l00989">SYSCTL_RIS_MOSCPUPRIS</a>, and <a class="el" href="sysctl_8h.html#a992a7493f587384e949178cdc4063042">SysCtlDelay()</a>.</p>

<p>Referenced by <a class="el" href="test-adc_8c_source.html#l00026">main()</a>.</p>
<div class="fragment"><pre class="fragment">{
    uint32_t ui32Delay, ui32RCC, ui32RCC2;

    <span class="comment">//</span>
    <span class="comment">// Get the current value of the RCC and RCC2 registers.</span>
    <span class="comment">//</span>
    ui32RCC = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>);
    ui32RCC2 = <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>);

    <span class="comment">//</span>
    <span class="comment">// Bypass the PLL and system clock dividers for now.</span>
    <span class="comment">//</span>
    ui32RCC |= <a class="code" href="hw__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110">SYSCTL_RCC_BYPASS</a>;
    ui32RCC &amp;= ~(<a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a>);
    ui32RCC2 |= <a class="code" href="hw__sysctl_8h.html#a00ba5e9742453395621589a080457f63">SYSCTL_RCC2_BYPASS2</a>;

    <span class="comment">//</span>
    <span class="comment">// Write the new RCC value.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ui32RCC;
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) = ui32RCC2;

    <span class="comment">//</span>
    <span class="comment">// See if the oscillator needs to be enabled.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>((ui32RCC &amp; <a class="code" href="hw__sysctl_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3">SYSCTL_RCC_MOSCDIS</a>) &amp;&amp; !(ui32Config &amp; <a class="code" href="sysctl_8h.html#ac6a1aba3fe0842f02ff27a4e93cfde4f">SYSCTL_MAIN_OSC_DIS</a>))
    {
        <span class="comment">//</span>
        <span class="comment">// Make sure that the required oscillators are enabled.  For now, the</span>
        <span class="comment">// previously enabled oscillators must be enabled along with the newly</span>
        <span class="comment">// requested oscillators.</span>
        <span class="comment">//</span>
        ui32RCC &amp;= (~SYSCTL_RCC_MOSCDIS | (ui32Config &amp; <a class="code" href="sysctl_8h.html#ac6a1aba3fe0842f02ff27a4e93cfde4f">SYSCTL_MAIN_OSC_DIS</a>));

        <span class="comment">//</span>
        <span class="comment">// Clear the MOSC power up raw interrupt status to be sure it is not</span>
        <span class="comment">// set when waiting below.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61">SYSCTL_MISC</a>) = <a class="code" href="hw__sysctl_8h.html#a39b53fa64655b23d0a0fdbf9f604dd46">SYSCTL_MISC_MOSCPUPMIS</a>;

        <span class="comment">//</span>
        <span class="comment">// Write the new RCC value.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ui32RCC;

        <span class="comment">//</span>
        <span class="comment">// Timeout using the legacy delay value.</span>
        <span class="comment">//</span>
        ui32Delay = 524288;

        <span class="keywordflow">while</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1c81f0f10746ec3948b6f46b4d06583f">SYSCTL_RIS</a>) &amp; <a class="code" href="hw__sysctl_8h.html#ab0bfa3bae579b53620e5c32eeea9754c">SYSCTL_RIS_MOSCPUPRIS</a>) == 0)
        {
            ui32Delay--;

            <span class="keywordflow">if</span>(ui32Delay == 0)
            {
                <span class="keywordflow">break</span>;
            }
        }

        <span class="comment">//</span>
        <span class="comment">// If the main oscillator failed to start up then do not switch to</span>
        <span class="comment">// it and return.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(ui32Delay == 0)
        {
            <span class="keywordflow">return</span>;
        }

    }

    <span class="comment">//</span>
    <span class="comment">// Set the new crystal value and oscillator source.  Because the OSCSRC2</span>
    <span class="comment">// field in RCC2 overlaps the XTAL field in RCC, the OSCSRC field has a</span>
    <span class="comment">// special encoding within ui32Config to avoid the overlap.</span>
    <span class="comment">//</span>
    ui32RCC &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a5df997a8860ccb7286d15ba776d5142d">SYSCTL_RCC_XTAL_M</a> | <a class="code" href="hw__sysctl_8h.html#a75e7bedea67b510c86da55247b5fb2ac">SYSCTL_RCC_OSCSRC_M</a>);
    ui32RCC |= ui32Config &amp; (<a class="code" href="hw__sysctl_8h.html#a5df997a8860ccb7286d15ba776d5142d">SYSCTL_RCC_XTAL_M</a> | <a class="code" href="hw__sysctl_8h.html#a75e7bedea67b510c86da55247b5fb2ac">SYSCTL_RCC_OSCSRC_M</a>);
    ui32RCC2 &amp;= ~(<a class="code" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940">SYSCTL_RCC2_USERCC2</a> | <a class="code" href="hw__sysctl_8h.html#afdb53185ed0afb41bf88b1db0366084b">SYSCTL_RCC2_OSCSRC2_M</a>);
    ui32RCC2 |= ui32Config &amp; (<a class="code" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940">SYSCTL_RCC2_USERCC2</a> | <a class="code" href="hw__sysctl_8h.html#a75e7bedea67b510c86da55247b5fb2ac">SYSCTL_RCC_OSCSRC_M</a>);
    ui32RCC2 |= (ui32Config &amp; 0x00000008) &lt;&lt; 3;

    <span class="comment">//</span>
    <span class="comment">// Write the new RCC value.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ui32RCC;
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) = ui32RCC2;

    <span class="comment">//</span>
    <span class="comment">// Set the PLL configuration.</span>
    <span class="comment">//</span>
    ui32RCC &amp;= ~<a class="code" href="hw__sysctl_8h.html#a35905e3ba9779f862e9e0e6c33061158">SYSCTL_RCC_PWRDN</a>;
    ui32RCC |= ui32Config &amp; <a class="code" href="hw__sysctl_8h.html#a35905e3ba9779f862e9e0e6c33061158">SYSCTL_RCC_PWRDN</a>;
    ui32RCC2 &amp;= ~<a class="code" href="hw__sysctl_8h.html#a5aeb661402986a55ada899546102f7df">SYSCTL_RCC2_PWRDN2</a>;
    ui32RCC2 |= ui32Config &amp; <a class="code" href="hw__sysctl_8h.html#a5aeb661402986a55ada899546102f7df">SYSCTL_RCC2_PWRDN2</a>;

    <span class="comment">//</span>
    <span class="comment">// Clear the PLL lock interrupt.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61">SYSCTL_MISC</a>) = <a class="code" href="hw__sysctl_8h.html#a393020f45f93446f69823444302de1b4">SYSCTL_MISC_PLLLMIS</a>;

    <span class="comment">//</span>
    <span class="comment">// Write the new RCC value.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(ui32RCC2 &amp; <a class="code" href="hw__sysctl_8h.html#ae5f20734a9ca83207a16e5ef75318940">SYSCTL_RCC2_USERCC2</a>)
    {
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) = ui32RCC2;
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ui32RCC;
    }
    <span class="keywordflow">else</span>
    {
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ui32RCC;
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) = ui32RCC2;
    }

    <span class="comment">//</span>
    <span class="comment">// Set the requested system divider and disable the appropriate</span>
    <span class="comment">// oscillators.  This value is not written immediately.</span>
    <span class="comment">//</span>
    ui32RCC &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a719b4628723fd5b2f675a111ef9aa851">SYSCTL_RCC_SYSDIV_M</a> | <a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a> |
                 <a class="code" href="hw__sysctl_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3">SYSCTL_RCC_MOSCDIS</a>);
    ui32RCC |= ui32Config &amp; (<a class="code" href="hw__sysctl_8h.html#a719b4628723fd5b2f675a111ef9aa851">SYSCTL_RCC_SYSDIV_M</a> | <a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a> |
                             <a class="code" href="hw__sysctl_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3">SYSCTL_RCC_MOSCDIS</a>);
    ui32RCC2 &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a7f848a6822999ad303f55dcec9e9066b">SYSCTL_RCC2_SYSDIV2_M</a>);
    ui32RCC2 |= ui32Config &amp; <a class="code" href="hw__sysctl_8h.html#a7f848a6822999ad303f55dcec9e9066b">SYSCTL_RCC2_SYSDIV2_M</a>;
    <span class="keywordflow">if</span>(ui32Config &amp; <a class="code" href="hw__sysctl_8h.html#aa06ac42bcfd26bc1d713eba6f7acf74d">SYSCTL_RCC2_DIV400</a>)
    {
        ui32RCC |= <a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a>;
        ui32RCC2 &amp;= ~(<a class="code" href="hw__sysctl_8h.html#af8fb495f4cdd46774964a5f822087001">SYSCTL_RCC_USESYSDIV</a>);
        ui32RCC2 |= ui32Config &amp; (SYSCTL_RCC2_DIV400 | <a class="code" href="hw__sysctl_8h.html#a22f13ac333a74a868044424d01f853b3">SYSCTL_RCC2_SYSDIV2LSB</a>);
    }
    <span class="keywordflow">else</span>
    {
        ui32RCC2 &amp;= ~(<a class="code" href="hw__sysctl_8h.html#aa06ac42bcfd26bc1d713eba6f7acf74d">SYSCTL_RCC2_DIV400</a>);
    }

    <span class="comment">//</span>
    <span class="comment">// See if the PLL output is being used to clock the system.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(!(ui32Config &amp; <a class="code" href="hw__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110">SYSCTL_RCC_BYPASS</a>))
    {
        <span class="comment">//</span>
        <span class="comment">// Wait until the PLL has locked.</span>
        <span class="comment">//</span>
        <span class="keywordflow">for</span>(ui32Delay = 32768; ui32Delay &gt; 0; ui32Delay--)
        {
            <span class="keywordflow">if</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a22dba56588d81f1db2a533a89128eb89">SYSCTL_PLLSTAT</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999">SYSCTL_PLLSTAT_LOCK</a>))
            {
                <span class="keywordflow">break</span>;
            }
        }

        <span class="comment">//</span>
        <span class="comment">// Enable use of the PLL.</span>
        <span class="comment">//</span>
        ui32RCC &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a97ff3e281b18a61b1d23718154d69110">SYSCTL_RCC_BYPASS</a>);
        ui32RCC2 &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a00ba5e9742453395621589a080457f63">SYSCTL_RCC2_BYPASS2</a>);
    }

    <span class="comment">//</span>
    <span class="comment">// Write the final RCC value.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ui32RCC;
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) = ui32RCC2;

    <span class="comment">//</span>
    <span class="comment">// Delay for a little bit so that the system divider takes effect.</span>
    <span class="comment">//</span>
    <a class="code" href="sysctl_8h.html#a992a7493f587384e949178cdc4063042">SysCtlDelay</a>(16);
}
</pre></div>
<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_cgraph.png" border="0" usemap="#group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_cgraph" alt=""/></div>
<map name="group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_cgraph" id="group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_cgraph">
<area shape="rect" id="node3" href="sysctl_8h.html#a992a7493f587384e949178cdc4063042" title="SysCtlDelay" alt="" coords="171,5,267,35"/></map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_icgraph.png" border="0" usemap="#group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_icgraph" alt=""/></div>
<map name="group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_icgraph" id="group__sysctl__api_gab9c9f4e4588e1e9c5b42e3c3b109e5c1_icgraph">
<area shape="rect" id="node3" href="test-adc_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="171,5,221,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac54fcca75df0066bd2b2ecdf92c0eda2"></a><!-- doxytag: member="sysctl.c::SysCtlDeepSleep" ref="gac54fcca75df0066bd2b2ecdf92c0eda2" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gac54fcca75df0066bd2b2ecdf92c0eda2">SysCtlDeepSleep</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Puts the processor into deep-sleep mode.</p>
<p>This function places the processor into deep-sleep mode; it does not return until the processor returns to run mode. The peripherals that are enabled via <a class="el" href="group__sysctl__api.html#gad412f63e83618b3085f324778b1fd606">SysCtlPeripheralDeepSleepEnable()</a> continue to operate and can wake up the processor (if automatic clock gating is enabled with <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating()</a>, otherwise all peripherals continue to operate).</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01726">1726</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="cpu_8h.html#ad86bb26882bba3e9be5cea3b92a9e02f">CPUwfi()</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__nvic_8h_source.html#l00118">NVIC_SYS_CTRL</a>, and <a class="el" href="hw__nvic_8h_source.html#l00948">NVIC_SYS_CTRL_SLEEPDEEP</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Enable deep-sleep.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>) |= <a class="code" href="hw__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">NVIC_SYS_CTRL_SLEEPDEEP</a>;

    <span class="comment">//</span>
    <span class="comment">// Wait for an interrupt.</span>
    <span class="comment">//</span>
    <a class="code" href="cpu_8h.html#ad86bb26882bba3e9be5cea3b92a9e02f">CPUwfi</a>();

    <span class="comment">//</span>
    <span class="comment">// Disable deep-sleep so that a future sleep works correctly.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>) &amp;= ~(<a class="code" href="hw__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">NVIC_SYS_CTRL_SLEEPDEEP</a>);
}
</pre></div>
<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_gac54fcca75df0066bd2b2ecdf92c0eda2_cgraph.png" border="0" usemap="#group__sysctl__api_gac54fcca75df0066bd2b2ecdf92c0eda2_cgraph" alt=""/></div>
<map name="group__sysctl__api_gac54fcca75df0066bd2b2ecdf92c0eda2_cgraph" id="group__sysctl__api_gac54fcca75df0066bd2b2ecdf92c0eda2_cgraph">
<area shape="rect" id="node3" href="cpu_8h.html#ad86bb26882bba3e9be5cea3b92a9e02f" title="CPUwfi" alt="" coords="183,5,249,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gac1a32f72f5bad65b43795069a68ac2a6"></a><!-- doxytag: member="sysctl.c::SysCtlDeepSleepClockConfigSet" ref="gac1a32f72f5bad65b43795069a68ac2a6" args="(uint32_t ui32Div, uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gac1a32f72f5bad65b43795069a68ac2a6">SysCtlDeepSleepClockConfigSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Div</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the clock configuration of the device while in deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Div</td><td>is the clock divider when in deep-sleep mode. </td></tr>
    <tr><td class="paramname">ui32Config</td><td>is the configuration of the device clocking while in deep-sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the clocking of the device while in deep-sleep mode. The <em>ui32Config</em> parameter selects the oscillator and the <em>ui32Div</em> parameter sets the clock divider used in deep-sleep mode. The valid values for the <em>ui32Div</em> parameter range from 1 to 1024, however not all Tiva microcontrollers support this full range. This function replaces the <a class="el" href="group__sysctl__api.html#ga744cd0f180b45ce693702fd074acb1db">SysCtlDeepSleepClockSet()</a> function and can be used on Tiva devices that support deep-sleep mode.</p>
<p>The oscillator source is chosen from one of the following values: <b>SYSCTL_DSLP_OSC_MAIN</b>, <b>SYSCTL_DSLP_OSC_INT</b>, <b>SYSCTL_DSLP_OSC_INT30</b>, or <b>SYSCTL_DSLP_OSC_EXT32</b>. The <b>SYSCTL_DSLP_OSC_EXT32</b> option is only available on devices with the hibernation module, and then only when the hibernation module is enabled.</p>
<p>The precision internal oscillator can be powered down in deep-sleep mode by specifying <b>SYSCTL_DSLP_PIOSC_PD</b>. The precision internal oscillator is not powered down if it is required for operation while in deep-sleep (based on other configuration settings).</p>
<p>The main oscillator can be powered down in deep-sleep mode by specifying <b>SYSCTL_DSLP_MOSC_PD</b>. The main oscillator is not powered down if it is required for operation while in deep-sleep (based on other configuration settings).</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of deep-sleep clocking configuration and the configuration values vary with the Tiva device in use. Please consult the data sheet for the device you are using to determine whether the desired configuration options are available and to determine the valid range for the clock divider.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03039">3039</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00093">CLASS_IS_TM4C123</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00100">SYSCTL_DSCLKCFG</a>, <a class="el" href="hw__sysctl_8h_source.html#l01478">SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01480">SYSCTL_DSCLKCFG_DSOSCSRC_MOSC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01482">SYSCTL_DSCLKCFG_DSOSCSRC_RTC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01473">SYSCTL_DSCLKCFG_MOSCDPD</a>, <a class="el" href="hw__sysctl_8h_source.html#l01472">SYSCTL_DSCLKCFG_PIOSCPD</a>, <a class="el" href="sysctl_8h_source.html#l00461">SYSCTL_DSLP_MOSC_PD</a>, <a class="el" href="sysctl_8h_source.html#l00459">SYSCTL_DSLP_OSC_EXT32</a>, <a class="el" href="sysctl_8h_source.html#l00457">SYSCTL_DSLP_OSC_INT</a>, <a class="el" href="sysctl_8h_source.html#l00458">SYSCTL_DSLP_OSC_INT30</a>, <a class="el" href="sysctl_8h_source.html#l00456">SYSCTL_DSLP_OSC_MAIN</a>, <a class="el" href="sysctl_8h_source.html#l00460">SYSCTL_DSLP_PIOSC_PD</a>, <a class="el" href="hw__sysctl_8h_source.html#l00099">SYSCTL_DSLPCLKCFG</a>, <a class="el" href="hw__sysctl_8h_source.html#l01456">SYSCTL_DSLPCLKCFG_D_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01464">SYSCTL_DSLPCLKCFG_D_S</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01457">SYSCTL_DSLPCLKCFG_O_M</a>.</p>
<div class="fragment"><pre class="fragment">{
    uint32_t ui32Value;

    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(ui32Div != 0);

    <span class="keywordflow">if</span>(<a class="code" href="hw__types_8h.html#aed400510c15509bdc6296e5c233f6cd3">CLASS_IS_TM4C123</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Set the deep-sleep clock configuration.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a68c7187602ac287437278b7680d80ed1">SYSCTL_DSLPCLKCFG</a>) = (ui32Config &amp; ~<a class="code" href="hw__sysctl_8h.html#a1b3c59ae3b3863589ef68e67c4202dac">SYSCTL_DSLPCLKCFG_D_M</a>) |
                                   ((ui32Div - 1) &lt;&lt; <a class="code" href="hw__sysctl_8h.html#a1600d3436ff602162d7965675f0d7d85">SYSCTL_DSLPCLKCFG_D_S</a>);
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// Initialize the value with the divider.</span>
        <span class="comment">//</span>
        ui32Value = ui32Div - 1;

        <span class="comment">//</span>
        <span class="comment">// Set the clock source selection based on the defines used for</span>
        <span class="comment">// SysCtlDeepSleepClockSet() function so that there is some backwards</span>
        <span class="comment">// compatibility.</span>
        <span class="comment">//</span>
        <span class="keywordflow">switch</span>(ui32Config &amp; <a class="code" href="hw__sysctl_8h.html#a9445639f8c69fde7b3b9ca1549829fea">SYSCTL_DSLPCLKCFG_O_M</a>)
        {
            <span class="comment">//</span>
            <span class="comment">// Choose the main external oscillator.</span>
            <span class="comment">//</span>
            <span class="keywordflow">case</span> <a class="code" href="sysctl_8h.html#ae22fd83f008cdaad12219f93aa846a0e">SYSCTL_DSLP_OSC_MAIN</a>:
            {
                ui32Value |= <a class="code" href="hw__sysctl_8h.html#a1eabec8dd7a5a36122afa04f059c22c4">SYSCTL_DSCLKCFG_DSOSCSRC_MOSC</a>;

                <span class="keywordflow">break</span>;
            }

            <span class="comment">//</span>
            <span class="comment">// Choose the low frequency oscillator.</span>
            <span class="comment">//</span>
            <span class="keywordflow">case</span> <a class="code" href="sysctl_8h.html#a0b2c093ccea186a3f309a4c2afd35f58">SYSCTL_DSLP_OSC_INT30</a>:
            {
                ui32Value |= <a class="code" href="hw__sysctl_8h.html#a96e8e7aa23434a123b688ef9bfc81b99">SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC</a>;

                <span class="keywordflow">break</span>;
            }

            <span class="comment">//</span>
            <span class="comment">// Choose the low frequency oscillator.</span>
            <span class="comment">//</span>
            <span class="keywordflow">case</span> <a class="code" href="sysctl_8h.html#a10da3db9e4299201a0e011eeb0c6a3f5">SYSCTL_DSLP_OSC_EXT32</a>:
            {
                ui32Value |= <a class="code" href="hw__sysctl_8h.html#a959b46bd1cdf3a5ffb8c7028a018079e">SYSCTL_DSCLKCFG_DSOSCSRC_RTC</a>;

                <span class="keywordflow">break</span>;
            }
            <span class="comment">//</span>
            <span class="comment">// The zero value uses the PIOSC as the clock source.</span>
            <span class="comment">//</span>
            <span class="keywordflow">case</span> <a class="code" href="sysctl_8h.html#a944c129796e21c1bf4d908004231d8ed">SYSCTL_DSLP_OSC_INT</a>:
            <span class="keywordflow">default</span>:
            {
                <span class="keywordflow">break</span>;
            }
        }

        <span class="comment">//</span>
        <span class="comment">// Set the PIOSC power down bit.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(ui32Config &amp; <a class="code" href="sysctl_8h.html#ad9571b2166170f673777a875ab3dfc66">SYSCTL_DSLP_PIOSC_PD</a>)
        {
            ui32Value |= <a class="code" href="hw__sysctl_8h.html#abe3637fe8f54d98207e7f304b77c142f">SYSCTL_DSCLKCFG_PIOSCPD</a>;
        }

        <span class="comment">//</span>
        <span class="comment">// Set the PIOSC power down bit.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(ui32Config &amp; <a class="code" href="sysctl_8h.html#a31ddb727349e5669348dc42581b1b233">SYSCTL_DSLP_MOSC_PD</a>)
        {
            ui32Value |= <a class="code" href="hw__sysctl_8h.html#a81a85a9c8f0c88d18e6279b9409572ab">SYSCTL_DSCLKCFG_MOSCDPD</a>;
        }

        <span class="comment">//</span>
        <span class="comment">// Update the deep-sleep clock configuration.</span>
        <span class="comment">//</span>
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1b9b05995b84bd6156d34d9e4383ab19">SYSCTL_DSCLKCFG</a>) = ui32Value;
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga744cd0f180b45ce693702fd074acb1db"></a><!-- doxytag: member="sysctl.c::SysCtlDeepSleepClockSet" ref="ga744cd0f180b45ce693702fd074acb1db" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga744cd0f180b45ce693702fd074acb1db">SysCtlDeepSleepClockSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the clocking of the device while in deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the required configuration of the device clocking while in deep-sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the clocking of the device while in deep-sleep mode. The oscillator to be used and the system clock divider are configured with this function.</p>
<p>The <em>ui32Config</em> parameter is the logical OR of the following values:</p>
<p>The system clock divider is chosen from one of the following values: <b>SYSCTL_DSLP_DIV_1</b>, <b>SYSCTL_DSLP_DIV_2</b>, <b>SYSCTL_DSLP_DIV_3</b>, ... <b>SYSCTL_DSLP_DIV_64</b>.</p>
<p>The oscillator source is chosen from one of the following values: <b>SYSCTL_DSLP_OSC_MAIN</b>, <b>SYSCTL_DSLP_OSC_INT</b>, <b>SYSCTL_DSLP_OSC_INT30</b>, or <b>SYSCTL_DSLP_OSC_EXT32</b>. <b>SYSCTL_OSC_EXT32</b> is only available on devices with the hibernation module, and then only when the hibernation module has been enabled.</p>
<p>The precision internal oscillator can be powered down in deep-sleep mode by specifying <b>SYSCTL_DSLP_PIOSC_PD</b>. The precision internal oscillator is not powered down if it is required for operation while in deep-sleep (based on other configuration settings.)</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be called on TM4C123 devices. For other devices use the <a class="el" href="group__sysctl__api.html#gac1a32f72f5bad65b43795069a68ac2a6">SysCtlDeepSleepClockConfigSet()</a> function.</dd>
<dd>
The availability of deep-sleep clocking configuration varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l02989">2989</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00099">SYSCTL_DSLPCLKCFG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Set the deep-sleep clock configuration.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a68c7187602ac287437278b7680d80ed1">SYSCTL_DSLPCLKCFG</a>) = ui32Config;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gab2db971f213bf6250c763840a2b44585"></a><!-- doxytag: member="sysctl.c::SysCtlDeepSleepPowerSet" ref="gab2db971f213bf6250c763840a2b44585" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gab2db971f213bf6250c763840a2b44585">SysCtlDeepSleepPowerSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures the power to the flash and SRAM while in deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the required flash and SRAM power configuration.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the power configuration of the flash and SRAM while in deep-sleep mode to be set. The <em>ui32Config</em> parameter is the logical OR of the flash power configuration and the SRAM power configuration.</p>
<p>The flash power configuration is specified as either:</p>
<ul>
<li><b>SYSCTL_FLASH_NORMAL</b> - The flash is left in fully powered mode, providing fast wake-up time but higher power consumption.</li>
<li><b>SYSCTL_FLASH_LOW_POWER</b> - The flash is in low power mode, providing reduced power consumption but longer wake-up time.</li>
</ul>
<p>The SRAM power configuration is specified as one of:</p>
<ul>
<li><b>SYSCTL_LDO_SLEEP</b> - The LDO is in sleep mode.</li>
<li><b>SYSCTL_TEMP_LOW_POWER</b> - The temperature sensor in low power mode.</li>
<li><b>SYSCTL_SRAM_NORMAL</b> - The SRAM is left in fully powered mode, providing fast wake-up time but higher power consumption.</li>
<li><b>SYSCTL_SRAM_STANDBY</b> - The SRAM is placed into a lower power mode, providing reduced power consumption but longer wake-up time.</li>
<li><b>SYSCTL_SRAM_LOW_POWER</b> - The SRAM is placed into lowest power mode, providing further reduced power consumption but longer wake-up time.</li>
</ul>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of this feature varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01649">1649</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00113">SYSCTL_DSLPPWRCFG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Set the deep-sleep-mode flash and SRAM power configuration.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1e21c2b8e869e86658fcc4b44c81ac7b">SYSCTL_DSLPPWRCFG</a>) = ui32Config;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gac12b8bc7c66e7ee2f2c49913ea2910e1"></a><!-- doxytag: member="sysctl.c::SysCtlFlashSectorSizeGet" ref="gac12b8bc7c66e7ee2f2c49913ea2910e1" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gac12b8bc7c66e7ee2f2c49913ea2910e1">SysCtlFlashSectorSizeGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the size of a single eraseable sector of flash.</p>
<p>This function determines the flash sector size on the Tiva device. This size determines the erase granularity of the device flash.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The number of bytes in a single flash sector. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00500">500</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00099">CLASS_IS_TM4C129</a>, <a class="el" href="hw__flash_8h_source.html#l00060">FLASH_PP</a>, <a class="el" href="hw__flash_8h_source.html#l00260">FLASH_PP_MAINSS_M</a>, <a class="el" href="sysctl_8c_source.html#l00065">FLASH_PP_MAINSS_S</a>, and <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// TM4C129 devices store the value in a different register.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(<a class="code" href="hw__types_8h.html#ad585839948168b2f3b39c3dbf2cbe200">CLASS_IS_TM4C129</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Get the flash sector size from the FLASH_PP register.</span>
        <span class="comment">//</span>
        <span class="keywordflow">return</span>(1 &lt;&lt; (10 +
                     ((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__flash_8h.html#a660a7d823e7ceddfbb1ba354423e597e">FLASH_PP</a>) &amp;
                       <a class="code" href="hw__flash_8h.html#a76bf6e9e2dafb46042e459fd4306a2ee">FLASH_PP_MAINSS_M</a>) &gt;&gt; <a class="code" href="group__sysctl__api.html#gac5fbff938556da80415fb3e72a9a408f">FLASH_PP_MAINSS_S</a>)));
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// The sector size is fixed at 1KB.</span>
        <span class="comment">//</span>
        <span class="keywordflow">return</span>(1024);
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="gadd2e0ff17f85017c043a3a318806d428"></a><!-- doxytag: member="sysctl.c::SysCtlFlashSizeGet" ref="gadd2e0ff17f85017c043a3a318806d428" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gadd2e0ff17f85017c043a3a318806d428">SysCtlFlashSizeGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the size of the flash.</p>
<p>This function determines the size of the flash on the Tiva device.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The total number of bytes of flash. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00467">467</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00093">CLASS_IS_TM4C123</a>, <a class="el" href="hw__flash_8h_source.html#l00060">FLASH_PP</a>, <a class="el" href="hw__flash_8h_source.html#l00267">FLASH_PP_SIZE_M</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00050">SYSCTL_DC0</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00646">SYSCTL_DC0_FLASHSZ_M</a>.</p>
<div class="fragment"><pre class="fragment">{

    <span class="comment">//</span>
    <span class="comment">// TM4C123 devices report the flash size in DC0.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(<a class="code" href="hw__types_8h.html#aed400510c15509bdc6296e5c233f6cd3">CLASS_IS_TM4C123</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Compute the size of the flash.</span>
        <span class="comment">//</span>
        <span class="keywordflow">return</span>(((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6ba74330cbe472c8a200b7bddca6c2cd">SYSCTL_DC0</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a65dc6012fca48336dc5b5eb53e28cd48">SYSCTL_DC0_FLASHSZ_M</a>) &lt;&lt; 11) + 0x800);
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// Get the flash size from the FLASH_PP register.</span>
        <span class="comment">//</span>
        <span class="keywordflow">return</span>(2048 * ((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__flash_8h.html#a660a7d823e7ceddfbb1ba354423e597e">FLASH_PP</a>) &amp; <a class="code" href="hw__flash_8h.html#a6cd314491cb6935247613deeab3fbc4b">FLASH_PP_SIZE_M</a>) + 1));
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga319195ed040b6d8ddaee3ca5ea562606"></a><!-- doxytag: member="sysctl.c::SysCtlGPIOAHBDisable" ref="ga319195ed040b6d8ddaee3ca5ea562606" args="(uint32_t ui32GPIOPeripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga319195ed040b6d8ddaee3ca5ea562606">SysCtlGPIOAHBDisable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32GPIOPeripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables access to a GPIO peripheral via the AHB.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32GPIOPeripheral</td><td>is the GPIO peripheral to disable.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the specified GPIO peripheral for access from the Advanced Host Bus (AHB). Once disabled, the GPIO peripheral is accessed from the legacy Advanced Peripheral Bus (APB).</p>
<p>The <b>ui32GPIOPeripheral</b> argument must be only one of the following values: <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, or <b>SYSCTL_PERIPH_GPIOJ</b>.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>Some devices allow disabling AHB access to GPIO ports that are only present on the AHB. Disabling AHB access to these ports will disable access to these GPIO ports. On some devices, all GPIO ports are only available on AHB.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03294">3294</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00072">SYSCTL_GPIOHBCTL</a>, <a class="el" href="sysctl_8h_source.html#l00071">SYSCTL_PERIPH_GPIOA</a>, <a class="el" href="sysctl_8h_source.html#l00072">SYSCTL_PERIPH_GPIOB</a>, <a class="el" href="sysctl_8h_source.html#l00073">SYSCTL_PERIPH_GPIOC</a>, <a class="el" href="sysctl_8h_source.html#l00074">SYSCTL_PERIPH_GPIOD</a>, <a class="el" href="sysctl_8h_source.html#l00075">SYSCTL_PERIPH_GPIOE</a>, <a class="el" href="sysctl_8h_source.html#l00076">SYSCTL_PERIPH_GPIOF</a>, <a class="el" href="sysctl_8h_source.html#l00077">SYSCTL_PERIPH_GPIOG</a>, <a class="el" href="sysctl_8h_source.html#l00078">SYSCTL_PERIPH_GPIOH</a>, and <a class="el" href="sysctl_8h_source.html#l00079">SYSCTL_PERIPH_GPIOJ</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>((ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#aea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#aacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a2222c3af2259930587efcb2a33c74fcc">SYSCTL_PERIPH_GPIOF</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#adcc37c492097ffa2885ed87504b37e09">SYSCTL_PERIPH_GPIOG</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#af5f289773bd22340cd56e539bced4d5b">SYSCTL_PERIPH_GPIOH</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#ac066eb7de420965b9417600b95008c5b">SYSCTL_PERIPH_GPIOJ</a>));

    <span class="comment">//</span>
    <span class="comment">// Disable this GPIO for AHB access.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a4c4d9a120e8f86cd11fcf8e2af7b3104">SYSCTL_GPIOHBCTL</a>) &amp;= ~(1 &lt;&lt; (ui32GPIOPeripheral &amp; 0xF));
}
</pre></div>
</div>
</div>
<a class="anchor" id="gadf2447348f48b339b8e7a73ed5e80afd"></a><!-- doxytag: member="sysctl.c::SysCtlGPIOAHBEnable" ref="gadf2447348f48b339b8e7a73ed5e80afd" args="(uint32_t ui32GPIOPeripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gadf2447348f48b339b8e7a73ed5e80afd">SysCtlGPIOAHBEnable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32GPIOPeripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables access to a GPIO peripheral via the AHB.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32GPIOPeripheral</td><td>is the GPIO peripheral to enable.</td></tr>
  </table>
  </dd>
</dl>
<p>This function is used to enable the specified GPIO peripheral to be accessed from the Advanced Host Bus (AHB) instead of the legacy Advanced Peripheral Bus (APB). When a GPIO peripheral is enabled for AHB access, the <b>_AHB_BASE</b> form of the base address should be used for GPIO functions. For example, instead of using <b>GPIO_PORTA_BASE</b> as the base address for GPIO functions, use <b>GPIO_PORTA_AHB_BASE</b> instead.</p>
<p>The <em>ui32GPIOPeripheral</em> argument must be only one of the following values: <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, or <b>SYSCTL_PERIPH_GPIOJ</b>.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>On some devices, all GPIO ports are only available on AHB.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03248">3248</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00072">SYSCTL_GPIOHBCTL</a>, <a class="el" href="sysctl_8h_source.html#l00071">SYSCTL_PERIPH_GPIOA</a>, <a class="el" href="sysctl_8h_source.html#l00072">SYSCTL_PERIPH_GPIOB</a>, <a class="el" href="sysctl_8h_source.html#l00073">SYSCTL_PERIPH_GPIOC</a>, <a class="el" href="sysctl_8h_source.html#l00074">SYSCTL_PERIPH_GPIOD</a>, <a class="el" href="sysctl_8h_source.html#l00075">SYSCTL_PERIPH_GPIOE</a>, <a class="el" href="sysctl_8h_source.html#l00076">SYSCTL_PERIPH_GPIOF</a>, <a class="el" href="sysctl_8h_source.html#l00077">SYSCTL_PERIPH_GPIOG</a>, <a class="el" href="sysctl_8h_source.html#l00078">SYSCTL_PERIPH_GPIOH</a>, and <a class="el" href="sysctl_8h_source.html#l00079">SYSCTL_PERIPH_GPIOJ</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>((ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#aea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#aacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#a2222c3af2259930587efcb2a33c74fcc">SYSCTL_PERIPH_GPIOF</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#adcc37c492097ffa2885ed87504b37e09">SYSCTL_PERIPH_GPIOG</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#af5f289773bd22340cd56e539bced4d5b">SYSCTL_PERIPH_GPIOH</a>) ||
           (ui32GPIOPeripheral == <a class="code" href="sysctl_8h.html#ac066eb7de420965b9417600b95008c5b">SYSCTL_PERIPH_GPIOJ</a>));

    <span class="comment">//</span>
    <span class="comment">// Enable this GPIO for AHB access.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a4c4d9a120e8f86cd11fcf8e2af7b3104">SYSCTL_GPIOHBCTL</a>) |= (1 &lt;&lt; (ui32GPIOPeripheral &amp; 0xF));
}
</pre></div>
</div>
</div>
<a class="anchor" id="gad6c94773880c951cdfe70b387626d081"></a><!-- doxytag: member="sysctl.c::SysCtlIntClear" ref="gad6c94773880c951cdfe70b387626d081" args="(uint32_t ui32Ints)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gad6c94773880c951cdfe70b387626d081">SysCtlIntClear</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Ints</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears system control interrupt sources.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Ints</td><td>is a bit mask of the interrupt sources to be cleared. Must be a logical OR of <b>SYSCTL_INT_BOR0</b>, <b>SYSCTL_INT_VDDA_OK</b>, <b>SYSCTL_INT_MOSC_PUP</b>, <b>SYSCTL_INT_USBPLL_LOCK</b>, <b>SYSCTL_INT_PLL_LOCK</b>, <b>SYSCTL_INT_MOSC_FAIL</b>, <b>SYSCTL_INT_BOR</b>, and/or <b>SYSCTL_INT_BOR1</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>The specified system control interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep it from being called again immediately on exit.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).</dd>
<dd>
The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01386">1386</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00066">SYSCTL_MISC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Clear the requested interrupt sources.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61">SYSCTL_MISC</a>) = ui32Ints;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gaae3131c668931a976c6005d17135693b"></a><!-- doxytag: member="sysctl.c::SysCtlIntDisable" ref="gaae3131c668931a976c6005d17135693b" args="(uint32_t ui32Ints)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gaae3131c668931a976c6005d17135693b">SysCtlIntDisable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Ints</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables individual system control interrupt sources.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Ints</td><td>is a bit mask of the interrupt sources to be disabled. Must be a logical OR of <b>SYSCTL_INT_BOR0</b>, <b>SYSCTL_INT_VDDA_OK</b>, <b>SYSCTL_INT_MOSC_PUP</b>, <b>SYSCTL_INT_USBPLL_LOCK</b>, <b>SYSCTL_INT_PLL_LOCK</b>, <b>SYSCTL_INT_MOSC_FAIL</b>, <b>SYSCTL_INT_BOR</b>, and/or <b>SYSCTL_INT_BOR1</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated system control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01347">1347</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00065">SYSCTL_IMC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Disable the specified interrupts.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a846407f0f364f2507891553773c77d19">SYSCTL_IMC</a>) &amp;= ~(ui32Ints);
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga4d75a6ab7e4a0d8fb88d7ef9359b2adb"></a><!-- doxytag: member="sysctl.c::SysCtlIntEnable" ref="ga4d75a6ab7e4a0d8fb88d7ef9359b2adb" args="(uint32_t ui32Ints)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga4d75a6ab7e4a0d8fb88d7ef9359b2adb">SysCtlIntEnable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Ints</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables individual system control interrupt sources.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Ints</td><td>is a bit mask of the interrupt sources to be enabled. Must be a logical OR of <b>SYSCTL_INT_BOR0</b>, <b>SYSCTL_INT_VDDA_OK</b>, <b>SYSCTL_INT_MOSC_PUP</b>, <b>SYSCTL_INT_USBPLL_LOCK</b>, <b>SYSCTL_INT_PLL_LOCK</b>, <b>SYSCTL_INT_MOSC_FAIL</b>, <b>SYSCTL_INT_BOR</b>, and/or <b>SYSCTL_INT_BOR1</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated system control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01317">1317</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00065">SYSCTL_IMC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Enable the specified interrupts.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a846407f0f364f2507891553773c77d19">SYSCTL_IMC</a>) |= ui32Ints;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gaad3caf3c0e7eddea266b7dc2fcb121c4"></a><!-- doxytag: member="sysctl.c::SysCtlIntRegister" ref="gaad3caf3c0e7eddea266b7dc2fcb121c4" args="(void(*pfnHandler)(void))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gaad3caf3c0e7eddea266b7dc2fcb121c4">SysCtlIntRegister</a> </td>
          <td>(</td>
          <td class="paramtype">void(*)(void)&#160;</td>
          <td class="paramname"><em>pfnHandler</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Registers an interrupt handler for the system control interrupt.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">pfnHandler</td><td>is a pointer to the function to be called when the system control interrupt occurs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function registers the handler to be called when a system control interrupt occurs. This function enables the global interrupt in the interrupt controller; specific system control interrupts must be enabled via <a class="el" href="group__sysctl__api.html#ga4d75a6ab7e4a0d8fb88d7ef9359b2adb">SysCtlIntEnable()</a>. It is the interrupt handler's responsibility to clear the interrupt source via <a class="el" href="group__sysctl__api.html#gad6c94773880c951cdfe70b387626d081">SysCtlIntClear()</a>.</p>
<p>System control can generate interrupts when the PLL achieves lock, if the internal LDO current limit is exceeded, if the internal oscillator fails, if the main oscillator fails, if the internal LDO output voltage droops too much, if the external voltage droops too much, or if the PLL fails.</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="group__interrupt__api.html#ga0a32aafea7f4904d2a64ee18b45f96c9">IntRegister()</a> for important information about registering interrupt handlers.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The events that cause system control interrupts vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01254">1254</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__ints_8h_source.html#l00092">INT_SYSCTL_TM4C123</a>, <a class="el" href="interrupt_8c_source.html#l00610">IntEnable()</a>, and <a class="el" href="interrupt_8c_source.html#l00309">IntRegister()</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Register the interrupt handler, returning an error if an error occurs.</span>
    <span class="comment">//</span>
    <a class="code" href="group__interrupt__api.html#ga0a32aafea7f4904d2a64ee18b45f96c9">IntRegister</a>(<a class="code" href="hw__ints_8h.html#a1acdd1a17f44367a790efa03d67aa0a1">INT_SYSCTL_TM4C123</a>, pfnHandler);

    <span class="comment">//</span>
    <span class="comment">// Enable the system control interrupt.</span>
    <span class="comment">//</span>
    <a class="code" href="group__interrupt__api.html#ga49fc9c3d1a0f8c42a20249f8c5d360ce">IntEnable</a>(<a class="code" href="hw__ints_8h.html#a1acdd1a17f44367a790efa03d67aa0a1">INT_SYSCTL_TM4C123</a>);
}
</pre></div>
<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_gaad3caf3c0e7eddea266b7dc2fcb121c4_cgraph.png" border="0" usemap="#group__sysctl__api_gaad3caf3c0e7eddea266b7dc2fcb121c4_cgraph" alt=""/></div>
<map name="group__sysctl__api_gaad3caf3c0e7eddea266b7dc2fcb121c4_cgraph" id="group__sysctl__api_gaad3caf3c0e7eddea266b7dc2fcb121c4_cgraph">
<area shape="rect" id="node3" href="group__interrupt__api.html#ga49fc9c3d1a0f8c42a20249f8c5d360ce" title="IntEnable" alt="" coords="187,5,264,35"/><area shape="rect" id="node5" href="group__interrupt__api.html#ga0a32aafea7f4904d2a64ee18b45f96c9" title="IntRegister" alt="" coords="183,59,268,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gab10bfca29c2ba2a5ad80f8c57192ef7d"></a><!-- doxytag: member="sysctl.c::SysCtlIntStatus" ref="gab10bfca29c2ba2a5ad80f8c57192ef7d" args="(bool bMasked)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gab10bfca29c2ba2a5ad80f8c57192ef7d">SysCtlIntStatus</a> </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bMasked</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the current interrupt status.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">bMasked</td><td>is false if the raw interrupt status is required and true if the masked interrupt status is required.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns the interrupt status for the system controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The interrupt sources vary based on the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The current interrupt status, enumerated as a bit field of <b>SYSCTL_INT_BOR0</b>, <b>SYSCTL_INT_VDDA_OK</b>, <b>SYSCTL_INT_MOSC_PUP</b>, <b>SYSCTL_INT_USBPLL_LOCK</b>, <b>SYSCTL_INT_PLL_LOCK</b>, <b>SYSCTL_INT_MOSC_FAIL</b>, <b>SYSCTL_INT_BOR</b>, and/or <b>SYSCTL_INT_BOR1</b>. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01417">1417</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00066">SYSCTL_MISC</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00064">SYSCTL_RIS</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Return either the interrupt status or the raw interrupt status as</span>
    <span class="comment">// requested.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(bMasked)
    {
        <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a4f9f87f9381b3da165a82bde242d5e61">SYSCTL_MISC</a>));
    }
    <span class="keywordflow">else</span>
    {
        <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a1c81f0f10746ec3948b6f46b4d06583f">SYSCTL_RIS</a>));
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga96fa0579c653617672244b6a280d9897"></a><!-- doxytag: member="sysctl.c::SysCtlIntUnregister" ref="ga96fa0579c653617672244b6a280d9897" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga96fa0579c653617672244b6a280d9897">SysCtlIntUnregister</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unregisters the interrupt handler for the system control interrupt.</p>
<p>This function unregisters the handler to be called when a system control interrupt occurs. This function also masks off the interrupt in the interrupt controller so that the interrupt handler no longer is called.</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="group__interrupt__api.html#ga0a32aafea7f4904d2a64ee18b45f96c9">IntRegister()</a> for important information about registering interrupt handlers.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01282">1282</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__ints_8h_source.html#l00092">INT_SYSCTL_TM4C123</a>, <a class="el" href="interrupt_8c_source.html#l00684">IntDisable()</a>, and <a class="el" href="interrupt_8c_source.html#l00381">IntUnregister()</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Disable the interrupt.</span>
    <span class="comment">//</span>
    <a class="code" href="group__interrupt__api.html#ga9af6b00884dc44e92b3d05ff821b5334">IntDisable</a>(<a class="code" href="hw__ints_8h.html#a1acdd1a17f44367a790efa03d67aa0a1">INT_SYSCTL_TM4C123</a>);

    <span class="comment">//</span>
    <span class="comment">// Unregister the interrupt handler.</span>
    <span class="comment">//</span>
    <a class="code" href="group__interrupt__api.html#ga5dffc81c27c005f83e9bfc30f775982a">IntUnregister</a>(<a class="code" href="hw__ints_8h.html#a1acdd1a17f44367a790efa03d67aa0a1">INT_SYSCTL_TM4C123</a>);
}
</pre></div>
<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga96fa0579c653617672244b6a280d9897_cgraph.png" border="0" usemap="#group__sysctl__api_ga96fa0579c653617672244b6a280d9897_cgraph" alt=""/></div>
<map name="group__sysctl__api_ga96fa0579c653617672244b6a280d9897_cgraph" id="group__sysctl__api_ga96fa0579c653617672244b6a280d9897_cgraph">
<area shape="rect" id="node3" href="group__interrupt__api.html#ga9af6b00884dc44e92b3d05ff821b5334" title="IntDisable" alt="" coords="201,5,281,35"/><area shape="rect" id="node5" href="group__interrupt__api.html#ga5dffc81c27c005f83e9bfc30f775982a" title="IntUnregister" alt="" coords="193,59,289,88"/><area shape="rect" id="node7" href="group__interrupt__api.html#gaef37c406caeeb884ba343265b953120d" title="_IntDefaultHandler" alt="" coords="339,59,469,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga42bfcfe02f41590d06d6f58f6486357e"></a><!-- doxytag: member="sysctl.c::SysCtlLDODeepSleepGet" ref="ga42bfcfe02f41590d06d6f58f6486357e" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga42bfcfe02f41590d06d6f58f6486357e">SysCtlLDODeepSleepGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the output voltage of the LDO when the device enters deep-sleep mode.</p>
<p>This function returns the output voltage of the LDO when the device is in deep-sleep mode, as specified by the control register.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of this feature, the default LDO voltage, and the adjustment range varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the deep-sleep-mode voltage of the LDO; is one of <b>SYSCTL_LDO_0_90V</b>, <b>SYSCTL_LDO_0_95V</b>, <b>SYSCTL_LDO_1_00V</b>, <b>SYSCTL_LDO_1_05V</b>, <b>SYSCTL_LDO_1_10V</b>, <b>SYSCTL_LDO_1_15V</b>, or <b>SYSCTL_LDO_1_20V</b>. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01563">1563</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00117">SYSCTL_LDODPCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Return the deep-sleep-mode LDO voltage setting.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#af8e591fe4a8479f685feffa427bcc9ad">SYSCTL_LDODPCTL</a>));
}
</pre></div>
</div>
</div>
<a class="anchor" id="gae3647a438a01f95e022cbada36e3ef90"></a><!-- doxytag: member="sysctl.c::SysCtlLDODeepSleepSet" ref="gae3647a438a01f95e022cbada36e3ef90" args="(uint32_t ui32Voltage)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gae3647a438a01f95e022cbada36e3ef90">SysCtlLDODeepSleepSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Voltage</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the output voltage of the LDO when the device enters deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Voltage</td><td>is the required output voltage from the LDO while in deep-sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the output voltage of the LDO while in deep-sleep mode. The <em>ui32Voltage</em> parameter specifies the output voltage of the LDO and must be one of the following values: <b>SYSCTL_LDO_0_90V</b>, <b>SYSCTL_LDO_0_95V</b>, <b>SYSCTL_LDO_1_00V</b>, <b>SYSCTL_LDO_1_05V</b>, <b>SYSCTL_LDO_1_10V</b>, <b>SYSCTL_LDO_1_15V</b>, or <b>SYSCTL_LDO_1_20V</b>.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of this feature, the default LDO voltage, and the adjustment range varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01524">1524</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="sysctl_8h_source.html#l00148">SYSCTL_LDO_0_90V</a>, <a class="el" href="sysctl_8h_source.html#l00149">SYSCTL_LDO_0_95V</a>, <a class="el" href="sysctl_8h_source.html#l00150">SYSCTL_LDO_1_00V</a>, <a class="el" href="sysctl_8h_source.html#l00151">SYSCTL_LDO_1_05V</a>, <a class="el" href="sysctl_8h_source.html#l00152">SYSCTL_LDO_1_10V</a>, <a class="el" href="sysctl_8h_source.html#l00153">SYSCTL_LDO_1_15V</a>, <a class="el" href="sysctl_8h_source.html#l00154">SYSCTL_LDO_1_20V</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00117">SYSCTL_LDODPCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>((ui32Voltage == <a class="code" href="sysctl_8h.html#ad4dba90f599e473cd8672b03c2074374">SYSCTL_LDO_0_90V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a9cd605449d3ef10ce137d15b6af3030d">SYSCTL_LDO_0_95V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#ad7f1e108d4a398ce2eb6319f03fee705">SYSCTL_LDO_1_00V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#aa77ea22048837f836a82622de6cddc13">SYSCTL_LDO_1_05V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a09c0ed06c3edb8f42ba1a7929d502b0d">SYSCTL_LDO_1_10V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a252d5491b269181d654c67adb09cfacf">SYSCTL_LDO_1_15V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a13f159c9abeea69a8c1f5a5e3dd06bae">SYSCTL_LDO_1_20V</a>));

    <span class="comment">//</span>
    <span class="comment">// Set the deep-sleep LDO voltage to the requested value.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#af8e591fe4a8479f685feffa427bcc9ad">SYSCTL_LDODPCTL</a>) = ui32Voltage;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gab7ece7aa0f01d403375b329b615965b9"></a><!-- doxytag: member="sysctl.c::SysCtlLDOSleepGet" ref="gab7ece7aa0f01d403375b329b615965b9" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gab7ece7aa0f01d403375b329b615965b9">SysCtlLDOSleepGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the output voltage of the LDO when the device enters sleep mode.</p>
<p>This function determines the output voltage of the LDO while in sleep mode, as specified by the control register.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of this feature, the default LDO voltage, and the adjustment range varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the sleep-mode voltage of the LDO and is one of <b>SYSCTL_LDO_0_90V</b>, <b>SYSCTL_LDO_0_95V</b>, <b>SYSCTL_LDO_1_00V</b>, <b>SYSCTL_LDO_1_05V</b>, <b>SYSCTL_LDO_1_10V</b>, <b>SYSCTL_LDO_1_15V</b>, or <b>SYSCTL_LDO_1_20V</b>. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01493">1493</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00116">SYSCTL_LDOSPCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Return the sleep-mode LDO voltage setting.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a9901021480b8a0d11c504478aee7b78d">SYSCTL_LDOSPCTL</a>));
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga8341b222d20f658e2507540aeafe4c55"></a><!-- doxytag: member="sysctl.c::SysCtlLDOSleepSet" ref="ga8341b222d20f658e2507540aeafe4c55" args="(uint32_t ui32Voltage)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga8341b222d20f658e2507540aeafe4c55">SysCtlLDOSleepSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Voltage</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the output voltage of the LDO when the device enters sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Voltage</td><td>is the required output voltage from the LDO while in sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the output voltage of the LDO while in sleep mode. The <em>ui32Voltage</em> parameter must be one of the following values: <b>SYSCTL_LDO_0_90V</b>, <b>SYSCTL_LDO_0_95V</b>, <b>SYSCTL_LDO_1_00V</b>, <b>SYSCTL_LDO_1_05V</b>, <b>SYSCTL_LDO_1_10V</b>, <b>SYSCTL_LDO_1_15V</b>, or <b>SYSCTL_LDO_1_20V</b>.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of this feature, the default LDO voltage, and the adjustment range varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01455">1455</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="sysctl_8h_source.html#l00148">SYSCTL_LDO_0_90V</a>, <a class="el" href="sysctl_8h_source.html#l00149">SYSCTL_LDO_0_95V</a>, <a class="el" href="sysctl_8h_source.html#l00150">SYSCTL_LDO_1_00V</a>, <a class="el" href="sysctl_8h_source.html#l00151">SYSCTL_LDO_1_05V</a>, <a class="el" href="sysctl_8h_source.html#l00152">SYSCTL_LDO_1_10V</a>, <a class="el" href="sysctl_8h_source.html#l00153">SYSCTL_LDO_1_15V</a>, <a class="el" href="sysctl_8h_source.html#l00154">SYSCTL_LDO_1_20V</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00116">SYSCTL_LDOSPCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>((ui32Voltage == <a class="code" href="sysctl_8h.html#ad4dba90f599e473cd8672b03c2074374">SYSCTL_LDO_0_90V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a9cd605449d3ef10ce137d15b6af3030d">SYSCTL_LDO_0_95V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#ad7f1e108d4a398ce2eb6319f03fee705">SYSCTL_LDO_1_00V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#aa77ea22048837f836a82622de6cddc13">SYSCTL_LDO_1_05V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a09c0ed06c3edb8f42ba1a7929d502b0d">SYSCTL_LDO_1_10V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a252d5491b269181d654c67adb09cfacf">SYSCTL_LDO_1_15V</a>) ||
           (ui32Voltage == <a class="code" href="sysctl_8h.html#a13f159c9abeea69a8c1f5a5e3dd06bae">SYSCTL_LDO_1_20V</a>));

    <span class="comment">//</span>
    <span class="comment">// Set the sleep-mode LDO voltage to the requested value.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a9901021480b8a0d11c504478aee7b78d">SYSCTL_LDOSPCTL</a>) = ui32Voltage;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gaa5ea49a00d023774f052fc53a2ccb953"></a><!-- doxytag: member="sysctl.c::SysCtlMOSCConfigSet" ref="gaa5ea49a00d023774f052fc53a2ccb953" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gaa5ea49a00d023774f052fc53a2ccb953">SysCtlMOSCConfigSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Provides a small delay.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Count</td><td>is the number of delay loop iterations to perform.</td></tr>
  </table>
  </dd>
</dl>
<p>This function provides a means of generating a delay by executing a simple 3 instruction cycle loop a given number of times. It is written in assembly to keep the loop instruction count consistent across tool chains.</p>
<p>It is important to note that this function does NOT provide an accurate timing mechanism. Although the delay loop is 3 instruction cycles long, the execution time of the loop will vary dramatically depending upon the application's interrupt environment (the loop will be interrupted unless run with interrupts disabled and this is generally an unwise thing to do) and also the current system clock rate and flash timings (wait states and the operation of the prefetch buffer affect the timing).</p>
<p>For better accuracy, the ROM version of this function may be used. This version will not suffer from flash- and prefect buffer-related timing variability but will still be delayed by interrupt service routines.</p>
<p>For best accuracy, a system timer should be used with code either polling for a particular timer value being exceeded or processing the timer interrupt to determine when a particular time period has elapsed.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. Sets the configuration of the main oscillator (MOSC) control.</dd></dl>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the required configuration of the MOSC control.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the control of the main oscillator. The <em>ui32Config</em> is specified as the logical OR of the following values:</p>
<ul>
<li><b>SYSCTL_MOSC_VALIDATE</b> enables the MOSC verification circuit that detects a failure of the main oscillator (such as a loss of the clock).</li>
<li><b>SYSCTL_MOSC_INTERRUPT</b> indicates that a MOSC failure should generate an interrupt instead of resetting the processor.</li>
<li><b>SYSCTL_MOSC_NO_XTAL</b> indicates that there is no crystal or oscillator connected to the OSC0/OSC1 pins, allowing power consumption to be reduced.</li>
<li><b>SYSCTL_MOSC_PWR_DIS</b> disable power to the main oscillator. If this parameter is not specified, the MOSC input remains powered.</li>
<li><b>SYSCTL_MOSC_LOWFREQ</b> MOSC is less than 10 MHz.</li>
<li><b>SYSCTL_MOSC_HIGHFREQ</b> MOSC is greater than 10 MHz.</li>
<li><b>SYSCTL_MOSC_SESRC</b> specifies that the MOSC is a single-ended oscillator connected to OSC0. If this parameter is not specified, the input is assumed to be a crystal.</li>
</ul>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of MOSC control varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available. In addition, the capability of MOSC control varies based on the Tiva part in use.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01900">1900</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00075">SYSCTL_MOSCCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Configure the MOSC control.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a25e07d3c958f6bac10d5a290d57bfae8">SYSCTL_MOSCCTL</a>) = ui32Config;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga1fa88f58928e04ae7a3b35355664d4d9"></a><!-- doxytag: member="sysctl.c::SysCtlNMIClear" ref="ga1fa88f58928e04ae7a3b35355664d4d9" args="(uint32_t ui32Ints)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga1fa88f58928e04ae7a3b35355664d4d9">SysCtlNMIClear</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Ints</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears NMI sources.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Ints</td><td>is a bit mask of the non-maskable interrupt sources.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the current NMI status specified in the <em>ui32Ints</em> parameter. The valid values for the <em>ui32Ints</em> parameter are a logical OR of the following values:</p>
<ul>
<li><b>SYSCTL_NMI_MOSCFAIL</b> the main oscillator is not present or did not start.</li>
<li><b>SYSCTL_NMI_TAMPER</b> a tamper event has been detected.</li>
<li><b>SYSCTL_NMI_WDT0</b> watchdog 0 generated a timeout.</li>
<li><b>SYSCTL_NMI_WDT1</b> watchdog 1 generated a timeout.</li>
<li><b>SYSCTL_NMI_POWER</b> a power event occurred.</li>
<li><b>SYSCTL_NMI_EXTERNAL</b> an external NMI pin asserted.</li>
</ul>
<p><b>Example:</b> Clear all current NMI status flags.</p>
<div class="fragment"><pre class="fragment">
//!
//! //
//! // Clear all the current NMI sources.
//! //
//! SysCtlNMIClear(SysCtlNMIStatus());
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>The availability of the NMI status varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03583">3583</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00071">SYSCTL_NMIC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Clear the requested interrupt sources.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a2edf1bf1842cd39e6df633710485d1b6">SYSCTL_NMIC</a>) &amp;= ~ui32Ints;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga628248ad7d1558ec4f3a4070068422a6"></a><!-- doxytag: member="sysctl.c::SysCtlNMIStatus" ref="ga628248ad7d1558ec4f3a4070068422a6" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga628248ad7d1558ec4f3a4070068422a6">SysCtlNMIStatus</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the current NMI status.</p>
<p>This function returns the NMI status for the system controller. The valid values for the <em>ui32Ints</em> parameter are a logical OR of the following values:</p>
<ul>
<li><b>SYSCTL_NMI_MOSCFAIL</b> the main oscillator is not present or did not start.</li>
<li><b>SYSCTL_NMI_TAMPER</b> a tamper event has been detected.</li>
<li><b>SYSCTL_NMI_WDT0</b> watchdog 0 generated a timeout.</li>
<li><b>SYSCTL_NMI_WDT1</b> watchdog 1 generated a timeout.</li>
<li><b>SYSCTL_NMI_POWER</b> a power event occurred.</li>
<li><b>SYSCTL_NMI_EXTERNAL</b> an external NMI pin asserted.</li>
</ul>
<p><b>Example:</b> Clear all current NMI status flags.</p>
<div class="fragment"><pre class="fragment">
//!
//! //
//! // Clear all the current NMI sources.
//! //
//! SysCtlNMIClear(SysCtlNMIStatus());
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>The availability of the NMI status varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The current NMI status. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03543">3543</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00071">SYSCTL_NMIC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a2edf1bf1842cd39e6df633710485d1b6">SYSCTL_NMIC</a>));
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga0ad7b6dcec84339f2bbb8663551cc7d8"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralClockGating" ref="ga0ad7b6dcec84339f2bbb8663551cc7d8" args="(bool bEnable)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating</a> </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bEnable</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Controls peripheral clock gating in sleep and deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">bEnable</td><td>is a boolean that is <b>true</b> if the sleep and deep-sleep peripheral configuration should be used and <b>false</b> if not.</td></tr>
  </table>
  </dd>
</dl>
<p>This function controls how peripherals are clocked when the processor goes into sleep or deep-sleep mode. By default, the peripherals are clocked the same as in run mode; if peripheral clock gating is enabled, they are clocked according to the configuration set by <a class="el" href="group__sysctl__api.html#ga88db79b809decde9d228ee2c3e58a727">SysCtlPeripheralSleepEnable()</a>, <a class="el" href="group__sysctl__api.html#gaa1131a3d12965af7cdaa02f0649dc237">SysCtlPeripheralSleepDisable()</a>, <a class="el" href="group__sysctl__api.html#gad412f63e83618b3085f324778b1fd606">SysCtlPeripheralDeepSleepEnable()</a>, and <a class="el" href="group__sysctl__api.html#ga8f46fff4f83f6e6771b9839fe58d209a">SysCtlPeripheralDeepSleepDisable()</a>.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01193">1193</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00093">CLASS_IS_TM4C123</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00070">SYSCTL_RCC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01064">SYSCTL_RCC_ACG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00076">SYSCTL_RSCLKCFG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01185">SYSCTL_RSCLKCFG_ACG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="keywordflow">if</span>(<a class="code" href="hw__types_8h.html#aed400510c15509bdc6296e5c233f6cd3">CLASS_IS_TM4C123</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Enable peripheral clock gating as requested.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(bEnable)
        {
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) |= <a class="code" href="hw__sysctl_8h.html#a5590c014f49535187c545a5ab327e6a3">SYSCTL_RCC_ACG</a>;
        }
        <span class="keywordflow">else</span>
        {
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) &amp;= ~(<a class="code" href="hw__sysctl_8h.html#a5590c014f49535187c545a5ab327e6a3">SYSCTL_RCC_ACG</a>);
        }
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// Enable peripheral clock gating as requested.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>(bEnable)
        {
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) |= <a class="code" href="hw__sysctl_8h.html#addd1e308ba0e77bf8bdbac43086bb55a">SYSCTL_RSCLKCFG_ACG</a>;
        }
        <span class="keywordflow">else</span>
        {
            <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>) &amp;= ~<a class="code" href="hw__sysctl_8h.html#addd1e308ba0e77bf8bdbac43086bb55a">SYSCTL_RSCLKCFG_ACG</a>;
        }
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga8f46fff4f83f6e6771b9839fe58d209a"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralDeepSleepDisable" ref="ga8f46fff4f83f6e6771b9839fe58d209a" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga8f46fff4f83f6e6771b9839fe58d209a">SysCtlPeripheralDeepSleepDisable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables a peripheral in deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to disable in deep-sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function causes a peripheral to stop operating when the processor goes into deep-sleep mode. Disabling peripherals while in deep-sleep mode helps to lower the current draw of the device, and can keep peripherals that require a particular clock frequency from operating when the clock changes as a result of entering deep-sleep mode. If enabled (via <a class="el" href="group__sysctl__api.html#ga2fbae61db465e1d861a62785d28e3ad6">SysCtlPeripheralEnable()</a>), the peripheral automatically resumes operation when the processor leaves deep-sleep mode, maintaining its entire state from before deep-sleep mode was entered.</p>
<p>Deep-sleep mode clocking of peripherals must be enabled via <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating()</a>; if disabled, the peripheral deep-sleep mode configuration is maintained but has no effect when deep-sleep mode is entered.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01161">1161</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00345">SYSCTL_DCGCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Disable this peripheral in deep-sleep mode.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga66fef5e82d99e1417797cf570cc8574f">SYSCTL_DCGCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 0;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gad412f63e83618b3085f324778b1fd606"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralDeepSleepEnable" ref="gad412f63e83618b3085f324778b1fd606" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gad412f63e83618b3085f324778b1fd606">SysCtlPeripheralDeepSleepEnable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables a peripheral in deep-sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to enable in deep-sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows a peripheral to continue operating when the processor goes into deep-sleep mode. Because the clocking configuration of the device may change, not all peripherals can safely continue operating while the processor is in deep-sleep mode. Those that must run at a particular frequency (such as a UART) do not work as expected if the clock changes. It is the responsibility of the caller to make sensible choices.</p>
<p>Deep-sleep mode clocking of peripherals must be enabled via <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating()</a>; if disabled, the peripheral deep-sleep mode configuration is maintained but has no effect when deep-sleep mode is entered.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01093">1093</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00345">SYSCTL_DCGCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Enable this peripheral in deep-sleep mode.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga66fef5e82d99e1417797cf570cc8574f">SYSCTL_DCGCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 1;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga41000fce023961157e6031ac94ff1f3a"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralDisable" ref="ga41000fce023961157e6031ac94ff1f3a" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga41000fce023961157e6031ac94ff1f3a">SysCtlPeripheralDisable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables a peripheral.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to disable.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables a peripheral. Once disabled, they do not operate or respond to register reads/writes.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00898">898</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00343">SYSCTL_RCGCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Disable this peripheral.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga06ebceaf21699c2734ece677f50757bb">SYSCTL_RCGCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 0;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga2fbae61db465e1d861a62785d28e3ad6"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralEnable" ref="ga2fbae61db465e1d861a62785d28e3ad6" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga2fbae61db465e1d861a62785d28e3ad6">SysCtlPeripheralEnable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables a peripheral.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to enable.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables a peripheral. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>It takes five clock cycles after the write to enable a peripheral before the the peripheral is actually enabled. During this time, attempts to access the peripheral result in a bus fault. Care should be taken to ensure that the peripheral is not accessed during this brief time period.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00841">841</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00343">SYSCTL_RCGCBASE</a>.</p>

<p>Referenced by <a class="el" href="test-adc_8c_source.html#l00026">main()</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Enable this peripheral.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga06ebceaf21699c2734ece677f50757bb">SYSCTL_RCGCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 1;
}
</pre></div>
<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga2fbae61db465e1d861a62785d28e3ad6_icgraph.png" border="0" usemap="#group__sysctl__api_ga2fbae61db465e1d861a62785d28e3ad6_icgraph" alt=""/></div>
<map name="group__sysctl__api_ga2fbae61db465e1d861a62785d28e3ad6_icgraph" id="group__sysctl__api_ga2fbae61db465e1d861a62785d28e3ad6_icgraph">
<area shape="rect" id="node3" href="test-adc_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title="main" alt="" coords="213,5,264,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga18c4cbb616f0b37b806914543e2a09b4"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralPowerOff" ref="ga18c4cbb616f0b37b806914543e2a09b4" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga18c4cbb616f0b37b806914543e2a09b4">SysCtlPeripheralPowerOff</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Powers off a peripheral.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to be powered off.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the power to a peripheral to be turned off. The peripheral continues to receive power when its clock is enabled, but the power is removed when its clock is disabled.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_CAN0</b>,<b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_USB0</b> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The ability to power off a peripheral varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine if this feature is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00703">703</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00346">SYSCTL_PCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Power off this peripheral.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga82a193fd8d66ec461b8a67e0604d99f1">SYSCTL_PCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 0;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga0cf69aace5f096e92b7908fbe5e7fdc5"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralPowerOn" ref="ga0cf69aace5f096e92b7908fbe5e7fdc5" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga0cf69aace5f096e92b7908fbe5e7fdc5">SysCtlPeripheralPowerOn</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Powers on a peripheral.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to be powered on.</td></tr>
  </table>
  </dd>
</dl>
<p>This function turns on the power to a peripheral. The peripheral continues to receive power even when its clock is not enabled.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_CAN0</b>,<b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_USB0</b> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The ability to power off a peripheral varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine if this feature is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00667">667</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00346">SYSCTL_PCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Power on this peripheral.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga82a193fd8d66ec461b8a67e0604d99f1">SYSCTL_PCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 1;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga8b1d6a1177370abf4bdda1bdf49236c6"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralPresent" ref="ga8b1d6a1177370abf4bdda1bdf49236c6" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="group__sysctl__api.html#ga8b1d6a1177370abf4bdda1bdf49236c6">SysCtlPeripheralPresent</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Determines if a peripheral is present.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral in question.</td></tr>
  </table>
  </dd>
</dl>
<p>This function determines if a particular peripheral is present in the device. Each member of the Tiva family has a different peripheral set; this function determines which peripherals are present on this device.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns <b>true</b> if the specified peripheral is present and <b>false</b> if it is not. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00568">568</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00341">SYSCTL_PPBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// See if this peripheral is present.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga964a824e22039a7b4191aac3a785c26d">SYSCTL_PPBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
                     ui32Peripheral &amp; 0xff));
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga7ddf1f06376894c31e5596f562c299ac"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralReady" ref="ga7ddf1f06376894c31e5596f562c299ac" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="group__sysctl__api.html#ga7ddf1f06376894c31e5596f562c299ac">SysCtlPeripheralReady</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Determines if a peripheral is ready.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral in question.</td></tr>
  </table>
  </dd>
</dl>
<p>This function determines if a particular peripheral is ready to be accessed. The peripheral may be in a non-ready state if it is not enabled, is being held in reset, or is in the process of becoming ready after being enabled or taken out of reset.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The ability to check for a peripheral being ready varies based on the Tiva part in use. Please consult the data sheet for the part you are using to determine if this feature is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns <b>true</b> if the specified peripheral is ready and <b>false</b> if it is not. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00632">632</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00347">SYSCTL_PRBASE</a>.</p>

<p>Referenced by <a class="el" href="emac_8c_source.html#l00578">EMACPHYConfigSet()</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// See if this peripheral is ready.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#gab339add73c43f8b19bfa850e0fc999ec">SYSCTL_PRBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
                     ui32Peripheral &amp; 0xff));
}
</pre></div>
<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga7ddf1f06376894c31e5596f562c299ac_icgraph.png" border="0" usemap="#group__sysctl__api_ga7ddf1f06376894c31e5596f562c299ac_icgraph" alt=""/></div>
<map name="group__sysctl__api_ga7ddf1f06376894c31e5596f562c299ac_icgraph" id="group__sysctl__api_ga7ddf1f06376894c31e5596f562c299ac_icgraph">
<area shape="rect" id="node3" href="group__emac__api.html#ga6f369bdbe2e8ea108ef1398242030198" title="EMACPHYConfigSet" alt="" coords="213,5,360,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gab8c537abe40caacd5dfa7ffdedefb6b9"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralReset" ref="gab8c537abe40caacd5dfa7ffdedefb6b9" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gab8c537abe40caacd5dfa7ffdedefb6b9">SysCtlPeripheralReset</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Performs a software reset of a peripheral.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to reset.</td></tr>
  </table>
  </dd>
</dl>
<p>This function performs a software reset of the specified peripheral. An individual peripheral reset signal is asserted for a brief period and then de-asserted, returning the internal state of the peripheral to its reset condition.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00762">762</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00342">SYSCTL_SRBASE</a>.</p>

<p>Referenced by <a class="el" href="eeprom_8c_source.html#l00176">EEPROMInit()</a>, <a class="el" href="eeprom_8c_source.html#l00587">EEPROMMassErase()</a>, and <a class="el" href="emac_8c_source.html#l00578">EMACPHYConfigSet()</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="keyword">volatile</span> uint_fast8_t ui8Delay;

    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Put the peripheral into the reset state.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga728149fdb5d71e5ad29f79fa143beeaa">SYSCTL_SRBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 1;

    <span class="comment">//</span>
    <span class="comment">// Delay for a little bit.</span>
    <span class="comment">//</span>
    <span class="keywordflow">for</span>(ui8Delay = 0; ui8Delay &lt; 16; ui8Delay++)
    {
    }

    <span class="comment">//</span>
    <span class="comment">// Take the peripheral out of the reset state.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#ga728149fdb5d71e5ad29f79fa143beeaa">SYSCTL_SRBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 0;
}
</pre></div>
<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_gab8c537abe40caacd5dfa7ffdedefb6b9_icgraph.png" border="0" usemap="#group__sysctl__api_gab8c537abe40caacd5dfa7ffdedefb6b9_icgraph" alt=""/></div>
<map name="group__sysctl__api_gab8c537abe40caacd5dfa7ffdedefb6b9_icgraph" id="group__sysctl__api_gab8c537abe40caacd5dfa7ffdedefb6b9_icgraph">
<area shape="rect" id="node3" href="group__eeprom__api.html#ga1f1d0bb65a54f1febbb8bb71ddff2b22" title="EEPROMInit" alt="" coords="232,5,331,35"/><area shape="rect" id="node5" href="group__eeprom__api.html#ga98a7be211398870f47277ba82db14a5d" title="EEPROMMassErase" alt="" coords="208,59,355,88"/><area shape="rect" id="node7" href="group__emac__api.html#ga6f369bdbe2e8ea108ef1398242030198" title="EMACPHYConfigSet" alt="" coords="208,112,355,141"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa1131a3d12965af7cdaa02f0649dc237"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralSleepDisable" ref="gaa1131a3d12965af7cdaa02f0649dc237" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gaa1131a3d12965af7cdaa02f0649dc237">SysCtlPeripheralSleepDisable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables a peripheral in sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to disable in sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function causes a peripheral to stop operating when the processor goes into sleep mode. Disabling peripherals while in sleep mode helps to lower the current draw of the device. If enabled (via <a class="el" href="group__sysctl__api.html#ga2fbae61db465e1d861a62785d28e3ad6">SysCtlPeripheralEnable()</a>), the peripheral automatically resumes operation when the processor leaves sleep mode, maintaining its entire state from before sleep mode was entered.</p>
<p>Sleep mode clocking of peripherals must be enabled via <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating()</a>; if disabled, the peripheral sleep mode configuration is maintained but has no effect when sleep mode is entered.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01027">1027</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00344">SYSCTL_SCGCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Disable this peripheral in sleep mode.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#gaa1107dc41d3c5c0ab71df0a55ebbcb3a">SYSCTL_SCGCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 0;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga88db79b809decde9d228ee2c3e58a727"></a><!-- doxytag: member="sysctl.c::SysCtlPeripheralSleepEnable" ref="ga88db79b809decde9d228ee2c3e58a727" args="(uint32_t ui32Peripheral)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga88db79b809decde9d228ee2c3e58a727">SysCtlPeripheralSleepEnable</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables a peripheral in sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Peripheral</td><td>is the peripheral to enable in sleep mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows a peripheral to continue operating when the processor goes into sleep mode. Because the clocking configuration of the device does not change, any peripheral can safely continue operating while the processor is in sleep mode and can therefore wake the processor from sleep mode.</p>
<p>Sleep mode clocking of peripherals must be enabled via <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating()</a>; if disabled, the peripheral sleep mode configuration is maintained but has no effect when sleep mode is entered.</p>
<p>The <em>ui32Peripheral</em> parameter must be only one of the following values: <b>SYSCTL_PERIPH_ADC0</b>, <b>SYSCTL_PERIPH_ADC1</b>, <b>SYSCTL_PERIPH_CAN0</b>, <b>SYSCTL_PERIPH_CAN1</b>, <b>SYSCTL_PERIPH_CCM0</b>,<b>SYSCTL_PERIPH_COMP0</b>, <b>SYSCTL_PERIPH_EEPROM0</b>, <b>SYSCTL_PERIPH_EMAC</b>, <b>SYSCTL_PERIPH_EPHY</b>, <b>SYSCTL_PERIPH_EPI0</b>, <b>SYSCTL_PERIPH_GPIOA</b>, <b>SYSCTL_PERIPH_GPIOB</b>, <b>SYSCTL_PERIPH_GPIOC</b>, <b>SYSCTL_PERIPH_GPIOD</b>, <b>SYSCTL_PERIPH_GPIOE</b>, <b>SYSCTL_PERIPH_GPIOF</b>, <b>SYSCTL_PERIPH_GPIOG</b>, <b>SYSCTL_PERIPH_GPIOH</b>, <b>SYSCTL_PERIPH_GPIOJ</b>, <b>SYSCTL_PERIPH_GPIOK</b>, <b>SYSCTL_PERIPH_GPIOL</b>, <b>SYSCTL_PERIPH_GPIOM</b>, <b>SYSCTL_PERIPH_GPION</b>, <b>SYSCTL_PERIPH_GPIOP</b>, <b>SYSCTL_PERIPH_GPIOQ</b>, <b>SYSCTL_PERIPH_GPIOR</b>, <b>SYSCTL_PERIPH_GPIOS</b>, <b>SYSCTL_PERIPH_GPIOT</b>, <b>SYSCTL_PERIPH_HIBERNATE</b>, <b>SYSCTL_PERIPH_I2C0</b>, <b>SYSCTL_PERIPH_I2C1</b>, <b>SYSCTL_PERIPH_I2C2</b>, <b>SYSCTL_PERIPH_I2C3</b>, <b>SYSCTL_PERIPH_I2C4</b>, <b>SYSCTL_PERIPH_I2C5</b>, <b>SYSCTL_PERIPH_I2C6</b>, <b>SYSCTL_PERIPH_I2C7</b>, <b>SYSCTL_PERIPH_I2C8</b>, <b>SYSCTL_PERIPH_I2C9</b>, <b>SYSCTL_PERIPH_LCD0</b>, <b>SYSCTL_PERIPH_ONEWIRE0</b>, <b>SYSCTL_PERIPH_PWM0</b>, <b>SYSCTL_PERIPH_PWM1</b>, <b>SYSCTL_PERIPH_QEI0</b>, <b>SYSCTL_PERIPH_QEI1</b>, <b>SYSCTL_PERIPH_SSI0</b>, <b>SYSCTL_PERIPH_SSI1</b>, <b>SYSCTL_PERIPH_SSI2</b>, <b>SYSCTL_PERIPH_SSI3</b>, <b>SYSCTL_PERIPH_TIMER0</b>, <b>SYSCTL_PERIPH_TIMER1</b>, <b>SYSCTL_PERIPH_TIMER2</b>, <b>SYSCTL_PERIPH_TIMER3</b>, <b>SYSCTL_PERIPH_TIMER4</b>, <b>SYSCTL_PERIPH_TIMER5</b>, <b>SYSCTL_PERIPH_TIMER6</b>, <b>SYSCTL_PERIPH_TIMER7</b>, <b>SYSCTL_PERIPH_UART0</b>, <b>SYSCTL_PERIPH_UART1</b>, <b>SYSCTL_PERIPH_UART2</b>, <b>SYSCTL_PERIPH_UART3</b>, <b>SYSCTL_PERIPH_UART4</b>, <b>SYSCTL_PERIPH_UART5</b>, <b>SYSCTL_PERIPH_UART6</b>, <b>SYSCTL_PERIPH_UART7</b>, <b>SYSCTL_PERIPH_UDMA</b>, <b>SYSCTL_PERIPH_USB0</b>, <b>SYSCTL_PERIPH_WDOG0</b>, <b>SYSCTL_PERIPH_WDOG1</b>, <b>SYSCTL_PERIPH_WTIMER0</b>, <b>SYSCTL_PERIPH_WTIMER1</b>, <b>SYSCTL_PERIPH_WTIMER2</b>, <b>SYSCTL_PERIPH_WTIMER3</b>, <b>SYSCTL_PERIPH_WTIMER4</b>, or <b>SYSCTL_PERIPH_WTIMER5</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00962">962</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00054">HWREGBITW</a>, and <a class="el" href="sysctl_8c_source.html#l00344">SYSCTL_SCGCBASE</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(_SysCtlPeripheralValid(ui32Peripheral));

    <span class="comment">//</span>
    <span class="comment">// Enable this peripheral in sleep mode.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#afc61bb0c136a7acdb99ebaf93799c7be">HWREGBITW</a>(<a class="code" href="group__sysctl__api.html#gaa1107dc41d3c5c0ab71df0a55ebbcb3a">SYSCTL_SCGCBASE</a> + ((ui32Peripheral &amp; 0xff00) &gt;&gt; 8),
              ui32Peripheral &amp; 0xff) = 1;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gaf5bd79f60945f405c34c89005b0eb50d"></a><!-- doxytag: member="sysctl.c::SysCtlPIOSCCalibrate" ref="gaf5bd79f60945f405c34c89005b0eb50d" args="(uint32_t ui32Type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gaf5bd79f60945f405c34c89005b0eb50d">SysCtlPIOSCCalibrate</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Calibrates the precision internal oscillator.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Type</td><td>is the type of calibration to perform.</td></tr>
  </table>
  </dd>
</dl>
<p>This function performs a calibration of the PIOSC. There are three types of calibration available; the desired calibration type as specified in <em>ui32Type</em> is one of:</p>
<ul>
<li><b>SYSCTL_PIOSC_CAL_AUTO</b> to perform automatic calibration using the 32-kHz clock from the hibernate module as a reference. This type is only possible on parts that have a hibernate module, and then only if it is enabled, a 32.768-kHz clock source is attached to the XOSC0/1 pins and the hibernate module's RTC is also enabled.</li>
</ul>
<ul>
<li><b>SYSCTL_PIOSC_CAL_FACT</b> to reset the PIOSC calibration to the factory provided calibration.</li>
</ul>
<ul>
<li><b>SYSCTL_PIOSC_CAL_USER</b> to set the PIOSC calibration to a user-supplied value. The value to be used is ORed into the lower 7-bits of this value, with 0x40 being the ``nominal'' value (in other words, if everything were perfect, 0x40 provides exactly 16 MHz). Values larger than 0x40 slow down PIOSC, and values smaller than 0x40 speed up PIOSC.</li>
</ul>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns 1 if the calibration was successful and 0 if it failed. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01937">1937</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00105">SYSCTL_PIOSCCAL</a>, <a class="el" href="hw__sysctl_8h_source.html#l01518">SYSCTL_PIOSCCAL_CAL</a>, <a class="el" href="hw__sysctl_8h_source.html#l01519">SYSCTL_PIOSCCAL_UPDATE</a>, <a class="el" href="hw__sysctl_8h_source.html#l01520">SYSCTL_PIOSCCAL_UT_M</a>, <a class="el" href="hw__sysctl_8h_source.html#l01517">SYSCTL_PIOSCCAL_UTEN</a>, <a class="el" href="hw__sysctl_8h_source.html#l00107">SYSCTL_PIOSCSTAT</a>, <a class="el" href="hw__sysctl_8h_source.html#l01530">SYSCTL_PIOSCSTAT_CR_M</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01533">SYSCTL_PIOSCSTAT_CRPASS</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Perform the requested calibration.  If performing user calibration, the</span>
    <span class="comment">// UTEN bit must be set with one write, then the UT field in a second</span>
    <span class="comment">// write, and the UPDATE bit in a final write.  For other calibration</span>
    <span class="comment">// types, a single write to set UPDATE or CAL is all that is required.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(ui32Type &amp; (<a class="code" href="hw__sysctl_8h.html#abe8883f93985822cf049113037a37158">SYSCTL_PIOSCCAL_UTEN</a> | <a class="code" href="hw__sysctl_8h.html#a5cae7d8761f0d7acde6a1a5ca285d3e5">SYSCTL_PIOSCCAL_UPDATE</a>))
    {
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a250323d022f46409e1d0f58a3e953f8a">SYSCTL_PIOSCCAL</a>) = ui32Type &amp; <a class="code" href="hw__sysctl_8h.html#abe8883f93985822cf049113037a37158">SYSCTL_PIOSCCAL_UTEN</a>;
        <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a250323d022f46409e1d0f58a3e953f8a">SYSCTL_PIOSCCAL</a>) =
            ui32Type &amp; (SYSCTL_PIOSCCAL_UTEN | <a class="code" href="hw__sysctl_8h.html#a90a55644ee915ecbec011e27cd7811ba">SYSCTL_PIOSCCAL_UT_M</a>);
    }
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a250323d022f46409e1d0f58a3e953f8a">SYSCTL_PIOSCCAL</a>) = ui32Type;

    <span class="comment">//</span>
    <span class="comment">// See if an automatic calibration was requested.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(ui32Type &amp; <a class="code" href="hw__sysctl_8h.html#a4b7490f14b79ecf8591ed125410c3b91">SYSCTL_PIOSCCAL_CAL</a>)
    {
        <span class="comment">//</span>
        <span class="comment">// Wait for the automatic calibration to complete.</span>
        <span class="comment">//</span>
        <span class="keywordflow">while</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#accae2718c49e898e670929411106fddc">SYSCTL_PIOSCSTAT</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a44ca577d83c7d3ab213c6d167b72fcfd">SYSCTL_PIOSCSTAT_CR_M</a>) == 0)
        {
        }

        <span class="comment">//</span>
        <span class="comment">// If the automatic calibration failed, return an error.</span>
        <span class="comment">//</span>
        <span class="keywordflow">if</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#accae2718c49e898e670929411106fddc">SYSCTL_PIOSCSTAT</a>) &amp; SYSCTL_PIOSCSTAT_CR_M) !=
           <a class="code" href="hw__sysctl_8h.html#a21ba5d553e4388eca1e6f889afd5adf6">SYSCTL_PIOSCSTAT_CRPASS</a>)
        {
            <span class="keywordflow">return</span>(0);
        }
    }

    <span class="comment">//</span>
    <span class="comment">// The calibration was successful.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(1);
}
</pre></div>
</div>
</div>
<a class="anchor" id="gaaccf3eef212a6be9e924103bd100f54f"></a><!-- doxytag: member="sysctl.c::SysCtlPWMClockGet" ref="gaaccf3eef212a6be9e924103bd100f54f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gaaccf3eef212a6be9e924103bd100f54f">SysCtlPWMClockGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the current PWM clock configuration.</p>
<p>This function returns the current PWM clock configuration.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the current PWM clock configuration; is one of <b>SYSCTL_PWMDIV_1</b>, <b>SYSCTL_PWMDIV_2</b>, <b>SYSCTL_PWMDIV_4</b>, <b>SYSCTL_PWMDIV_8</b>, <b>SYSCTL_PWMDIV_16</b>, <b>SYSCTL_PWMDIV_32</b>, or <b>SYSCTL_PWMDIV_64</b>.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be used with TM4C123 devices. For other TM4C devices, the <a class="el" href="group__pwm__api.html#ga6f57a49f895de360f84c363f608eebed">PWMClockGet()</a> function should be used. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03195">3195</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00051">SYSCTL_DC1</a>, <a class="el" href="hw__sysctl_8h_source.html#l00665">SYSCTL_DC1_PWM0</a>, <a class="el" href="hw__sysctl_8h_source.html#l00664">SYSCTL_DC1_PWM1</a>, <a class="el" href="sysctl_8h_source.html#l00207">SYSCTL_PWMDIV_1</a>, <a class="el" href="hw__sysctl_8h_source.html#l00070">SYSCTL_RCC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01068">SYSCTL_RCC_PWMDIV_M</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01067">SYSCTL_RCC_USEPWMDIV</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check that there is a PWM block on this part.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a9f9ebf19876182aab0eccfbc50bebc2e">SYSCTL_DC1</a>) &amp; (<a class="code" href="hw__sysctl_8h.html#a3200a3e1dd398a805fd57de7862a5ced">SYSCTL_DC1_PWM0</a> | <a class="code" href="hw__sysctl_8h.html#a69db3be29abeab73c667d7f8835b14ce">SYSCTL_DC1_PWM1</a>));

    <span class="comment">//</span>
    <span class="comment">// Return the current PWM clock configuration.  Make sure that</span>
    <span class="comment">// SYSCTL_PWMDIV_1 is returned in all cases where the divider is disabled.</span>
    <span class="comment">//</span>
    <span class="keywordflow">if</span>(!(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) &amp; <a class="code" href="hw__sysctl_8h.html#a10e7f6f0d034bae2138721e90fc9dd6b">SYSCTL_RCC_USEPWMDIV</a>))
    {
        <span class="comment">//</span>
        <span class="comment">// The divider is not active so reflect this in the value we return.</span>
        <span class="comment">//</span>
        <span class="keywordflow">return</span>(<a class="code" href="sysctl_8h.html#a59a0f9df323b5881d47ced97084a576d">SYSCTL_PWMDIV_1</a>);
    }
    <span class="keywordflow">else</span>
    {
        <span class="comment">//</span>
        <span class="comment">// The divider is active so directly return the masked register value.</span>
        <span class="comment">//</span>
        <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) &amp;
               (SYSCTL_RCC_USEPWMDIV | <a class="code" href="hw__sysctl_8h.html#ab5d7c28dc903f334f78550806dd3f5fd">SYSCTL_RCC_PWMDIV_M</a>));
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga444e7a242f14e945fcc7a909d13d2d3c"></a><!-- doxytag: member="sysctl.c::SysCtlPWMClockSet" ref="ga444e7a242f14e945fcc7a909d13d2d3c" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga444e7a242f14e945fcc7a909d13d2d3c">SysCtlPWMClockSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the PWM clock configuration.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the configuration for the PWM clock; it must be one of <b>SYSCTL_PWMDIV_1</b>, <b>SYSCTL_PWMDIV_2</b>, <b>SYSCTL_PWMDIV_4</b>, <b>SYSCTL_PWMDIV_8</b>, <b>SYSCTL_PWMDIV_16</b>, <b>SYSCTL_PWMDIV_32</b>, or <b>SYSCTL_PWMDIV_64</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the rate of the clock provided to the PWM module as a ratio of the processor clock. This clock is used by the PWM module to generate PWM signals; its rate forms the basis for all PWM signals.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be used with TM4C123 devices. For other TM4C devices, the <a class="el" href="group__pwm__api.html#gabe29ab284505972d4c172e6b33daabd9">PWMClockSet()</a> function should be used.</dd>
<dd>
The clocking of the PWM is dependent on the system clock rate as configured by <a class="el" href="group__sysctl__api.html#gab9c9f4e4588e1e9c5b42e3c3b109e5c1">SysCtlClockSet()</a>.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03152">3152</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="debug_8h_source.html#l00067">ASSERT</a>, <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00051">SYSCTL_DC1</a>, <a class="el" href="hw__sysctl_8h_source.html#l00665">SYSCTL_DC1_PWM0</a>, <a class="el" href="hw__sysctl_8h_source.html#l00664">SYSCTL_DC1_PWM1</a>, <a class="el" href="sysctl_8h_source.html#l00207">SYSCTL_PWMDIV_1</a>, <a class="el" href="sysctl_8h_source.html#l00211">SYSCTL_PWMDIV_16</a>, <a class="el" href="sysctl_8h_source.html#l00208">SYSCTL_PWMDIV_2</a>, <a class="el" href="sysctl_8h_source.html#l00212">SYSCTL_PWMDIV_32</a>, <a class="el" href="sysctl_8h_source.html#l00209">SYSCTL_PWMDIV_4</a>, <a class="el" href="sysctl_8h_source.html#l00213">SYSCTL_PWMDIV_64</a>, <a class="el" href="sysctl_8h_source.html#l00210">SYSCTL_PWMDIV_8</a>, <a class="el" href="hw__sysctl_8h_source.html#l00070">SYSCTL_RCC</a>, <a class="el" href="hw__sysctl_8h_source.html#l01068">SYSCTL_RCC_PWMDIV_M</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01067">SYSCTL_RCC_USEPWMDIV</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Check the arguments.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>((ui32Config == <a class="code" href="sysctl_8h.html#a59a0f9df323b5881d47ced97084a576d">SYSCTL_PWMDIV_1</a>) ||
           (ui32Config == <a class="code" href="sysctl_8h.html#aa157d73c016fea19d12df750dd63b2ef">SYSCTL_PWMDIV_2</a>) ||
           (ui32Config == <a class="code" href="sysctl_8h.html#a073d62c65292e24aa8e15adfcf58df8e">SYSCTL_PWMDIV_4</a>) ||
           (ui32Config == <a class="code" href="sysctl_8h.html#af8905ef3071c7fc58c58f68f886f261c">SYSCTL_PWMDIV_8</a>) ||
           (ui32Config == <a class="code" href="sysctl_8h.html#ad5c3a5f6705e7514a6d093fec92b6306">SYSCTL_PWMDIV_16</a>) ||
           (ui32Config == <a class="code" href="sysctl_8h.html#a79169c4f284411993029f496fe4f5ee1">SYSCTL_PWMDIV_32</a>) ||
           (ui32Config == <a class="code" href="sysctl_8h.html#acf79845e27022c93146658e490e3446c">SYSCTL_PWMDIV_64</a>));

    <span class="comment">//</span>
    <span class="comment">// Check that there is a PWM block on this part.</span>
    <span class="comment">//</span>
    <a class="code" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a9f9ebf19876182aab0eccfbc50bebc2e">SYSCTL_DC1</a>) &amp; (<a class="code" href="hw__sysctl_8h.html#a3200a3e1dd398a805fd57de7862a5ced">SYSCTL_DC1_PWM0</a> | <a class="code" href="hw__sysctl_8h.html#a69db3be29abeab73c667d7f8835b14ce">SYSCTL_DC1_PWM1</a>));

    <span class="comment">//</span>
    <span class="comment">// Set the PWM clock configuration into the run-mode clock configuration</span>
    <span class="comment">// register.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) = ((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a23e27fd6ce8421975c6d703068dc8fea">SYSCTL_RCC</a>) &amp;
                          ~(<a class="code" href="hw__sysctl_8h.html#a10e7f6f0d034bae2138721e90fc9dd6b">SYSCTL_RCC_USEPWMDIV</a> | <a class="code" href="hw__sysctl_8h.html#ab5d7c28dc903f334f78550806dd3f5fd">SYSCTL_RCC_PWMDIV_M</a>)) |
                         ui32Config);
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga7e7eaf3273efa935f7bedfd3760d11b8"></a><!-- doxytag: member="sysctl.c::SysCtlReset" ref="ga7e7eaf3273efa935f7bedfd3760d11b8" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resets the device.</p>
<p>This function performs a software reset of the entire device. The processor and all peripherals are reset and all device registers are returned to their default values (with the exception of the reset cause register, which maintains its current value but has the software reset bit set as well).</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>This function does not return. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01671">1671</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__nvic_8h_source.html#l00116">NVIC_APINT</a>, <a class="el" href="hw__nvic_8h_source.html#l00938">NVIC_APINT_SYSRESETREQ</a>, and <a class="el" href="hw__nvic_8h_source.html#l00927">NVIC_APINT_VECTKEY</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Perform a software reset request.  This request causes the device to</span>
    <span class="comment">// reset, no further code is executed.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__nvic_8h.html#a4b8063473ed37bbc7f9a41da65b9c2ad">NVIC_APINT</a>) = <a class="code" href="hw__nvic_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">NVIC_APINT_VECTKEY</a> | <a class="code" href="hw__nvic_8h.html#a2622822940e2c6c4783085c6b4717213">NVIC_APINT_SYSRESETREQ</a>;

    <span class="comment">//</span>
    <span class="comment">// The device should have reset, so this should never be reached.  Just in</span>
    <span class="comment">// case, loop forever.</span>
    <span class="comment">//</span>
    <span class="keywordflow">while</span>(1)
    {
    }
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga42211457f456c2c2b68b490acc320177"></a><!-- doxytag: member="sysctl.c::SysCtlResetBehaviorGet" ref="ga42211457f456c2c2b68b490acc320177" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga42211457f456c2c2b68b490acc320177">SysCtlResetBehaviorGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the current types of reset issued due to reset events.</p>
<p>This function returns the types of resets issued when a configurable reset occurs. The value returned is a logical OR combination of the valid values that are described in the documentation for the <em>ui32Behavior</em> parameter of the <a class="el" href="group__sysctl__api.html#ga109ad31fa3c2d1957454c8e73a8bbae6">SysCtlResetBehaviorSet()</a> function.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be used with Flurry-class devices.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The reset behaviors for all configurable resets. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l02051">2051</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00118">SYSCTL_RESBEHAVCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a90b98f564be713b6c62f163f94bc357c">SYSCTL_RESBEHAVCTL</a>));
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga109ad31fa3c2d1957454c8e73a8bbae6"></a><!-- doxytag: member="sysctl.c::SysCtlResetBehaviorSet" ref="ga109ad31fa3c2d1957454c8e73a8bbae6" args="(uint32_t ui32Behavior)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga109ad31fa3c2d1957454c8e73a8bbae6">SysCtlResetBehaviorSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Behavior</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets the type of reset issued due to certain reset events.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Behavior</td><td>specifies the types of resets for each of the configurable reset events.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the types of reset issued when a configurable reset event occurs. The reset events that are configurable are: Watchdog 0 or 1, a brown out and the external RSTn pin. The valid actions are either a system reset or a full POR sequence. See the data sheet for more information on the differences between a full POR and a system reset. All reset behaviors can be configured with a single call using the logical OR of the values defined below. Any reset option that is not specifically set remains configured for its default behavior. Either POR or system reset can be selected for each reset cause.</p>
<p>Valid values are logical combinations of the following:</p>
<ul>
<li><b>SYSCTL_ONRST_WDOG0_POR</b> configures a Watchdog 0 reset to perform a full POR.</li>
<li><b>SYSCTL_ONRST_WDOG0_SYS</b> configures a Watchdog 0 reset to perform a system reset.</li>
<li><b>SYSCTL_ONRST_WDOG1_POR</b> configures a Watchdog 1 reset to perform a full POR.</li>
<li><b>SYSCTL_ONRST_WDOG1_SYS</b> configures a Watchdog 1 reset to perform a system reset.</li>
<li><b>SYSCTL_ONRST_BOR_POR</b> configures a brown-out reset to perform a full POR.</li>
<li><b>SYSCTL_ONRST_BOR_SYS</b> configures a brown-out reset to perform a system reset.</li>
<li><b>SYSCTL_ONRST_EXT_POR</b> configures an external pin reset to perform a full POR.</li>
<li><b>SYSCTL_ONRST_EXT_SYS</b> configures an external pin reset to perform a system reset.</li>
</ul>
<p><b>Example:</b> Set Watchdog 0 reset to trigger a POR and a brown-out reset to trigger a system reset while leaving the remaining resets with their default behaviors.</p>
<div class="fragment"><pre class="fragment">
//! SysCtlResetBehaviorSet(SYSCTL_ONRST_WDOG0_POR | SYSCTL_ONRST_BOR_SYS);
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>This function cannot be used with TM4C123 devices.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l02031">2031</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00118">SYSCTL_RESBEHAVCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a90b98f564be713b6c62f163f94bc357c">SYSCTL_RESBEHAVCTL</a>) = ui32Behavior;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gab9735274e5c9468bb55ecde9ca07bfb1"></a><!-- doxytag: member="sysctl.c::SysCtlResetCauseClear" ref="gab9735274e5c9468bb55ecde9ca07bfb1" args="(uint32_t ui32Causes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gab9735274e5c9468bb55ecde9ca07bfb1">SysCtlResetCauseClear</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Causes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears reset reasons.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Causes</td><td>are the reset causes to be cleared; must be a logical OR of <b>SYSCTL_CAUSE_HSRVREQ</b>, <b>SYSCTL_CAUSE_HIB</b>, <b>SYSCTL_CAUSE_WDOG1</b>, <b>SYSCTL_CAUSE_SW</b>, <b>SYSCTL_CAUSE_WDOG0</b>, <b>SYSCTL_CAUSE_BOR</b>, <b>SYSCTL_CAUSE_POR</b>, and/or <b>SYSCTL_CAUSE_EXT</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the specified sticky reset reasons. Once cleared, another reset for the same reason can be detected, and a reset for a different reason can be distinguished (instead of having two reset causes set). If the reset reason is used by an application, all reset causes should be cleared after they are retrieved with <a class="el" href="group__sysctl__api.html#ga1afa3bfa9b77ae24b8acdb0147496f5a">SysCtlResetCauseGet()</a>.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01787">1787</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00068">SYSCTL_RESC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Clear the given reset reasons.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#ab6b8c95db38367853b060f1c7fa53121">SYSCTL_RESC</a>) &amp;= ~(ui32Causes);
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga1afa3bfa9b77ae24b8acdb0147496f5a"></a><!-- doxytag: member="sysctl.c::SysCtlResetCauseGet" ref="ga1afa3bfa9b77ae24b8acdb0147496f5a" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga1afa3bfa9b77ae24b8acdb0147496f5a">SysCtlResetCauseGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the reason for a reset.</p>
<p>This function returns the reason(s) for a reset. Because the reset reasons are sticky until either cleared by software or a power-on reset, multiple reset reasons may be returned if multiple resets have occurred. The reset reason is a logical OR of <b>SYSCTL_CAUSE_HSRVREQ</b>, <b>SYSCTL_CAUSE_HIB</b>, <b>SYSCTL_CAUSE_WDOG1</b>, <b>SYSCTL_CAUSE_SW</b>, <b>SYSCTL_CAUSE_WDOG0</b>, <b>SYSCTL_CAUSE_BOR</b>, <b>SYSCTL_CAUSE_POR</b>, and/or <b>SYSCTL_CAUSE_EXT</b>.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>Returns the reason(s) for a reset. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01760">1760</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00068">SYSCTL_RESC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Return the reset reasons.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#ab6b8c95db38367853b060f1c7fa53121">SYSCTL_RESC</a>));
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga90efcbaddc41095b9567cae626aaeb2c"></a><!-- doxytag: member="sysctl.c::SysCtlSleep" ref="ga90efcbaddc41095b9567cae626aaeb2c" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga90efcbaddc41095b9567cae626aaeb2c">SysCtlSleep</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Puts the processor into sleep mode.</p>
<p>This function places the processor into sleep mode; it does not return until the processor returns to run mode. The peripherals that are enabled via <a class="el" href="group__sysctl__api.html#ga88db79b809decde9d228ee2c3e58a727">SysCtlPeripheralSleepEnable()</a> continue to operate and can wake up the processor (if automatic clock gating is enabled with <a class="el" href="group__sysctl__api.html#ga0ad7b6dcec84339f2bbb8663551cc7d8">SysCtlPeripheralClockGating()</a>, otherwise all peripherals continue to operate).</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01703">1703</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="cpu_8h.html#ad86bb26882bba3e9be5cea3b92a9e02f">CPUwfi()</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Wait for an interrupt.</span>
    <span class="comment">//</span>
    <a class="code" href="cpu_8h.html#ad86bb26882bba3e9be5cea3b92a9e02f">CPUwfi</a>();
}
</pre></div>
<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__api_ga90efcbaddc41095b9567cae626aaeb2c_cgraph.png" border="0" usemap="#group__sysctl__api_ga90efcbaddc41095b9567cae626aaeb2c_cgraph" alt=""/></div>
<map name="group__sysctl__api_ga90efcbaddc41095b9567cae626aaeb2c_cgraph" id="group__sysctl__api_ga90efcbaddc41095b9567cae626aaeb2c_cgraph">
<area shape="rect" id="node3" href="cpu_8h.html#ad86bb26882bba3e9be5cea3b92a9e02f" title="CPUwfi" alt="" coords="151,5,217,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gab2e05e98db611a541c28f2c218952282"></a><!-- doxytag: member="sysctl.c::SysCtlSleepPowerSet" ref="gab2e05e98db611a541c28f2c218952282" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gab2e05e98db611a541c28f2c218952282">SysCtlSleepPowerSet</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures the power to the flash and SRAM while in sleep mode.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>is the required flash and SRAM power configuration.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the power configuration of the flash and SRAM while in sleep mode to be set. The <em>ui32Config</em> parameter is the logical OR of the flash power configuration and the SRAM power configuration.</p>
<p>The flash power configuration is specified as either:</p>
<ul>
<li><b>SYSCTL_FLASH_NORMAL</b> - The flash is left in fully powered mode, providing fast wake-up time but higher power consumption.</li>
<li><b>SYSCTL_FLASH_LOW_POWER</b> - The flash is in low power mode, providing reduced power consumption but longer wake-up time.</li>
</ul>
<p>The SRAM power configuration is specified as one of:</p>
<ul>
<li><b>SYSCTL_SRAM_NORMAL</b> - The SRAM is left in fully powered mode, providing fast wake-up time but higher power consumption.</li>
<li><b>SYSCTL_SRAM_STANDBY</b> - The SRAM is placed into a lower power mode, providing reduced power consumption but longer wake-up time.</li>
<li><b>SYSCTL_SRAM_LOW_POWER</b> - The SRAM is placed into lowest power mode, providing further reduced power consumption but longer wake-up time.</li>
</ul>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of this feature varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine whether this support is available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l01605">1605</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00112">SYSCTL_SLPPWRCFG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Set the sleep-mode flash and SRAM power configuration.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#aac24e047d3d3e2d2a69c522910ba1bb2">SYSCTL_SLPPWRCFG</a>) = ui32Config;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gae9d9e3eec4d4b8d8c87720c767f4f36f"></a><!-- doxytag: member="sysctl.c::SysCtlSRAMSizeGet" ref="gae9d9e3eec4d4b8d8c87720c767f4f36f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#gae9d9e3eec4d4b8d8c87720c767f4f36f">SysCtlSRAMSizeGet</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gets the size of the SRAM.</p>
<p>This function determines the size of the SRAM on the Tiva device.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The total number of bytes of SRAM. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00452">452</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__flash_8h_source.html#l00062">FLASH_SSIZE</a>, and <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="keywordflow">return</span>((<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__flash_8h.html#aa2a71cbfefd2c08f483f0bedaeb5365c">FLASH_SSIZE</a>) + 1) * 256);
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga980dda99cd999c319351c2c24992d9a6"></a><!-- doxytag: member="sysctl.c::SysCtlUSBPLLDisable" ref="ga980dda99cd999c319351c2c24992d9a6" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga980dda99cd999c319351c2c24992d9a6">SysCtlUSBPLLDisable</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Powers down the USB PLL.</p>
<p>This function disables the USB controller's PLL, which is used by its physical layer. The USB registers are still accessible, but the physical layer no longer functions.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be called on TM4C123 devices.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03351">3351</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00074">SYSCTL_RCC2</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01155">SYSCTL_RCC2_USBPWRDN</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Turn off the USB PLL.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) |= <a class="code" href="hw__sysctl_8h.html#a27e58030fca66cf089e0fd0229c0db28">SYSCTL_RCC2_USBPWRDN</a>;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga9af839cfa9e1635c3d437b7f466c0e03"></a><!-- doxytag: member="sysctl.c::SysCtlUSBPLLEnable" ref="ga9af839cfa9e1635c3d437b7f466c0e03" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga9af839cfa9e1635c3d437b7f466c0e03">SysCtlUSBPLLEnable</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Powers up the USB PLL.</p>
<p>This function enables the USB controller's PLL, which is used by its physical layer. This call is necessary before connecting to any external devices.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>This function should only be called on TM4C123 devices.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03329">3329</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, <a class="el" href="hw__sysctl_8h_source.html#l00074">SYSCTL_RCC2</a>, and <a class="el" href="hw__sysctl_8h_source.html#l01155">SYSCTL_RCC2_USBPWRDN</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Turn on the USB PLL.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a6a83bd485e529b5a78559157d5569755">SYSCTL_RCC2</a>) &amp;= ~<a class="code" href="hw__sysctl_8h.html#a27e58030fca66cf089e0fd0229c0db28">SYSCTL_RCC2_USBPWRDN</a>;
}
</pre></div>
</div>
</div>
<a class="anchor" id="gaf62659875c2673c4f6da90ed38e6e230"></a><!-- doxytag: member="sysctl.c::SysCtlVoltageEventClear" ref="gaf62659875c2673c4f6da90ed38e6e230" args="(uint32_t ui32Status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#gaf62659875c2673c4f6da90ed38e6e230">SysCtlVoltageEventClear</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears the voltage event status.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Status</td><td>is a bit mask of the voltage events to clear.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the current voltage events status for the values specified in the <em>ui32Status</em> parameter. The <em>ui32Status</em> value must be a logical OR of the following values:</p>
<ul>
<li><b>SYSCTL_VESTAT_VDDBOR</b> a brown-out event occurred on the VDD rail.</li>
<li><b>SYSCTL_VESTAT_VDDABOR</b> a brown-out event occurred on the VDDA rail.</li>
</ul>
<p><b>Example:</b> Clear the current voltage event status.</p>
<div class="fragment"><pre class="fragment">
//! //
//! // Clear all the current voltage events.
//! //
//! SysCtlVoltageEventClear(SysCtlVoltageEventStatus());
//! </pre></div><dl class="note"><dt><b>Note:</b></dt><dd>The availability of voltage event status varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available.</dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03502">3502</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00069">SYSCTL_PWRTC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Clear the requested voltage events.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#affb5c3022c06d0f2f14188eb6c819548">SYSCTL_PWRTC</a>) |= ui32Status;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga5ab556872df7db77f97c62502f99ee30"></a><!-- doxytag: member="sysctl.c::SysCtlVoltageEventConfig" ref="ga5ab556872df7db77f97c62502f99ee30" args="(uint32_t ui32Config)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="group__sysctl__api.html#ga5ab556872df7db77f97c62502f99ee30">SysCtlVoltageEventConfig</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configures the response to system voltage events.</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Config</td><td>holds the configuration options for the voltage events.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the response to voltage-related events. These events are triggered when the voltage rails drop below certain levels. The <em>ui32Config</em> parameter provides the configuration for the voltage events and is a combination of the <b>SYSCTL_VEVENT_*</b> values.</p>
<p>The response to a brown out on the VDDA rail is set by using one of the following values:</p>
<ul>
<li><b>SYSCTL_VEVENT_VDDABO_NONE</b> - There is no action taken on a VDDA brown out.</li>
<li><b>SYSCTL_VEVENT_VDDABO_INT</b> - A system interrupt is generated when a VDDA brown out occurs.</li>
<li><b>SYSCTL_VEVENT_VDDABO_NMI</b> - An NMI is generated when a VDDA brown out occurs.</li>
<li><b>SYSCTL_VEVENT_VDDABO_RST</b> - A reset is generated when a VDDA brown out occurs. The type of reset that is generated is controller by the <b>SYSCTL_ONRST_BOR_*</b> setting passed into the <a class="el" href="group__sysctl__api.html#ga109ad31fa3c2d1957454c8e73a8bbae6">SysCtlResetBehaviorSet()</a> function.</li>
</ul>
<p>The response to a brown out on the VDD rail is set by using one of the following values:</p>
<ul>
<li><b>SYSCTL_VEVENT_VDDBO_NONE</b> - There is no action taken on a VDD brown out.</li>
<li><b>SYSCTL_VEVENT_VDDBO_INT</b> - A system interrupt is generated when a VDD brown out occurs.</li>
<li><b>SYSCTL_VEVENT_VDDBO_NMI</b> - An NMI is generated when a VDD brown out occurs.</li>
<li><b>SYSCTL_VEVENT_VDDBO_RST</b> - A reset is generated when a VDD brown out occurs. The type of reset that is generated is controller by the <b>SYSCTL_ONRST_BOR_*</b> setting passed into the <a class="el" href="group__sysctl__api.html#ga109ad31fa3c2d1957454c8e73a8bbae6">SysCtlResetBehaviorSet()</a> function.</li>
</ul>
<p><b>Example:</b> Configure the voltage events to trigger an interrupt on a VDDA brown out, an NMI on a VDDC brown out and a reset on a VDD brown out.</p>
<div class="fragment"><pre class="fragment">
//!
//! //
//! // Configure the BOR rest to trigger a full POR.  This is needed because
//! // the SysCtlVoltageEventConfig() call is triggering a reset so the type
//! // of reset is specified by this call.
//! //
//! SysCtlResetBehaviorSet(SYSCTL_ONRST_BOR_POR);
//!
//! //
//! // Trigger an interrupt on a VDDA brown out and a reset on a VDD brown out.
//! //
//! SysCtlVoltageEventConfig(SYSCTL_VEVENT_VDDABO_INT |
//!                          SYSCTL_VEVENT_VDDBO_RST);
//! </pre></div><dl class="return"><dt><b>Returns:</b></dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03419">3419</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00060">SYSCTL_PTBOCTL</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Set the requested events.</span>
    <span class="comment">//</span>
    <a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#a3fd602f9f4366b7cd066c89f56403052">SYSCTL_PTBOCTL</a>) = ui32Config;
}
</pre></div>
</div>
</div>
<a class="anchor" id="ga477377a31fd24fa238e9235392d69e68"></a><!-- doxytag: member="sysctl.c::SysCtlVoltageEventStatus" ref="ga477377a31fd24fa238e9235392d69e68" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="group__sysctl__api.html#ga477377a31fd24fa238e9235392d69e68">SysCtlVoltageEventStatus</a> </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the voltage event status.</p>
<p>This function returns the voltage event status for the system controller. The value returned is a logical OR of the following values:</p>
<ul>
<li><b>SYSCTL_VESTAT_VDDBOR</b> a brown-out event occurred on the VDD rail.</li>
<li><b>SYSCTL_VESTAT_VDDABOR</b> a brown-out event occurred on the VDDA rail.</li>
</ul>
<p>The values returned from this function can be passed to the <a class="el" href="group__sysctl__api.html#gaf62659875c2673c4f6da90ed38e6e230">SysCtlVoltageEventClear()</a> to clear the current voltage event status. Because voltage events are not cleared due to a reset, the voltage event status must be cleared by calling <a class="el" href="group__sysctl__api.html#gaf62659875c2673c4f6da90ed38e6e230">SysCtlVoltageEventClear()</a>.</p>
<p><b>Example:</b> Clear the current voltage event status.</p>
<div class="fragment"><pre class="fragment">
//! uint32_t ui32VoltageEvents;
//!
//! //
//! // Read the current voltage event status.
//! //
//! ui32VoltageEvents = SysCtlVoltageEventStatus();
//!
//! //
//! // Clear all the current voltage events.
//! //
//! SysCtlVoltageEventClear(ui32VoltageEvents);
//! </pre></div><dl class="return"><dt><b>Returns:</b></dt><dd>The current voltage event status.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>The availability of voltage events varies with the Tiva part in use. Please consult the data sheet for the part you are using to determine which interrupt sources are available. </dd></dl>

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l03465">3465</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>References <a class="el" href="hw__types_8h_source.html#l00048">HWREG</a>, and <a class="el" href="hw__sysctl_8h_source.html#l00069">SYSCTL_PWRTC</a>.</p>
<div class="fragment"><pre class="fragment">{
    <span class="comment">//</span>
    <span class="comment">// Return the current voltage event status.</span>
    <span class="comment">//</span>
    <span class="keywordflow">return</span>(<a class="code" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>(<a class="code" href="hw__sysctl_8h.html#affb5c3022c06d0f2f14188eb6c819548">SYSCTL_PWRTC</a>));
}
</pre></div>
</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="gac23401a8baf013db8de53e8f2bc40425"></a><!-- doxytag: member="sysctl.c::g_pppui32XTALtoVCO" ref="gac23401a8baf013db8de53e8f2bc40425" args="[MAX_VCO_ENTRIES][MAX_XTAL_ENTRIES][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="group__sysctl__api.html#gac23401a8baf013db8de53e8f2bc40425">g_pppui32XTALtoVCO</a>[<a class="el" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>][<a class="el" href="group__sysctl__api.html#ga60c8da9dcb738f8815705a3c72c25615">MAX_XTAL_ENTRIES</a>][2]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00137">137</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l02115">SysCtlClockFreqSet()</a>.</p>

</div>
</div>
<a class="anchor" id="gab395c49428439a98393ff4e262b27082"></a><!-- doxytag: member="sysctl.c::g_pui32VCOFrequencies" ref="gab395c49428439a98393ff4e262b27082" args="[MAX_VCO_ENTRIES]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="group__sysctl__api.html#gab395c49428439a98393ff4e262b27082">g_pui32VCOFrequencies</a>[<a class="el" href="group__sysctl__api.html#gadb2b8dc5aca3e1b9faffeacd6bb92b4c">MAX_VCO_ENTRIES</a>]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
    320000000,                              
    480000000,                              
}
</pre></div>
<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00330">330</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga286fd0282c7ed9baca324931b9318afd"></a><!-- doxytag: member="sysctl.c::g_pui32Xtals" ref="ga286fd0282c7ed9baca324931b9318afd" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="group__sysctl__api.html#ga286fd0282c7ed9baca324931b9318afd">g_pui32Xtals</a>[]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
    1000000,
    1843200,
    2000000,
    2457600,
    3579545,
    3686400,
    4000000,
    4096000,
    4915200,
    5000000,
    5120000,
    6000000,
    6144000,
    7372800,
    8000000,
    8192000,
    10000000,
    12000000,
    12288000,
    13560000,
    14318180,
    16000000,
    16384000,
    18000000,
    20000000,
    24000000,
    25000000
}
</pre></div>
<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00081">81</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l02115">SysCtlClockFreqSet()</a>, and <a class="el" href="sysctl_8c_source.html#l02727">SysCtlClockGet()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8be0abda441c1468e90971e6d688c9a0"></a><!-- doxytag: member="sysctl.c::g_sXTALtoMEMTIM" ref="ga8be0abda441c1468e90971e6d688c9a0" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } 
 <a class="el" href="group__sysctl__api.html#ga8be0abda441c1468e90971e6d688c9a0">g_sXTALtoMEMTIM</a>[]<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="sysctl_8c_source.html#l00227">_SysCtlMemTimingGet()</a>.</p>

</div>
</div>
<a class="anchor" id="gabf87c454179e3c6b9971b9715369341a"></a><!-- doxytag: member="@1::ui32Frequency" ref="gabf87c454179e3c6b9971b9715369341a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } <a class="el" href="sysctl_8c.html#a6200ecba0e8920f130f2f238408f6b2a">ui32Frequency</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00194">194</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga53648ff7740d9626b659bf59dda94525"></a><!-- doxytag: member="@1::ui32MemTiming" ref="ga53648ff7740d9626b659bf59dda94525" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } <a class="el" href="sysctl_8c.html#a69f0c60ec67c7d2049e1fa89c765202d">ui32MemTiming</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sysctl_8c_source.html#l00195">195</a> of file <a class="el" href="sysctl_8c_source.html">sysctl.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div>
  <div id="nav-path" class="navpath">
    <ul>

    <li class="footer">Generated on Tue Jan 27 2015 22:34:58 for EE445M Real Time Operating Systems by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
