INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonemaster/Desktop/Cihlab/Problem1/src/4bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonemaster/Desktop/Cihlab/Problem1/src/4bit_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
