============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:46:19 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         219  7066.098 447804.095 454870.192 
  TOP                        219  7066.098 433465.292 440531.390 
    stoch2bin                 78  3111.507 155218.666 158330.174 
    genblk1[4].genblk1.sng    28   795.202  46259.333  47054.535 
      ctr                     18   716.363  40836.907  41553.270 
    genblk1[0].genblk1.sng    27   775.449  56152.890  56928.338 
      ctr                     17   696.609  50850.178  51546.787 
    genblk1[1].genblk1.sng    27   775.449  55800.475  56575.924 
      ctr                     17   696.609  50322.415  51019.025 
    genblk1[2].genblk1.sng    27   775.449  55678.605  56454.054 
      ctr                     17   696.609  50475.359  51171.969 
    genblk1[3].genblk1.sng    27   775.449  56501.224  57276.673 
      ctr                     17   696.609  51167.073  51863.682 

