{
    "NameTable": {
        "decoder_bench": [
            "decoder_bench",
            "fsNIE",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "decoder_bench"
    ],
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 3,
            "ru_utime_sec": 0.046752000000000002,
            "ru_stime_sec": 0.038889,
            "ru_maxrss_kb": 76704,
            "ru_minflt": 4263,
            "ru_nvcsw": 728,
            "ru_majflt": 681
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 4,
            "ru_utime_sec": 0.00068099999999999996,
            "ru_stime_sec": 0.0013630000000000001,
            "ru_maxrss_kb": 14300,
            "ru_minflt": 193,
            "ru_nvcsw": 1,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 626.0,
        "nMops": 271,
        "ru_childs_end": {
            "ru_nivcsw": 4,
            "ru_utime_sec": 0.00068099999999999996,
            "ru_stime_sec": 0.0013630000000000001,
            "ru_maxrss_kb": 14300,
            "ru_minflt": 193,
            "ru_nvcsw": 1,
            "ru_majflt": 0
        },
        "Frontend(%)": 85.543337053775645,
        "nQuads": 180,
        "totalObjSize": 112786,
        "ru_self_end": {
            "ru_nivcsw": 3,
            "ru_utime_sec": 0.054653,
            "ru_stime_sec": 0.041702999999999997,
            "ru_maxrss_kb": 83924,
            "ru_minflt": 5570,
            "ru_nvcsw": 762,
            "ru_majflt": 713
        },
        "CodeGen(%)": 14.456662946224357,
        "peak_mem_kb": 197636
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88307,
        "archive": "archive.0/_6641_archive_1.a"
    },
    "PEModules": [],
    "CompileStatus": "Successful",
    "LVLData": [
        "SIM"
    ],
    "Misc": {
        "csrc_abs": "/home/hoeflinc/ECE425/Lab05/synthesis_examples/csrc",
        "cwd": "/home/hoeflinc/ECE425/Lab05/synthesis_examples",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/hoeflinc/ECE425/Lab05/synthesis_examples/simv.daidir",
        "archive_dir": "archive.0"
    },
    "CompileProcesses": [
        "cgproc.6641.json"
    ]
}