Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 6cf70c046ebc4764840f078ec856e491 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Factorial_tb_behav xil_defaultlib.Factorial_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port B [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/DP.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT_down(data_width=4)
Compiling module xil_defaultlib.CMP(data_width=4)
Compiling module xil_defaultlib.MUL(in_width=32)
Compiling module xil_defaultlib.mux2to1(data_width=32)
Compiling module xil_defaultlib.REG(data_width=32)
Compiling module xil_defaultlib.factorial_DP
Compiling module xil_defaultlib.factorial_CU
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.Factorial_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Factorial_tb_behav
