--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf
-ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
BtnSwitch<0> |    5.544(R)|   -0.080(R)|clk_BUFGP         |   0.000|
BtnSwitch<1> |    4.845(R)|   -1.285(R)|clk_BUFGP         |   0.000|
BtnSwitch<2> |    5.417(R)|   -0.971(R)|clk_BUFGP         |   0.000|
BtnSwitch<3> |    4.538(R)|   -0.108(R)|clk_BUFGP         |   0.000|
SideSwitch<0>|    6.237(F)|   -2.483(F)|clk_BUFGP         |   0.000|
SideSwitch<1>|    6.580(F)|   -2.882(F)|clk_BUFGP         |   0.000|
SideSwitch<2>|    7.562(F)|   -4.025(F)|clk_BUFGP         |   0.000|
SideSwitch<3>|    5.877(F)|   -2.965(F)|clk_BUFGP         |   0.000|
SideSwitch<4>|    8.424(F)|   -3.906(F)|clk_BUFGP         |   0.000|
SideSwitch<5>|    7.178(F)|   -2.722(F)|clk_BUFGP         |   0.000|
SideSwitch<6>|    8.579(F)|   -4.614(F)|clk_BUFGP         |   0.000|
SideSwitch<7>|    7.449(F)|   -4.571(F)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   11.207(R)|clk_BUFGP         |   0.000|
Led<1>      |   11.691(R)|clk_BUFGP         |   0.000|
Led<2>      |   12.214(R)|clk_BUFGP         |   0.000|
Led<3>      |   12.204(R)|clk_BUFGP         |   0.000|
Led<4>      |   10.333(R)|clk_BUFGP         |   0.000|
Led<5>      |   14.483(R)|clk_BUFGP         |   0.000|
Led<6>      |    9.883(R)|clk_BUFGP         |   0.000|
Led<7>      |   14.581(R)|clk_BUFGP         |   0.000|
MemAdr<1>   |   13.093(R)|clk_BUFGP         |   0.000|
            |   11.599(F)|clk_BUFGP         |   0.000|
MemAdr<2>   |   13.258(R)|clk_BUFGP         |   0.000|
            |   11.016(F)|clk_BUFGP         |   0.000|
MemAdr<3>   |   12.614(R)|clk_BUFGP         |   0.000|
            |   10.785(F)|clk_BUFGP         |   0.000|
MemAdr<4>   |   12.537(R)|clk_BUFGP         |   0.000|
            |   10.780(F)|clk_BUFGP         |   0.000|
MemAdr<5>   |   12.523(R)|clk_BUFGP         |   0.000|
            |   11.002(F)|clk_BUFGP         |   0.000|
MemAdr<6>   |   12.870(R)|clk_BUFGP         |   0.000|
            |   11.807(F)|clk_BUFGP         |   0.000|
MemAdr<7>   |   12.246(R)|clk_BUFGP         |   0.000|
            |   10.248(F)|clk_BUFGP         |   0.000|
MemAdr<8>   |   11.901(R)|clk_BUFGP         |   0.000|
            |   10.678(F)|clk_BUFGP         |   0.000|
MemAdr<9>   |   11.828(R)|clk_BUFGP         |   0.000|
            |   10.517(F)|clk_BUFGP         |   0.000|
MemAdr<10>  |   11.753(R)|clk_BUFGP         |   0.000|
            |   10.201(F)|clk_BUFGP         |   0.000|
MemAdr<11>  |   12.492(R)|clk_BUFGP         |   0.000|
            |   10.790(F)|clk_BUFGP         |   0.000|
MemAdr<12>  |   11.863(R)|clk_BUFGP         |   0.000|
            |   10.987(F)|clk_BUFGP         |   0.000|
MemAdr<13>  |   12.472(R)|clk_BUFGP         |   0.000|
            |   10.775(F)|clk_BUFGP         |   0.000|
MemAdr<14>  |   11.863(R)|clk_BUFGP         |   0.000|
            |   10.177(F)|clk_BUFGP         |   0.000|
MemAdr<15>  |   11.959(R)|clk_BUFGP         |   0.000|
            |   10.535(F)|clk_BUFGP         |   0.000|
MemAdr<16>  |   13.712(R)|clk_BUFGP         |   0.000|
            |   11.576(F)|clk_BUFGP         |   0.000|
MemAdr<17>  |   11.290(R)|clk_BUFGP         |   0.000|
            |    9.854(F)|clk_BUFGP         |   0.000|
MemAdr<18>  |   11.507(R)|clk_BUFGP         |   0.000|
            |   10.681(F)|clk_BUFGP         |   0.000|
MemAdr<19>  |   11.810(R)|clk_BUFGP         |   0.000|
            |   10.641(F)|clk_BUFGP         |   0.000|
MemAdr<20>  |   11.322(R)|clk_BUFGP         |   0.000|
            |    9.764(F)|clk_BUFGP         |   0.000|
MemAdr<21>  |   12.991(R)|clk_BUFGP         |   0.000|
            |   11.451(F)|clk_BUFGP         |   0.000|
MemAdr<22>  |   11.074(R)|clk_BUFGP         |   0.000|
            |   10.136(F)|clk_BUFGP         |   0.000|
MemAdr<23>  |   13.338(R)|clk_BUFGP         |   0.000|
            |   11.665(F)|clk_BUFGP         |   0.000|
MemDB<0>    |   13.132(R)|clk_BUFGP         |   0.000|
            |   11.682(F)|clk_BUFGP         |   0.000|
MemDB<1>    |   13.167(R)|clk_BUFGP         |   0.000|
            |   11.725(F)|clk_BUFGP         |   0.000|
MemDB<2>    |   13.389(R)|clk_BUFGP         |   0.000|
            |   11.939(F)|clk_BUFGP         |   0.000|
MemDB<3>    |   13.638(R)|clk_BUFGP         |   0.000|
            |   12.188(F)|clk_BUFGP         |   0.000|
MemDB<4>    |   14.198(R)|clk_BUFGP         |   0.000|
            |   12.756(F)|clk_BUFGP         |   0.000|
MemDB<5>    |   14.708(R)|clk_BUFGP         |   0.000|
            |   13.262(F)|clk_BUFGP         |   0.000|
MemDB<6>    |   14.713(R)|clk_BUFGP         |   0.000|
            |   13.263(F)|clk_BUFGP         |   0.000|
MemDB<7>    |   15.738(R)|clk_BUFGP         |   0.000|
            |   14.288(F)|clk_BUFGP         |   0.000|
MemDB<8>    |   13.135(R)|clk_BUFGP         |   0.000|
            |   11.685(F)|clk_BUFGP         |   0.000|
MemDB<9>    |   13.423(R)|clk_BUFGP         |   0.000|
            |   11.973(F)|clk_BUFGP         |   0.000|
MemDB<10>   |   13.679(R)|clk_BUFGP         |   0.000|
            |   12.237(F)|clk_BUFGP         |   0.000|
MemDB<11>   |   13.942(R)|clk_BUFGP         |   0.000|
            |   12.492(F)|clk_BUFGP         |   0.000|
MemDB<12>   |   13.413(R)|clk_BUFGP         |   0.000|
            |   11.971(F)|clk_BUFGP         |   0.000|
MemDB<13>   |   14.190(R)|clk_BUFGP         |   0.000|
            |   12.740(F)|clk_BUFGP         |   0.000|
MemDB<14>   |   15.727(R)|clk_BUFGP         |   0.000|
            |   14.277(F)|clk_BUFGP         |   0.000|
MemDB<15>   |   15.991(R)|clk_BUFGP         |   0.000|
            |   14.541(F)|clk_BUFGP         |   0.000|
MemOE       |   12.189(R)|clk_BUFGP         |   0.000|
            |   11.996(F)|clk_BUFGP         |   0.000|
MemWR       |   18.289(R)|clk_BUFGP         |   0.000|
            |   16.839(F)|clk_BUFGP         |   0.000|
RamCE       |   12.243(R)|clk_BUFGP         |   0.000|
            |   11.091(F)|clk_BUFGP         |   0.000|
RamLB       |   12.456(R)|clk_BUFGP         |   0.000|
            |   11.327(F)|clk_BUFGP         |   0.000|
RamUB       |   13.141(R)|clk_BUFGP         |   0.000|
            |   11.695(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.279|    4.181|    5.754|    6.373|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SideSwitch<7>  |Seg_DP         |   10.468|
---------------+---------------+---------+


Analysis completed Fri May 29 16:16:29 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



