{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 5185,
      "stationName": "Nvidia Graphics - Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "CSIS/IT",
      "problemBankId": 1057,
      "projectId": 1910,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "5 Projects",
      "description": "<p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Project 1</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: </strong><span style=\"color: rgb(0, 0, 0);\">GPU ASIC Design Verification</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><span style=\"color: rgb(0, 0, 0);\">As a Hardware Engineer at NVIDIA, you will design and implement the industry's leading Graphics, Video and Mobile Communications Processors. Specific areas include 2D and 3D graphics, mpeg, video, audio, network protocols, high-speed IO interfaces and bus protocols, and memory subsystem design. You will be responsible for Architecture and micro-architecture design of the ASICs, RTL design and synthesis, Logic and Timing verification using leading edge CAD tools and Semiconductor process technologies.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets: </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ comp arch/ digital design / electronics</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: </strong><span style=\"color: rgb(0, 0, 0); background-color: rgb(255, 255, 0);\">BE / ECE/ EEE ONLY, CGPA of 8 and above.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Specific courses required for project execution:&nbsp; </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ VHDL / FPGA / Digital Electronics</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Project 2</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: </strong><span style=\"color: rgb(0, 0, 0);\">GPU</span><strong style=\"color: rgb(0, 0, 0);\"> </strong><span style=\"color: rgb(0, 0, 0);\">Architecture</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><span style=\"color: rgb(0, 0, 0);\">Specific areas include architecture modeling, analysis, and performance verification. The team works on GPUs across all application domains such as gaming for PC and mobile devices, professional graphics &amp; visualization and high-performance computation.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skills you will use/develop:</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">C++ modeling, test development</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">RTL design, debug</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">ASIC design &amp; verification tools, methodologies</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Computer architecture, Graphics, GPU micro-architecture, parallel computing</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Performance evaluation, analysis and debug</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Perl/Python scripting</span></li></ul><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Areas you will be working on – </strong><span style=\"color: rgb(0, 0, 0);\">Computer Architecture, Memory Systems Architecture, Compiler&nbsp;</span></p><p class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Architecture / Performance Modelling</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">C++ modeling, test development</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">RTL design, debug</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">ASIC design &amp; verification tools, methodologies</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Computer architecture, Graphics, GPU micro-architecture, parallel computing</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Performance evaluation, analysis and debug</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Perl/Python scripting</span></li></ul><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: </strong><span style=\"color: rgb(0, 0, 0); background-color: rgb(255, 255, 0);\">BE / ECE/ EEE ONLY, CGPA of 8 and above.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Specific courses required for project execution: </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ VHDL / FPGA / Digital Electronics / Compiler / Comp Architecture</span></p><p><br></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Project 3</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: Tegra – </strong><span style=\"color: rgb(0, 0, 0);\">SOC / IP Design Verification</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><span style=\"color: rgb(0, 0, 0);\">As a Hardware Engineer at NVIDIA, you will design and implement the industry's leading Graphics, Video and Mobile Communications Processors. Specific areas include 2D and 3D graphics, mpeg, video, audio, network protocols, high-speed IO interfaces and bus protocols, and memory subsystem design.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets: </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ comp arch/ digital design / electronics</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: </strong><span style=\"color: rgb(0, 0, 0); background-color: rgb(255, 255, 0);\">BE / ECE/ EEE ONLY, CGPA of 8 and above</span><span style=\"color: rgb(0, 0, 0);\">.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Specific courses required for project execution:&nbsp; </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ VHDL / FPGA / Digital Electronics</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Project 4</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: </strong><span style=\"color: rgb(0, 0, 0);\">CPU IP Design / Verification</span><strong style=\"color: rgb(0, 0, 0);\">&nbsp;&nbsp;</strong></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><span style=\"color: rgb(0, 0, 0);\">As a design and verification/validation engineer in the ARM CPU team, you will be working on the next generation of 64bit ARM CPUs and SOCs.&nbsp; As part of this assignment the intern will get a chance to learn about computer architecture at a very granular level, System Verilog, Design Verification, SOC Verification, Verification methodologies and C/C++ programming. The intern also will get an opportunity to get familiar with industry standard tools in verification and validation.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets: </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ comp arch/ digital design / electronics</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: </strong><span style=\"color: rgb(0, 0, 0); background-color: rgb(255, 255, 0);\">BE / ECE/ EEE/ E&amp;I, CGPA of 8 and above.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Specific courses required for project execution:&nbsp; </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ VHDL / FPGA / Digital Electronics</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Project 5</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: </strong><span style=\"color: rgb(0, 0, 0);\">VLSI</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description: </strong><span style=\"color: rgb(0, 0, 0);\">VLSI team works in the areas of RTL Design, Verification, Design for Test, CAD tools, Synthesis, Timing, Place &amp; Route, Circuit Design, Silicon Bring-up and Characterization. Responsible for state-of-the-art methodologies, tools, flows and project execution on all Nvidia GPU, CPU, Auto,&nbsp;</span></p><p class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">and Switch chips. As an intern you will be working on one or more such areas.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skills you will use/develop:</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">RTL Design, VCS, SV, UVM, Formal</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Verilog, C/C++, Python, TCL, Perl&nbsp;</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Logic Scan Test, Memory Test, High-speed IO Test, In-System Test&nbsp;</span></li><li><br></li></ul><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation: </strong><span style=\"color: rgb(0, 0, 0); background-color: rgb(255, 255, 0);\">BE / ECE/ EEE/ E&amp;I, CGPA of 8 and above.</span></p><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Specific courses required for project execution:&nbsp; </strong><span style=\"color: rgb(0, 0, 0);\">Verilog/ VHDL / FPGA / Digital Electronics</span></p><p class=\"ql-align-justify\"><br></p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 75000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 75000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}