wire_dmem_addr: Some(4),
wire_dmem_data: Some(SIMD[00000000/0 00001110/0.02734375 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]),
reg_dmem_data: None,
mode: Write16