$date
	Fri Jan 16 04:14:46 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g0 $end
$var wire 1 ' g1 $end
$var wire 1 ( g2 $end
$var wire 1 ) g3 $end
$var wire 1 * g4 $end
$var wire 1 + g5 $end
$var wire 1 , g6 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
1*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1+
1%
#40
0*
0+
1(
1)
0%
1$
#60
1,
1%
#80
1*
0,
0(
0)
0%
0$
1#
#100
1+
1%
#120
0*
0+
1(
1)
0%
1$
#140
1,
1%
#160
1*
0,
0(
0)
0%
0$
0#
1"
#180
1+
1%
#200
0*
0+
1(
1)
0%
1$
#220
1,
1%
#240
0,
1&
1'
0%
0$
1#
#260
1,
1%
#280
0,
0%
1$
#300
1,
1%
#320
