Fitter Status : Successful - Mon Aug 07 16:28:31 2017
Quartus II Version : 10.0 Build 218 06/27/2010 SJ Web Edition
Revision Name : HiddenLayer
Top-level Entity Name : HiddenLayer
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 52 %
    Combinational ALUTs : 5,889 / 12,480 ( 47 % )
    Dedicated logic registers : 1,042 / 12,480 ( 8 % )
Total registers : 1042
Total pins : 154 / 343 ( 45 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 96 / 96 ( 100 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
