// Seed: 4170127628
module module_0 (
    input tri id_0,
    output uwire id_1,
    output tri1 id_2,
    output wire id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9
    , id_12,
    input tri id_10
);
  logic id_13 = id_8;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd60,
    parameter id_21 = 32'd4,
    parameter id_29 = 32'd28
) (
    input uwire id_0,
    output wor id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output logic id_5,
    output uwire id_6,
    input tri id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    input uwire _id_11,
    input wand id_12,
    input supply1 id_13
    , id_35,
    output supply1 id_14,
    output tri id_15,
    input uwire id_16,
    output wire id_17,
    input wand id_18,
    output supply1 id_19,
    input supply1 id_20,
    output supply1 _id_21,
    input wand id_22,
    output tri0 id_23,
    output tri1 id_24,
    output wire id_25,
    input tri1 id_26,
    input tri0 id_27,
    input supply0 id_28,
    output tri1 _id_29,
    input tri0 id_30,
    input tri id_31,
    output tri0 id_32,
    input wand id_33
);
  initial id_5 <= #1 id_33;
  wire id_36;
  logic id_37[id_21 : id_29];
  wire id_38[-1 : id_11];
  wire id_39;
  logic id_40;
  ;
  module_0 modCall_1 (
      id_8,
      id_32,
      id_19,
      id_23,
      id_16,
      id_33,
      id_10,
      id_30,
      id_31,
      id_28,
      id_28
  );
  assign id_40 = (!id_27);
endmodule
