v 4
file / "/home/salas/antaramol/trabajo/VHDL/general/tb_contador.vhd" "47c4a6156338f68b564ea6ff6492c1c857e02e95" "20220204095818.506":
  entity contador_tb at 1( 0) + 0 on 61;
  architecture bench of contador_tb at 14( 204) + 0 on 62;
file / "/home/salas/antaramol/trabajo/VHDL/general/tb_interpolador.vhd" "37349da0d138913db8f63d6c0708d591b458de82" "20220204095818.105":
  entity interpolator_tb at 1( 0) + 0 on 57;
  architecture bench of interpolator_tb at 15( 234) + 0 on 58;
file / "/home/salas/antaramol/trabajo/VHDL/general/tb_top.vhd" "9a43cf20ebbe1d0b2208342244b66f550e202bf5" "20220204095817.666":
  entity top_level_tb at 1( 0) + 0 on 53;
  architecture bench of top_level_tb at 20( 287) + 0 on 54;
file / "/home/salas/antaramol/trabajo/VHDL/general/top_level.vhd" "e09c195bd46cd213fe1dc33c36842fd3464ff46a" "20220204095817.222":
  entity top_level at 1( 0) + 0 on 49;
  architecture top_level_arch of top_level at 24( 439) + 0 on 50;
file / "/home/salas/antaramol/trabajo/VHDL/general/contador.vhd" "e1af11b17b126fe80b1fdb6758baa045a5b4cec1" "20220204095816.912":
  entity contador at 1( 0) + 0 on 45;
  architecture contador_arch of contador at 16( 333) + 0 on 46;
file / "/home/salas/antaramol/trabajo/VHDL/general/interpolator.vhd" "8ca582dbe9ce9e1267f982943d992581e8046633" "20220204095816.563":
  entity interpolator at 1( 0) + 0 on 41;
  architecture two_processes of interpolator at 21( 466) + 0 on 42;
file / "/home/salas/antaramol/trabajo/VHDL/general/prbs.vhd" "f4100950cefde3f045661469b82aa1bd96af903b" "20220204095816.370":
  entity prbs at 1( 0) + 0 on 37;
  architecture prbs_arch of prbs at 14( 225) + 0 on 38;
file / "/home/salas/antaramol/trabajo/VHDL/general/edc_common.vhd" "3e495bcb17538f354deae3ca36931f1d904eb3ed" "20220204095816.470":
  package edc_common at 1( 0) + 0 on 39;
  package body edc_common at 21( 376) + 0 on 40;
file / "/home/salas/antaramol/trabajo/VHDL/general/ecualizador.vhd" "db4d70e9aa98927b32fea01d26d4652a937add4a" "20220204095816.703":
  entity ecualizador at 1( 0) + 0 on 43;
  architecture ecualizador_arch of ecualizador at 25( 499) + 0 on 44;
file / "/home/salas/antaramol/trabajo/VHDL/general/FSM.vhd" "7ea4f67cea9ac69e5823a85b2c8029236989676e" "20220204095817.040":
  entity fsm at 1( 0) + 0 on 47;
  architecture fsm_arch of fsm at 30( 633) + 0 on 48;
file / "/home/salas/antaramol/trabajo/VHDL/general/estimador.vhd" "a78ca34c274678fcd3711749be2c7d924e17e184" "20220204095817.414":
  entity estimador at 1( 0) + 0 on 51;
  architecture estimador_arch of estimador at 24( 442) + 0 on 52;
file / "/home/salas/antaramol/trabajo/VHDL/general/tb_prbs.vhd" "a89962813e3f781520ac72f0039c63199d6602af" "20220204095817.905":
  entity prbs_tb at 1( 0) + 0 on 55;
  architecture bench of prbs_tb at 14( 200) + 0 on 56;
file / "/home/salas/antaramol/trabajo/VHDL/general/tb_estimador.vhd" "c517d1a4c86d13d4845e7c411229cd536b384f0e" "20220204095818.293":
  entity estimador_tb at 1( 0) + 0 on 59;
  architecture bench of estimador_tb at 15( 233) + 0 on 60;
