=====
SETUP
-45.986
47.327
1.340
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_15_s19
8.301
9.400
core/m_inst_mod/o_qb_15_s17
9.405
10.031
core/m_inst_mod/o_qb_15_s15
10.836
11.658
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6
14.810
15.091
core/m_regfile_ER_RS_s511
15.877
16.909
core/m_regfile_ER_RS_s443
16.909
17.058
core/m_regfile_ER_RS_s483
17.558
18.360
core/m_regfile_ER_init_s42
18.779
19.878
core/w_a_30_s3
21.603
22.635
core/w_a_30_s1
23.439
24.261
core/w_a_30_s0
25.736
26.835
core/alu/n30_s5
29.109
29.735
core/alu/n60_s5
30.241
30.867
core/alu/w_out_11_s16
32.029
33.128
core/alu/w_out_11_s11
34.934
35.756
core/alu/w_out_11_s5
35.761
36.793
core/alu/w_out_11_s3
38.257
39.079
core/io_bus/vc/vram_sync/n41_s11
41.561
42.587
core/io_bus/vc/vram_sync/n41_s10
43.006
44.038
core/io_bus/vc/vram_sync/n41_s8
44.044
45.105
core/io_bus/vc/vram_sync/n41_s4
45.524
46.150
core/io_bus/vc/vram_sync/n41_s2
46.155
46.957
core/io_bus/vc/vram_sync/n41_s0
47.327
=====
SETUP
-44.953
45.936
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_15_s19
8.301
9.400
core/m_inst_mod/o_qb_15_s17
9.405
10.031
core/m_inst_mod/o_qb_15_s15
10.836
11.658
core/m_regfile_ER_RS_s517
13.854
14.676
core/m_regfile_ER_RS_s509
14.676
14.825
core/m_regfile_ER_RS_s454
14.825
14.988
core/m_regfile_ER_RS_s501
17.100
18.199
core/m_regfile_ER_init_s44
19.020
20.119
core/w_a_1_s2
22.117
23.149
core/w_a_1_s1
24.438
25.260
core/w_a_1_s0
26.399
27.498
core/alu/n201_s
29.778
30.736
core/alu/n200_s
30.736
30.793
core/alu/n199_s
30.793
30.850
core/alu/n198_s
30.850
30.907
core/alu/n197_s
30.907
30.964
core/alu/n196_s
30.964
31.021
core/alu/n195_s
31.021
31.078
core/alu/n194_s
31.078
31.135
core/alu/n193_s
31.135
31.192
core/alu/n192_s
31.192
31.249
core/alu/n191_s
31.249
31.306
core/alu/n190_s
31.306
31.363
core/alu/n189_s
31.363
31.420
core/alu/n188_s
31.420
31.477
core/alu/n187_s
31.477
31.534
core/alu/n186_s
31.534
31.591
core/alu/n185_s
31.591
31.648
core/alu/n184_s
31.648
31.705
core/alu/n183_s
31.705
31.762
core/alu/n182_s
31.762
31.819
core/alu/n181_s
31.819
31.876
core/alu/n180_s
31.876
31.933
core/alu/n179_s
31.933
31.990
core/alu/n178_s
31.990
32.047
core/alu/n177_s
32.047
32.610
core/w_pc_fetching_25_s19
33.584
34.616
core/w_pc_fetching_25_s15
35.905
36.531
core/w_pc_fetching_25_s10
37.820
38.446
core/w_pc_fetching_25_s8
38.452
39.484
core/io_bus/if_vdata_in.valid_0_s4
42.104
43.203
core/io_bus/if_vdata_in.valid_0_s19
43.220
43.846
core/io_bus/vc/vram_sync/n41_s0
45.936
=====
SETUP
-25.610
26.594
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_7_s5
26.594
=====
SETUP
-25.610
26.594
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_2_s5
26.594
=====
SETUP
-25.601
26.584
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_6_s5
26.584
=====
SETUP
-25.601
26.584
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_3_s5
26.584
=====
SETUP
-24.966
25.950
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_4_s5
25.950
=====
SETUP
-24.966
25.950
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_1_s5
25.950
=====
SETUP
-24.956
25.940
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_5_s5
25.940
=====
SETUP
-24.956
25.940
0.984
core/m_inst_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_12_s37
8.787
9.886
core/m_inst_mod/o_qb_12_s34
12.318
13.140
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13
16.579
16.838
core/m_regfile_ER_RS_s430
18.127
19.226
core/m_regfile_ER_RS_s503
20.030
21.062
core/m_regfile_ER_init_s46
21.867
22.689
core/io_bus/vc/vram_sync/w_draw_data_0_s5
25.940
=====
SETUP
-22.226
23.567
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_0_s2
19.948
20.207
core/m_regfile_DOL_0_G[0]_s6
21.346
22.407
core/io_bus/vc/vram_sync/w_draw_data_0_s5
23.567
=====
SETUP
-21.920
23.260
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_0_s2
19.948
20.207
core/m_regfile_DOL_1_G[0]_s6
21.666
22.468
core/io_bus/vc/vram_sync/w_draw_data_1_s5
23.260
=====
SETUP
-21.674
23.014
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_0_s2
19.948
20.207
core/m_regfile_DOL_2_G[0]_s6
21.181
21.806
core/io_bus/vc/vram_sync/w_draw_data_2_s5
23.014
=====
SETUP
-21.317
22.657
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_0_s2
19.948
20.228
core/m_regfile_DOL_3_G[0]_s6
20.647
21.449
core/io_bus/vc/vram_sync/w_draw_data_3_s5
22.657
=====
SETUP
-20.269
21.610
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_1_s2
18.310
18.591
core/m_regfile_DOL_7_G[0]_s6
19.010
20.036
core/io_bus/vc/vram_sync/w_draw_data_7_s5
21.610
=====
SETUP
-19.889
21.229
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_1_s2
18.310
18.591
core/m_regfile_DOL_5_G[0]_s6
18.593
19.654
core/io_bus/vc/vram_sync/w_draw_data_5_s5
21.229
=====
SETUP
-19.806
21.147
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_1_s2
18.310
18.591
core/m_regfile_DOL_4_G[0]_s6
19.010
20.036
core/io_bus/vc/vram_sync/w_draw_data_4_s5
21.147
=====
SETUP
-19.785
21.126
1.340
core/m_inst_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_inst_mod/o_qb_43_s10
7.982
9.081
core/m_inst_mod/o_qb_11_s20
10.380
11.182
core/m_inst_mod/o_qb_11_s19
11.601
12.633
core/m_inst_mod/o_qb_11_s17
12.639
13.671
core/m_regfile_m_regfile_1_1_s2
18.310
18.591
core/m_regfile_DOL_6_G[0]_s6
18.593
19.218
core/io_bus/vc/vram_sync/w_draw_data_6_s5
21.126
=====
SETUP
-4.879
5.862
0.984
core/io_bus/vc/r_col_table[4]_10_s0
2.731
3.190
core/io_bus/vc/w_draw_green_2_s62
4.323
5.349
core/io_bus/vc/w_draw_green_2_s57
5.349
5.499
core/io_bus/vc/w_draw_green_2_s54
5.499
5.676
core/io_bus/vc/w_draw_green_2_s45
5.676
5.853
core/io_bus/vc/r_green_2_s0
5.862
=====
SETUP
-4.655
5.638
0.984
core/io_bus/vc/r_col_table[4]_23_s0
2.731
3.190
core/io_bus/vc/w_draw_red_7_s62
4.323
5.125
core/io_bus/vc/w_draw_red_7_s57
5.125
5.275
core/io_bus/vc/w_draw_red_7_s54
5.275
5.452
core/io_bus/vc/w_draw_red_7_s45
5.452
5.629
core/io_bus/vc/r_red_7_s0
5.638
=====
SETUP
-4.614
5.598
0.984
core/io_bus/vc/r_col_table[13]_7_s0
2.731
3.190
core/io_bus/vc/w_draw_blue_7_s66
4.009
5.108
core/io_bus/vc/w_draw_blue_7_s59
5.108
5.257
core/io_bus/vc/w_draw_blue_7_s55
5.257
5.420
core/io_bus/vc/w_draw_blue_7_s45
5.420
5.583
core/io_bus/vc/r_blue_7_s0
5.598
=====
SETUP
-4.614
5.598
0.984
core/io_bus/vc/r_col_table[3]_9_s0
2.731
3.190
core/io_bus/vc/w_draw_green_1_s61
4.009
5.108
core/io_bus/vc/w_draw_green_1_s56
5.108
5.257
core/io_bus/vc/w_draw_green_1_s54
5.257
5.420
core/io_bus/vc/w_draw_green_1_s45
5.420
5.583
core/io_bus/vc/r_green_1_s0
5.598
=====
SETUP
-4.614
5.598
0.984
core/io_bus/vc/r_col_table[15]_15_s0
2.731
3.190
core/io_bus/vc/w_draw_green_7_s67
4.009
5.108
core/io_bus/vc/w_draw_green_7_s59
5.108
5.257
core/io_bus/vc/w_draw_green_7_s55
5.257
5.420
core/io_bus/vc/w_draw_green_7_s45
5.420
5.583
core/io_bus/vc/r_green_7_s0
5.598
=====
SETUP
-4.614
5.598
0.984
core/io_bus/vc/r_col_table[6]_19_s0
2.731
3.190
core/io_bus/vc/w_draw_red_3_s63
4.009
5.108
core/io_bus/vc/w_draw_red_3_s57
5.108
5.257
core/io_bus/vc/w_draw_red_3_s54
5.257
5.420
core/io_bus/vc/w_draw_red_3_s45
5.420
5.583
core/io_bus/vc/r_red_3_s0
5.598
=====
SETUP
-4.598
5.582
0.984
core/io_bus/vc/r_col_table[2]_0_s0
2.731
3.190
core/io_bus/vc/w_draw_blue_0_s61
3.993
5.092
core/io_bus/vc/w_draw_blue_0_s56
5.092
5.241
core/io_bus/vc/w_draw_blue_0_s54
5.241
5.404
core/io_bus/vc/w_draw_blue_0_s45
5.404
5.567
core/io_bus/vc/r_blue_0_s0
5.582
=====
HOLD
0.552
1.078
0.526
u_tx/u_ser/data_in_reg_29_s0
0.513
0.846
u_tx/u_ser/u_ser_dat2
1.078
=====
HOLD
0.708
3.380
2.672
core/io_bus/vc/r_vram_write_ready_s0
2.672
3.005
core/io_bus/vc/n1667_s0
3.008
3.380
core/io_bus/vc/r_vram_write_ready_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/vc/r_col_table_din_set_ready_s0
2.672
3.005
core/io_bus/vc/n820_s0
3.008
3.380
core/io_bus/vc/r_col_table_din_set_ready_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/counter/r_ms_counter_0_s0
2.672
3.005
core/io_bus/counter/n328_s2
3.008
3.380
core/io_bus/counter/r_ms_counter_0_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/counter/r_ms_count_0_s0
2.672
3.005
core/io_bus/counter/n295_s2
3.008
3.380
core/io_bus/counter/r_ms_count_0_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/spi/r_bit_counter_1_s0
2.672
3.005
core/io_bus/spi/n521_s3
3.008
3.380
core/io_bus/spi/r_bit_counter_1_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_rx/r_rate_counter_3_s1
2.672
3.005
core/io_bus/uart_rx/n162_s4
3.008
3.380
core/io_bus/uart_rx/r_rate_counter_3_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_rx/r_rate_counter_5_s1
2.672
3.005
core/io_bus/uart_rx/n160_s3
3.008
3.380
core/io_bus/uart_rx/r_rate_counter_5_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_rx/r_bit_counter_2_s1
2.672
3.005
core/io_bus/uart_rx/n167_s2
3.008
3.380
core/io_bus/uart_rx/r_bit_counter_2_s1
3.380
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/pl_bit_reg_s0
0.513
0.846
u_tx/gen_audio.u_audio/n433_s13
0.849
1.221
u_tx/gen_audio.u_audio/pl_bit_reg_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/framecount_5_s0
0.513
0.846
u_tx/gen_audio.u_audio/n42_s2
0.849
1.221
u_tx/gen_audio.u_audio/framecount_5_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/request_reg_s2
0.513
0.846
u_tx/n169_s4
0.849
1.221
u_tx/request_reg_s2
1.221
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0
0.513
0.846
u_tx/gen_audio.u_audio/u_fifo/n6_s4
0.850
1.222
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0
1.222
=====
HOLD
0.709
3.381
2.672
core/io_bus/counter/r_counter_0_s0
2.672
3.005
core/io_bus/counter/n229_s2
3.009
3.381
core/io_bus/counter/r_counter_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/spi/r_bit_counter_2_s0
2.672
3.005
core/io_bus/spi/n520_s5
3.009
3.381
core/io_bus/spi/r_bit_counter_2_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_rx/r_rate_counter_4_s1
2.672
3.005
core/io_bus/uart_rx/n161_s4
3.009
3.381
core/io_bus/uart_rx/r_rate_counter_4_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_rx/r_bit_counter_0_s1
2.672
3.005
core/io_bus/uart_rx/n169_s2
3.009
3.381
core/io_bus/uart_rx/r_bit_counter_0_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_rx/r_rate_counter_0_s1
2.672
3.005
core/io_bus/uart_rx/n153_s3
3.009
3.381
core/io_bus/uart_rx/r_rate_counter_0_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_bit_counter_0_s1
2.672
3.005
core/io_bus/uart_tx/n16_s6
3.009
3.381
core/io_bus/uart_tx/r_bit_counter_0_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_rate_counter_6_s1
2.672
3.005
core/io_bus/uart_tx/n110_s1
3.009
3.381
core/io_bus/uart_tx/r_rate_counter_6_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_rate_counter_1_s1
2.672
3.005
core/io_bus/uart_tx/n115_s1
3.009
3.381
core/io_bus/uart_tx/r_rate_counter_1_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_bit_counter_2_s0
2.672
3.005
core/io_bus/uart_tx/n14_s4
3.009
3.381
core/io_bus/uart_tx/r_bit_counter_2_s0
3.381
=====
HOLD
0.710
3.382
2.672
core/io_bus/spi/r_sclk_s1
2.672
3.005
core/io_bus/spi/n296_s3
3.010
3.382
core/io_bus/spi/r_sclk_s1
3.382
=====
HOLD
0.710
3.382
2.672
core/io_bus/spi/r_sclk_counter_8_s0
2.672
3.005
core/io_bus/spi/n287_s0
3.010
3.382
core/io_bus/spi/r_sclk_counter_8_s0
3.382
=====
HOLD
0.710
3.382
2.672
core/io_bus/uart_tx/r_rate_counter_0_s3
2.672
3.005
core/io_bus/uart_tx/n116_s4
3.010
3.382
core/io_bus/uart_tx/r_rate_counter_0_s3
3.382
