          Lattice Mapping Report File for Design Module 'SPI_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.2.1.239.2
Mapped on: Tue May  4 16:43:16 2021

Design Information
------------------

Command line:   map SPI_impl_1_syn.udb C:/Users/fonar/Documents/CS
     Remote/es4/fpga_spi_peripheral/SPI/source/impl_1/impl_1.pdc -o
     SPI_impl_1_map.udb -mp SPI_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  13 out of  5280 (<1%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:            35 out of  5280 (1%)
      Number of logic LUT4s:              33
      Number of inserted feedthru LUT4s:   2
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIOs: 14
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 14 out of 36 (39%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 15 loads, 15 rising, 0 falling (Driver: Pin H/CLKHF)
   Number of Clock Enables:  6
      Net VCC_net: 1 loads, 0 SLICEs
      Net clk_enable_1: 2 loads, 1 SLICEs
      Net n466: 5 loads, 5 SLICEs
      Net clk_enable_2: 1 loads, 0 SLICEs
      Net n305: 3 loads, 3 SLICEs
      Net n455: 1 loads, 1 SLICEs
   Number of LSRs:  2
      Pin reset: 9 loads, 9 SLICEs (Net: reset_c)
      Net n456: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net s[0]: 17 loads
      Net reset_c: 11 loads
      Net s[1]: 8 loads
      Net clk_enable_2: 7 loads
      Net CS_c: 7 loads
      Net led_array_c_1: 6 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net controller_clk_last: 5 loads
      Net led_array_c_0: 5 loads
      Net led_array_c_2: 5 loads
      Net n466: 5 loads




   Number of warnings:  2
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'COPI' does not connect to anything.
WARNING - map: Top module port 'COPI' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[4]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[5]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[7]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[6]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[3]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[2]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[1]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led_array[0]        | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CIPO                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_ready          | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| controller_clk      | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| CS                  | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

OSC Summary
-----------

OSC 1:                                 Pin/Node Value

                                    Page 2





OSC Summary (cont)
------------------
  OSC Instance Name:                            H
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: controller_clk_last_c
         Type: IOLOGIC
Instance Name: H
         Type: HFOSC
Instance Name: data_ready_i1
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 50 MB




































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
