// Seed: 2005911897
module module_0 #(
    parameter id_8 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_20 = 0;
  logic [-1 'b0 : id_8  -  1 'h0] id_11 = id_5;
endmodule
module module_1 #(
    parameter id_17 = 32'd35,
    parameter id_19 = 32'd93,
    parameter id_20 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    _id_19
);
  input wire _id_19;
  output wire id_18;
  inout wire _id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  localparam integer id_20 = 1;
  assign id_3[id_17|id_20|id_19] = -1;
  assign id_9[1] = -1;
  logic id_21;
  assign id_7 = id_21;
  assign id_2 = id_10;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_6,
      id_5,
      id_10,
      id_6,
      id_4,
      id_20,
      id_21,
      id_21
  );
  assign id_11 = id_6;
  wire id_22;
endmodule
