// Seed: 2477923149
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  logic id_3 = 1;
endmodule
