
mpu6050_i2c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d3c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08005dfc  08005dfc  00006dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f6c  08005f6c  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f6c  08005f6c  00006f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f74  08005f74  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f74  08005f74  00006f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f78  08005f78  00006f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005f7c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  20000068  08005fe4  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08005fe4  00007330  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011921  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029a1  00000000  00000000  000189b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  0001b358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c53  00000000  00000000  0001c330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b85  00000000  00000000  0001cf83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148c5  00000000  00000000  00033b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000880ba  00000000  00000000  000483cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0487  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004048  00000000  00000000  000d04cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d4514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005de4 	.word	0x08005de4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005de4 	.word	0x08005de4

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len){
 8000460:	b5b0      	push	{r4, r5, r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	b29a      	uxth	r2, r3
 8000470:	2517      	movs	r5, #23
 8000472:	197c      	adds	r4, r7, r5
 8000474:	2301      	movs	r3, #1
 8000476:	425b      	negs	r3, r3
 8000478:	68b9      	ldr	r1, [r7, #8]
 800047a:	4808      	ldr	r0, [pc, #32]	@ (800049c <_write+0x3c>)
 800047c:	f003 fbe4 	bl	8003c48 <HAL_UART_Transmit>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 8000484:	197b      	adds	r3, r7, r5
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d101      	bne.n	8000490 <_write+0x30>
		return len;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	e001      	b.n	8000494 <_write+0x34>
	else
		return -1;
 8000490:	2301      	movs	r3, #1
 8000492:	425b      	negs	r3, r3
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b006      	add	sp, #24
 800049a:	bdb0      	pop	{r4, r5, r7, pc}
 800049c:	20000154 	.word	0x20000154

080004a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a0:	b590      	push	{r4, r7, lr}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a6:	f000 fd09 	bl	8000ebc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004aa:	f000 f853 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ae:	f000 fa15 	bl	80008dc <MX_GPIO_Init>
  MX_RTC_Init();
 80004b2:	f000 f90b 	bl	80006cc <MX_RTC_Init>
  MX_SPI1_Init();
 80004b6:	f000 f9a9 	bl	800080c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80004ba:	f000 f9df 	bl	800087c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80004be:	f000 f8c5 	bl	800064c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("*****************Started MPU code***********************\n");
 80004c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000534 <main+0x94>)
 80004c4:	0018      	movs	r0, r3
 80004c6:	f004 fdf7 	bl	80050b8 <puts>
  printf("Waking up the sensor now.");
 80004ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000538 <main+0x98>)
 80004cc:	0018      	movs	r0, r3
 80004ce:	f004 fd8d 	bl	8004fec <iprintf>
    uint8_t stat = MPU6050_WakeUp(&hi2c1);
 80004d2:	1dfc      	adds	r4, r7, #7
 80004d4:	4b19      	ldr	r3, [pc, #100]	@ (800053c <main+0x9c>)
 80004d6:	0018      	movs	r0, r3
 80004d8:	f004 fc86 	bl	8004de8 <MPU6050_WakeUp>
 80004dc:	0003      	movs	r3, r0
 80004de:	7023      	strb	r3, [r4, #0]
    if(stat==1)
 80004e0:	1dfb      	adds	r3, r7, #7
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d104      	bne.n	80004f2 <main+0x52>
  	  printf("\nSensor woke up!");
 80004e8:	4b15      	ldr	r3, [pc, #84]	@ (8000540 <main+0xa0>)
 80004ea:	0018      	movs	r0, r3
 80004ec:	f004 fd7e 	bl	8004fec <iprintf>
 80004f0:	e003      	b.n	80004fa <main+0x5a>
    else
  	  printf("\nFailed to wake up sensor!");
 80004f2:	4b14      	ldr	r3, [pc, #80]	@ (8000544 <main+0xa4>)
 80004f4:	0018      	movs	r0, r3
 80004f6:	f004 fd79 	bl	8004fec <iprintf>
    printf("\nPerforming WHO_AM_I");
 80004fa:	4b13      	ldr	r3, [pc, #76]	@ (8000548 <main+0xa8>)
 80004fc:	0018      	movs	r0, r3
 80004fe:	f004 fd75 	bl	8004fec <iprintf>
    uint8_t data = MPU6050_Who(&hi2c1);
 8000502:	1dbc      	adds	r4, r7, #6
 8000504:	4b0d      	ldr	r3, [pc, #52]	@ (800053c <main+0x9c>)
 8000506:	0018      	movs	r0, r3
 8000508:	f004 fc8c 	bl	8004e24 <MPU6050_Who>
 800050c:	0003      	movs	r3, r0
 800050e:	7023      	strb	r3, [r4, #0]
    printf("\nThe device address is 0x%x",data);
 8000510:	1dbb      	adds	r3, r7, #6
 8000512:	781a      	ldrb	r2, [r3, #0]
 8000514:	4b0d      	ldr	r3, [pc, #52]	@ (800054c <main+0xac>)
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f004 fd67 	bl	8004fec <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  printf("\nCode running...");
 800051e:	4b0c      	ldr	r3, [pc, #48]	@ (8000550 <main+0xb0>)
 8000520:	0018      	movs	r0, r3
 8000522:	f004 fd63 	bl	8004fec <iprintf>
	  HAL_Delay(1000);
 8000526:	23fa      	movs	r3, #250	@ 0xfa
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	0018      	movs	r0, r3
 800052c:	f000 fd36 	bl	8000f9c <HAL_Delay>
	  printf("\nCode running...");
 8000530:	46c0      	nop			@ (mov r8, r8)
 8000532:	e7f4      	b.n	800051e <main+0x7e>
 8000534:	08005dfc 	.word	0x08005dfc
 8000538:	08005e38 	.word	0x08005e38
 800053c:	20000084 	.word	0x20000084
 8000540:	08005e54 	.word	0x08005e54
 8000544:	08005e68 	.word	0x08005e68
 8000548:	08005e84 	.word	0x08005e84
 800054c:	08005e9c 	.word	0x08005e9c
 8000550:	08005eb8 	.word	0x08005eb8

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b09d      	sub	sp, #116	@ 0x74
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	2438      	movs	r4, #56	@ 0x38
 800055c:	193b      	adds	r3, r7, r4
 800055e:	0018      	movs	r0, r3
 8000560:	2338      	movs	r3, #56	@ 0x38
 8000562:	001a      	movs	r2, r3
 8000564:	2100      	movs	r1, #0
 8000566:	f004 fe9d 	bl	80052a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056a:	2324      	movs	r3, #36	@ 0x24
 800056c:	18fb      	adds	r3, r7, r3
 800056e:	0018      	movs	r0, r3
 8000570:	2314      	movs	r3, #20
 8000572:	001a      	movs	r2, r3
 8000574:	2100      	movs	r1, #0
 8000576:	f004 fe95 	bl	80052a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800057a:	003b      	movs	r3, r7
 800057c:	0018      	movs	r0, r3
 800057e:	2324      	movs	r3, #36	@ 0x24
 8000580:	001a      	movs	r2, r3
 8000582:	2100      	movs	r1, #0
 8000584:	f004 fe8e 	bl	80052a4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000588:	4b2e      	ldr	r3, [pc, #184]	@ (8000644 <SystemClock_Config+0xf0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a2e      	ldr	r2, [pc, #184]	@ (8000648 <SystemClock_Config+0xf4>)
 800058e:	401a      	ands	r2, r3
 8000590:	4b2c      	ldr	r3, [pc, #176]	@ (8000644 <SystemClock_Config+0xf0>)
 8000592:	2180      	movs	r1, #128	@ 0x80
 8000594:	0109      	lsls	r1, r1, #4
 8000596:	430a      	orrs	r2, r1
 8000598:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800059a:	0021      	movs	r1, r4
 800059c:	187b      	adds	r3, r7, r1
 800059e:	220a      	movs	r2, #10
 80005a0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2201      	movs	r2, #1
 80005a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2210      	movs	r2, #16
 80005ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005ae:	187b      	adds	r3, r7, r1
 80005b0:	2201      	movs	r2, #1
 80005b2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b4:	187b      	adds	r3, r7, r1
 80005b6:	2202      	movs	r2, #2
 80005b8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	2200      	movs	r2, #0
 80005be:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 80005c0:	187b      	adds	r3, r7, r1
 80005c2:	2280      	movs	r2, #128	@ 0x80
 80005c4:	0312      	lsls	r2, r2, #12
 80005c6:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2280      	movs	r2, #128	@ 0x80
 80005cc:	0412      	lsls	r2, r2, #16
 80005ce:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	0018      	movs	r0, r3
 80005d4:	f001 feca 	bl	800236c <HAL_RCC_OscConfig>
 80005d8:	1e03      	subs	r3, r0, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005dc:	f000 fa2e 	bl	8000a3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e0:	2124      	movs	r1, #36	@ 0x24
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	220f      	movs	r2, #15
 80005e6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2203      	movs	r2, #3
 80005ec:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2200      	movs	r2, #0
 80005f8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2101      	movs	r1, #1
 8000604:	0018      	movs	r0, r3
 8000606:	f002 fa85 	bl	8002b14 <HAL_RCC_ClockConfig>
 800060a:	1e03      	subs	r3, r0, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800060e:	f000 fa15 	bl	8000a3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8000612:	003b      	movs	r3, r7
 8000614:	222a      	movs	r2, #42	@ 0x2a
 8000616:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000618:	003b      	movs	r3, r7
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800061e:	003b      	movs	r3, r7
 8000620:	2200      	movs	r2, #0
 8000622:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000624:	003b      	movs	r3, r7
 8000626:	2280      	movs	r2, #128	@ 0x80
 8000628:	0292      	lsls	r2, r2, #10
 800062a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800062c:	003b      	movs	r3, r7
 800062e:	0018      	movs	r0, r3
 8000630:	f002 fc74 	bl	8002f1c <HAL_RCCEx_PeriphCLKConfig>
 8000634:	1e03      	subs	r3, r0, #0
 8000636:	d001      	beq.n	800063c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000638:	f000 fa00 	bl	8000a3c <Error_Handler>
  }
}
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	b01d      	add	sp, #116	@ 0x74
 8000642:	bd90      	pop	{r4, r7, pc}
 8000644:	40007000 	.word	0x40007000
 8000648:	ffffe7ff 	.word	0xffffe7ff

0800064c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000650:	4b1b      	ldr	r3, [pc, #108]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000652:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <MX_I2C1_Init+0x78>)
 8000654:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000656:	4b1a      	ldr	r3, [pc, #104]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000658:	4a1b      	ldr	r2, [pc, #108]	@ (80006c8 <MX_I2C1_Init+0x7c>)
 800065a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800065c:	4b18      	ldr	r3, [pc, #96]	@ (80006c0 <MX_I2C1_Init+0x74>)
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000662:	4b17      	ldr	r3, [pc, #92]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000664:	2201      	movs	r2, #1
 8000666:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000668:	4b15      	ldr	r3, [pc, #84]	@ (80006c0 <MX_I2C1_Init+0x74>)
 800066a:	2200      	movs	r2, #0
 800066c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800066e:	4b14      	ldr	r3, [pc, #80]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000670:	2200      	movs	r2, #0
 8000672:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000674:	4b12      	ldr	r3, [pc, #72]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000676:	2200      	movs	r2, #0
 8000678:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800067a:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <MX_I2C1_Init+0x74>)
 800067c:	2200      	movs	r2, #0
 800067e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000682:	2200      	movs	r2, #0
 8000684:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000686:	4b0e      	ldr	r3, [pc, #56]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000688:	0018      	movs	r0, r3
 800068a:	f000 ffd3 	bl	8001634 <HAL_I2C_Init>
 800068e:	1e03      	subs	r3, r0, #0
 8000690:	d001      	beq.n	8000696 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000692:	f000 f9d3 	bl	8000a3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000696:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <MX_I2C1_Init+0x74>)
 8000698:	2100      	movs	r1, #0
 800069a:	0018      	movs	r0, r3
 800069c:	f001 fdce 	bl	800223c <HAL_I2CEx_ConfigAnalogFilter>
 80006a0:	1e03      	subs	r3, r0, #0
 80006a2:	d001      	beq.n	80006a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006a4:	f000 f9ca 	bl	8000a3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006a8:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <MX_I2C1_Init+0x74>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	0018      	movs	r0, r3
 80006ae:	f001 fe11 	bl	80022d4 <HAL_I2CEx_ConfigDigitalFilter>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006b6:	f000 f9c1 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000084 	.word	0x20000084
 80006c4:	40005400 	.word	0x40005400
 80006c8:	00b07cb4 	.word	0x00b07cb4

080006cc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b090      	sub	sp, #64	@ 0x40
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006d2:	232c      	movs	r3, #44	@ 0x2c
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	0018      	movs	r0, r3
 80006d8:	2314      	movs	r3, #20
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f004 fde1 	bl	80052a4 <memset>
  RTC_DateTypeDef sDate = {0};
 80006e2:	2328      	movs	r3, #40	@ 0x28
 80006e4:	18fb      	adds	r3, r7, r3
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80006ea:	003b      	movs	r3, r7
 80006ec:	0018      	movs	r0, r3
 80006ee:	2328      	movs	r3, #40	@ 0x28
 80006f0:	001a      	movs	r2, r3
 80006f2:	2100      	movs	r1, #0
 80006f4:	f004 fdd6 	bl	80052a4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006f8:	4b41      	ldr	r3, [pc, #260]	@ (8000800 <MX_RTC_Init+0x134>)
 80006fa:	4a42      	ldr	r2, [pc, #264]	@ (8000804 <MX_RTC_Init+0x138>)
 80006fc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006fe:	4b40      	ldr	r3, [pc, #256]	@ (8000800 <MX_RTC_Init+0x134>)
 8000700:	2200      	movs	r2, #0
 8000702:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8000704:	4b3e      	ldr	r3, [pc, #248]	@ (8000800 <MX_RTC_Init+0x134>)
 8000706:	221f      	movs	r2, #31
 8000708:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 800070a:	4b3d      	ldr	r3, [pc, #244]	@ (8000800 <MX_RTC_Init+0x134>)
 800070c:	4a3e      	ldr	r2, [pc, #248]	@ (8000808 <MX_RTC_Init+0x13c>)
 800070e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000710:	4b3b      	ldr	r3, [pc, #236]	@ (8000800 <MX_RTC_Init+0x134>)
 8000712:	2200      	movs	r2, #0
 8000714:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000716:	4b3a      	ldr	r3, [pc, #232]	@ (8000800 <MX_RTC_Init+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800071c:	4b38      	ldr	r3, [pc, #224]	@ (8000800 <MX_RTC_Init+0x134>)
 800071e:	2200      	movs	r2, #0
 8000720:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000722:	4b37      	ldr	r3, [pc, #220]	@ (8000800 <MX_RTC_Init+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000728:	4b35      	ldr	r3, [pc, #212]	@ (8000800 <MX_RTC_Init+0x134>)
 800072a:	0018      	movs	r0, r3
 800072c:	f002 fd52 	bl	80031d4 <HAL_RTC_Init>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d001      	beq.n	8000738 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8000734:	f000 f982 	bl	8000a3c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000738:	212c      	movs	r1, #44	@ 0x2c
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2200      	movs	r2, #0
 800073e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2200      	movs	r2, #0
 8000744:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2200      	movs	r2, #0
 800074a:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000758:	1879      	adds	r1, r7, r1
 800075a:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <MX_RTC_Init+0x134>)
 800075c:	2200      	movs	r2, #0
 800075e:	0018      	movs	r0, r3
 8000760:	f002 fdd4 	bl	800330c <HAL_RTC_SetTime>
 8000764:	1e03      	subs	r3, r0, #0
 8000766:	d001      	beq.n	800076c <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000768:	f000 f968 	bl	8000a3c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800076c:	2128      	movs	r1, #40	@ 0x28
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2201      	movs	r2, #1
 8000772:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	2201      	movs	r2, #1
 8000778:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2201      	movs	r2, #1
 800077e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000786:	1879      	adds	r1, r7, r1
 8000788:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <MX_RTC_Init+0x134>)
 800078a:	2200      	movs	r2, #0
 800078c:	0018      	movs	r0, r3
 800078e:	f002 fe67 	bl	8003460 <HAL_RTC_SetDate>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000796:	f000 f951 	bl	8000a3c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 800079a:	003b      	movs	r3, r7
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80007a0:	003b      	movs	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80007a6:	003b      	movs	r3, r7
 80007a8:	2200      	movs	r2, #0
 80007aa:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 80007ac:	003b      	movs	r3, r7
 80007ae:	2200      	movs	r2, #0
 80007b0:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007b2:	003b      	movs	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007b8:	003b      	movs	r3, r7
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80007be:	003b      	movs	r3, r7
 80007c0:	2200      	movs	r2, #0
 80007c2:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 80007c4:	003b      	movs	r3, r7
 80007c6:	22f0      	movs	r2, #240	@ 0xf0
 80007c8:	0512      	lsls	r2, r2, #20
 80007ca:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80007cc:	003b      	movs	r3, r7
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80007d2:	003b      	movs	r3, r7
 80007d4:	2220      	movs	r2, #32
 80007d6:	2101      	movs	r1, #1
 80007d8:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80007da:	003b      	movs	r3, r7
 80007dc:	2280      	movs	r2, #128	@ 0x80
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80007e2:	0039      	movs	r1, r7
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <MX_RTC_Init+0x134>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	0018      	movs	r0, r3
 80007ea:	f002 fecd 	bl	8003588 <HAL_RTC_SetAlarm_IT>
 80007ee:	1e03      	subs	r3, r0, #0
 80007f0:	d001      	beq.n	80007f6 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 80007f2:	f000 f923 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b010      	add	sp, #64	@ 0x40
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			@ (mov r8, r8)
 8000800:	200000d8 	.word	0x200000d8
 8000804:	40002800 	.word	0x40002800
 8000808:	000003ff 	.word	0x000003ff

0800080c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000810:	4b18      	ldr	r3, [pc, #96]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000812:	4a19      	ldr	r2, [pc, #100]	@ (8000878 <MX_SPI1_Init+0x6c>)
 8000814:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000816:	4b17      	ldr	r3, [pc, #92]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000818:	2282      	movs	r2, #130	@ 0x82
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800081e:	4b15      	ldr	r3, [pc, #84]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000824:	4b13      	ldr	r3, [pc, #76]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800082a:	4b12      	ldr	r3, [pc, #72]	@ (8000874 <MX_SPI1_Init+0x68>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000830:	4b10      	ldr	r3, [pc, #64]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000832:	2200      	movs	r2, #0
 8000834:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000836:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000838:	2280      	movs	r2, #128	@ 0x80
 800083a:	0092      	lsls	r2, r2, #2
 800083c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800083e:	4b0d      	ldr	r3, [pc, #52]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000840:	2220      	movs	r2, #32
 8000842:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000844:	4b0b      	ldr	r3, [pc, #44]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000846:	2200      	movs	r2, #0
 8000848:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800084a:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <MX_SPI1_Init+0x68>)
 800084c:	2200      	movs	r2, #0
 800084e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000850:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000852:	2200      	movs	r2, #0
 8000854:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000856:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <MX_SPI1_Init+0x68>)
 8000858:	2207      	movs	r2, #7
 800085a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800085c:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <MX_SPI1_Init+0x68>)
 800085e:	0018      	movs	r0, r3
 8000860:	f003 f90a 	bl	8003a78 <HAL_SPI_Init>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000868:	f000 f8e8 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	200000fc 	.word	0x200000fc
 8000878:	40013000 	.word	0x40013000

0800087c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000880:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000882:	4a15      	ldr	r2, [pc, #84]	@ (80008d8 <MX_USART2_UART_Init+0x5c>)
 8000884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000886:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000888:	22e1      	movs	r2, #225	@ 0xe1
 800088a:	0252      	lsls	r2, r2, #9
 800088c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088e:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 8000896:	2200      	movs	r2, #0
 8000898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800089a:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008a2:	220c      	movs	r2, #12
 80008a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b8:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008be:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <MX_USART2_UART_Init+0x58>)
 80008c0:	0018      	movs	r0, r3
 80008c2:	f003 f96d 	bl	8003ba0 <HAL_UART_Init>
 80008c6:	1e03      	subs	r3, r0, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008ca:	f000 f8b7 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20000154 	.word	0x20000154
 80008d8:	40004400 	.word	0x40004400

080008dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b08b      	sub	sp, #44	@ 0x2c
 80008e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	2414      	movs	r4, #20
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	0018      	movs	r0, r3
 80008e8:	2314      	movs	r3, #20
 80008ea:	001a      	movs	r2, r3
 80008ec:	2100      	movs	r1, #0
 80008ee:	f004 fcd9 	bl	80052a4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b4e      	ldr	r3, [pc, #312]	@ (8000a2c <MX_GPIO_Init+0x150>)
 80008f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008f6:	4b4d      	ldr	r3, [pc, #308]	@ (8000a2c <MX_GPIO_Init+0x150>)
 80008f8:	2101      	movs	r1, #1
 80008fa:	430a      	orrs	r2, r1
 80008fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008fe:	4b4b      	ldr	r3, [pc, #300]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000902:	2201      	movs	r2, #1
 8000904:	4013      	ands	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
 8000908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090a:	4b48      	ldr	r3, [pc, #288]	@ (8000a2c <MX_GPIO_Init+0x150>)
 800090c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800090e:	4b47      	ldr	r3, [pc, #284]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000910:	2102      	movs	r1, #2
 8000912:	430a      	orrs	r2, r1
 8000914:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000916:	4b45      	ldr	r3, [pc, #276]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800091a:	2202      	movs	r2, #2
 800091c:	4013      	ands	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000922:	4b42      	ldr	r3, [pc, #264]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000926:	4b41      	ldr	r3, [pc, #260]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000928:	2104      	movs	r1, #4
 800092a:	430a      	orrs	r2, r1
 800092c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800092e:	4b3f      	ldr	r3, [pc, #252]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000932:	2204      	movs	r2, #4
 8000934:	4013      	ands	r3, r2
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800093a:	4b3c      	ldr	r3, [pc, #240]	@ (8000a2c <MX_GPIO_Init+0x150>)
 800093c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800093e:	4b3b      	ldr	r3, [pc, #236]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000940:	2180      	movs	r1, #128	@ 0x80
 8000942:	430a      	orrs	r2, r1
 8000944:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000946:	4b39      	ldr	r3, [pc, #228]	@ (8000a2c <MX_GPIO_Init+0x150>)
 8000948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800094a:	2280      	movs	r2, #128	@ 0x80
 800094c:	4013      	ands	r3, r2
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8000952:	4937      	ldr	r1, [pc, #220]	@ (8000a30 <MX_GPIO_Init+0x154>)
 8000954:	23a0      	movs	r3, #160	@ 0xa0
 8000956:	05db      	lsls	r3, r3, #23
 8000958:	2200      	movs	r2, #0
 800095a:	0018      	movs	r0, r3
 800095c:	f000 fe26 	bl	80015ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8000960:	4b34      	ldr	r3, [pc, #208]	@ (8000a34 <MX_GPIO_Init+0x158>)
 8000962:	2200      	movs	r2, #0
 8000964:	2107      	movs	r1, #7
 8000966:	0018      	movs	r0, r3
 8000968:	f000 fe20 	bl	80015ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	4a30      	ldr	r2, [pc, #192]	@ (8000a30 <MX_GPIO_Init+0x154>)
 8000970:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	193b      	adds	r3, r7, r4
 8000974:	2201      	movs	r2, #1
 8000976:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	193b      	adds	r3, r7, r4
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800097e:	193b      	adds	r3, r7, r4
 8000980:	2202      	movs	r2, #2
 8000982:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000984:	193a      	adds	r2, r7, r4
 8000986:	23a0      	movs	r3, #160	@ 0xa0
 8000988:	05db      	lsls	r3, r3, #23
 800098a:	0011      	movs	r1, r2
 800098c:	0018      	movs	r0, r3
 800098e:	f000 fc8f 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8000992:	0021      	movs	r1, r4
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2213      	movs	r2, #19
 8000998:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2288      	movs	r2, #136	@ 0x88
 800099e:	0352      	lsls	r2, r2, #13
 80009a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a8:	000c      	movs	r4, r1
 80009aa:	187b      	adds	r3, r7, r1
 80009ac:	4a22      	ldr	r2, [pc, #136]	@ (8000a38 <MX_GPIO_Init+0x15c>)
 80009ae:	0019      	movs	r1, r3
 80009b0:	0010      	movs	r0, r2
 80009b2:	f000 fc7d 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 80009b6:	0021      	movs	r1, r4
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2280      	movs	r2, #128	@ 0x80
 80009bc:	0192      	lsls	r2, r2, #6
 80009be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2288      	movs	r2, #136	@ 0x88
 80009c4:	0352      	lsls	r2, r2, #13
 80009c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80009ce:	000c      	movs	r4, r1
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	4a18      	ldr	r2, [pc, #96]	@ (8000a34 <MX_GPIO_Init+0x158>)
 80009d4:	0019      	movs	r1, r3
 80009d6:	0010      	movs	r0, r2
 80009d8:	f000 fc6a 	bl	80012b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 80009dc:	0021      	movs	r1, r4
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2207      	movs	r2, #7
 80009e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2201      	movs	r2, #1
 80009e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2202      	movs	r2, #2
 80009f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	4a0e      	ldr	r2, [pc, #56]	@ (8000a34 <MX_GPIO_Init+0x158>)
 80009fa:	0019      	movs	r1, r3
 80009fc:	0010      	movs	r0, r2
 80009fe:	f000 fc57 	bl	80012b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2100      	movs	r1, #0
 8000a06:	2005      	movs	r0, #5
 8000a08:	f000 fb98 	bl	800113c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000a0c:	2005      	movs	r0, #5
 8000a0e:	f000 fbaa 	bl	8001166 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2100      	movs	r1, #0
 8000a16:	2007      	movs	r0, #7
 8000a18:	f000 fb90 	bl	800113c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000a1c:	2007      	movs	r0, #7
 8000a1e:	f000 fba2 	bl	8001166 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	b00b      	add	sp, #44	@ 0x2c
 8000a28:	bd90      	pop	{r4, r7, pc}
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	00009002 	.word	0x00009002
 8000a34:	50000800 	.word	0x50000800
 8000a38:	50000400 	.word	0x50000400

08000a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a40:	b672      	cpsid	i
}
 8000a42:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a44:	46c0      	nop			@ (mov r8, r8)
 8000a46:	e7fd      	b.n	8000a44 <Error_Handler+0x8>

08000a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4c:	4b07      	ldr	r3, [pc, #28]	@ (8000a6c <HAL_MspInit+0x24>)
 8000a4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <HAL_MspInit+0x24>)
 8000a52:	2101      	movs	r1, #1
 8000a54:	430a      	orrs	r2, r1
 8000a56:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a58:	4b04      	ldr	r3, [pc, #16]	@ (8000a6c <HAL_MspInit+0x24>)
 8000a5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a5c:	4b03      	ldr	r3, [pc, #12]	@ (8000a6c <HAL_MspInit+0x24>)
 8000a5e:	2180      	movs	r1, #128	@ 0x80
 8000a60:	0549      	lsls	r1, r1, #21
 8000a62:	430a      	orrs	r2, r1
 8000a64:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40021000 	.word	0x40021000

08000a70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b089      	sub	sp, #36	@ 0x24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	240c      	movs	r4, #12
 8000a7a:	193b      	adds	r3, r7, r4
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	2314      	movs	r3, #20
 8000a80:	001a      	movs	r2, r3
 8000a82:	2100      	movs	r1, #0
 8000a84:	f004 fc0e 	bl	80052a4 <memset>
  if(hi2c->Instance==I2C1)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a22      	ldr	r2, [pc, #136]	@ (8000b18 <HAL_I2C_MspInit+0xa8>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d13e      	bne.n	8000b10 <HAL_I2C_MspInit+0xa0>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a92:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <HAL_I2C_MspInit+0xac>)
 8000a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a96:	4b21      	ldr	r3, [pc, #132]	@ (8000b1c <HAL_I2C_MspInit+0xac>)
 8000a98:	2102      	movs	r1, #2
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b1c <HAL_I2C_MspInit+0xac>)
 8000aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aa2:	2202      	movs	r2, #2
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	2280      	movs	r2, #128	@ 0x80
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab2:	193b      	adds	r3, r7, r4
 8000ab4:	2212      	movs	r2, #18
 8000ab6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2203      	movs	r2, #3
 8000ac2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	2204      	movs	r2, #4
 8000ac8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <HAL_I2C_MspInit+0xb0>)
 8000ace:	0019      	movs	r1, r3
 8000ad0:	0010      	movs	r0, r2
 8000ad2:	f000 fbed 	bl	80012b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ad6:	0021      	movs	r1, r4
 8000ad8:	187b      	adds	r3, r7, r1
 8000ada:	2240      	movs	r2, #64	@ 0x40
 8000adc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ade:	187b      	adds	r3, r7, r1
 8000ae0:	2212      	movs	r2, #18
 8000ae2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2203      	movs	r2, #3
 8000aee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2201      	movs	r2, #1
 8000af4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	4a09      	ldr	r2, [pc, #36]	@ (8000b20 <HAL_I2C_MspInit+0xb0>)
 8000afa:	0019      	movs	r1, r3
 8000afc:	0010      	movs	r0, r2
 8000afe:	f000 fbd7 	bl	80012b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_I2C_MspInit+0xac>)
 8000b04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b06:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <HAL_I2C_MspInit+0xac>)
 8000b08:	2180      	movs	r1, #128	@ 0x80
 8000b0a:	0389      	lsls	r1, r1, #14
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b009      	add	sp, #36	@ 0x24
 8000b16:	bd90      	pop	{r4, r7, pc}
 8000b18:	40005400 	.word	0x40005400
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	50000400 	.word	0x50000400

08000b24 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <HAL_RTC_MspInit+0x38>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d10e      	bne.n	8000b54 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b36:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <HAL_RTC_MspInit+0x3c>)
 8000b38:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000b3a:	4b09      	ldr	r3, [pc, #36]	@ (8000b60 <HAL_RTC_MspInit+0x3c>)
 8000b3c:	2180      	movs	r1, #128	@ 0x80
 8000b3e:	02c9      	lsls	r1, r1, #11
 8000b40:	430a      	orrs	r2, r1
 8000b42:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2100      	movs	r1, #0
 8000b48:	2002      	movs	r0, #2
 8000b4a:	f000 faf7 	bl	800113c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000b4e:	2002      	movs	r0, #2
 8000b50:	f000 fb09 	bl	8001166 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000b54:	46c0      	nop			@ (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	b002      	add	sp, #8
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40002800 	.word	0x40002800
 8000b60:	40021000 	.word	0x40021000

08000b64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b08b      	sub	sp, #44	@ 0x2c
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	2414      	movs	r4, #20
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	0018      	movs	r0, r3
 8000b72:	2314      	movs	r3, #20
 8000b74:	001a      	movs	r2, r3
 8000b76:	2100      	movs	r1, #0
 8000b78:	f004 fb94 	bl	80052a4 <memset>
  if(hspi->Instance==SPI1)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a28      	ldr	r2, [pc, #160]	@ (8000c24 <HAL_SPI_MspInit+0xc0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d14a      	bne.n	8000c1c <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b86:	4b28      	ldr	r3, [pc, #160]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000b88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b8a:	4b27      	ldr	r3, [pc, #156]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000b8c:	2180      	movs	r1, #128	@ 0x80
 8000b8e:	0149      	lsls	r1, r1, #5
 8000b90:	430a      	orrs	r2, r1
 8000b92:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b94:	4b24      	ldr	r3, [pc, #144]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b98:	4b23      	ldr	r3, [pc, #140]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	430a      	orrs	r2, r1
 8000b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ba0:	4b21      	ldr	r3, [pc, #132]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	613b      	str	r3, [r7, #16]
 8000baa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	4b1e      	ldr	r3, [pc, #120]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c28 <HAL_SPI_MspInit+0xc4>)
 8000bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2208      	movs	r2, #8
 8000bc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bca:	193b      	adds	r3, r7, r4
 8000bcc:	2202      	movs	r2, #2
 8000bce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	2203      	movs	r2, #3
 8000bda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	4a11      	ldr	r2, [pc, #68]	@ (8000c2c <HAL_SPI_MspInit+0xc8>)
 8000be6:	0019      	movs	r1, r3
 8000be8:	0010      	movs	r0, r2
 8000bea:	f000 fb61 	bl	80012b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000bee:	0021      	movs	r1, r4
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	22c0      	movs	r2, #192	@ 0xc0
 8000bf4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	187b      	adds	r3, r7, r1
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2203      	movs	r2, #3
 8000c06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	187a      	adds	r2, r7, r1
 8000c10:	23a0      	movs	r3, #160	@ 0xa0
 8000c12:	05db      	lsls	r3, r3, #23
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 fb4a 	bl	80012b0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b00b      	add	sp, #44	@ 0x2c
 8000c22:	bd90      	pop	{r4, r7, pc}
 8000c24:	40013000 	.word	0x40013000
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	50000400 	.word	0x50000400

08000c30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b089      	sub	sp, #36	@ 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	240c      	movs	r4, #12
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	2314      	movs	r3, #20
 8000c40:	001a      	movs	r2, r3
 8000c42:	2100      	movs	r1, #0
 8000c44:	f004 fb2e 	bl	80052a4 <memset>
  if(huart->Instance==USART2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc0 <HAL_UART_MspInit+0x90>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d131      	bne.n	8000cb6 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c52:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c56:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c58:	2180      	movs	r1, #128	@ 0x80
 8000c5a:	0289      	lsls	r1, r1, #10
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c60:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c64:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c66:	2101      	movs	r1, #1
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c6c:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c70:	2201      	movs	r2, #1
 8000c72:	4013      	ands	r3, r2
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000c78:	0021      	movs	r1, r4
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	220c      	movs	r2, #12
 8000c7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2202      	movs	r2, #2
 8000c84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2203      	movs	r2, #3
 8000c90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000c92:	187b      	adds	r3, r7, r1
 8000c94:	2204      	movs	r2, #4
 8000c96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	187a      	adds	r2, r7, r1
 8000c9a:	23a0      	movs	r3, #160	@ 0xa0
 8000c9c:	05db      	lsls	r3, r3, #23
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f000 fb05 	bl	80012b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2100      	movs	r1, #0
 8000caa:	201c      	movs	r0, #28
 8000cac:	f000 fa46 	bl	800113c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cb0:	201c      	movs	r0, #28
 8000cb2:	f000 fa58 	bl	8001166 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b009      	add	sp, #36	@ 0x24
 8000cbc:	bd90      	pop	{r4, r7, pc}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	40004400 	.word	0x40004400
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	e7fd      	b.n	8000ccc <NMI_Handler+0x4>

08000cd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd4:	46c0      	nop			@ (mov r8, r8)
 8000cd6:	e7fd      	b.n	8000cd4 <HardFault_Handler+0x4>

08000cd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf0:	f000 f938 	bl	8000f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf4:	46c0      	nop			@ (mov r8, r8)
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
	...

08000cfc <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <RTC_IRQHandler+0x14>)
 8000d02:	0018      	movs	r0, r3
 8000d04:	f002 fda2 	bl	800384c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	200000d8 	.word	0x200000d8

08000d14 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000d18:	2001      	movs	r0, #1
 8000d1a:	f000 fc65 	bl	80015e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000d1e:	2002      	movs	r0, #2
 8000d20:	f000 fc62 	bl	80015e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000d24:	46c0      	nop			@ (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000d2e:	2010      	movs	r0, #16
 8000d30:	f000 fc5a 	bl	80015e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000d34:	2380      	movs	r3, #128	@ 0x80
 8000d36:	019b      	lsls	r3, r3, #6
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f000 fc55 	bl	80015e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <USART2_IRQHandler+0x14>)
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f003 f81c 	bl	8003d88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	20000154 	.word	0x20000154

08000d5c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	e00a      	b.n	8000d84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d6e:	e000      	b.n	8000d72 <_read+0x16>
 8000d70:	bf00      	nop
 8000d72:	0001      	movs	r1, r0
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	1c5a      	adds	r2, r3, #1
 8000d78:	60ba      	str	r2, [r7, #8]
 8000d7a:	b2ca      	uxtb	r2, r1
 8000d7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	3301      	adds	r3, #1
 8000d82:	617b      	str	r3, [r7, #20]
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	dbf0      	blt.n	8000d6e <_read+0x12>
  }

  return len;
 8000d8c:	687b      	ldr	r3, [r7, #4]
}
 8000d8e:	0018      	movs	r0, r3
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b006      	add	sp, #24
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	425b      	negs	r3, r3
}
 8000da2:	0018      	movs	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b002      	add	sp, #8
 8000da8:	bd80      	pop	{r7, pc}

08000daa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	b082      	sub	sp, #8
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	2280      	movs	r2, #128	@ 0x80
 8000db8:	0192      	lsls	r2, r2, #6
 8000dba:	605a      	str	r2, [r3, #4]
  return 0;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	b002      	add	sp, #8
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <_isatty>:

int _isatty(int file)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b082      	sub	sp, #8
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dce:	2301      	movs	r3, #1
}
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	b002      	add	sp, #8
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	0018      	movs	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b004      	add	sp, #16
 8000dec:	bd80      	pop	{r7, pc}
	...

08000df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000df8:	4a14      	ldr	r2, [pc, #80]	@ (8000e4c <_sbrk+0x5c>)
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <_sbrk+0x60>)
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e04:	4b13      	ldr	r3, [pc, #76]	@ (8000e54 <_sbrk+0x64>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d102      	bne.n	8000e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <_sbrk+0x64>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	@ (8000e58 <_sbrk+0x68>)
 8000e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	18d3      	adds	r3, r2, r3
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d207      	bcs.n	8000e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e20:	f004 fa96 	bl	8005350 <__errno>
 8000e24:	0003      	movs	r3, r0
 8000e26:	220c      	movs	r2, #12
 8000e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	425b      	negs	r3, r3
 8000e2e:	e009      	b.n	8000e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e30:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <_sbrk+0x64>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e36:	4b07      	ldr	r3, [pc, #28]	@ (8000e54 <_sbrk+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	18d2      	adds	r2, r2, r3
 8000e3e:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <_sbrk+0x64>)
 8000e40:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e42:	68fb      	ldr	r3, [r7, #12]
}
 8000e44:	0018      	movs	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b006      	add	sp, #24
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20005000 	.word	0x20005000
 8000e50:	00000400 	.word	0x00000400
 8000e54:	200001dc 	.word	0x200001dc
 8000e58:	20000330 	.word	0x20000330

08000e5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e60:	46c0      	nop			@ (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e68:	480d      	ldr	r0, [pc, #52]	@ (8000ea0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e6a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e6c:	f7ff fff6 	bl	8000e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e70:	480c      	ldr	r0, [pc, #48]	@ (8000ea4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e72:	490d      	ldr	r1, [pc, #52]	@ (8000ea8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e74:	4a0d      	ldr	r2, [pc, #52]	@ (8000eac <LoopForever+0xe>)
  movs r3, #0
 8000e76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e78:	e002      	b.n	8000e80 <LoopCopyDataInit>

08000e7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e7e:	3304      	adds	r3, #4

08000e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e84:	d3f9      	bcc.n	8000e7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e86:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e88:	4c0a      	ldr	r4, [pc, #40]	@ (8000eb4 <LoopForever+0x16>)
  movs r3, #0
 8000e8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e8c:	e001      	b.n	8000e92 <LoopFillZerobss>

08000e8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e90:	3204      	adds	r2, #4

08000e92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e94:	d3fb      	bcc.n	8000e8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e96:	f004 fa61 	bl	800535c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e9a:	f7ff fb01 	bl	80004a0 <main>

08000e9e <LoopForever>:

LoopForever:
    b LoopForever
 8000e9e:	e7fe      	b.n	8000e9e <LoopForever>
   ldr   r0, =_estack
 8000ea0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000ea4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000eac:	08005f7c 	.word	0x08005f7c
  ldr r2, =_sbss
 8000eb0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000eb4:	20000330 	.word	0x20000330

08000eb8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eb8:	e7fe      	b.n	8000eb8 <ADC1_COMP_IRQHandler>
	...

08000ebc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ec2:	1dfb      	adds	r3, r7, #7
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <HAL_Init+0x3c>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef8 <HAL_Init+0x3c>)
 8000ece:	2140      	movs	r1, #64	@ 0x40
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	f000 f811 	bl	8000efc <HAL_InitTick>
 8000eda:	1e03      	subs	r3, r0, #0
 8000edc:	d003      	beq.n	8000ee6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	701a      	strb	r2, [r3, #0]
 8000ee4:	e001      	b.n	8000eea <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ee6:	f7ff fdaf 	bl	8000a48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eea:	1dfb      	adds	r3, r7, #7
 8000eec:	781b      	ldrb	r3, [r3, #0]
}
 8000eee:	0018      	movs	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	40022000 	.word	0x40022000

08000efc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f04:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <HAL_InitTick+0x5c>)
 8000f06:	681c      	ldr	r4, [r3, #0]
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <HAL_InitTick+0x60>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	0019      	movs	r1, r3
 8000f0e:	23fa      	movs	r3, #250	@ 0xfa
 8000f10:	0098      	lsls	r0, r3, #2
 8000f12:	f7ff f903 	bl	800011c <__udivsi3>
 8000f16:	0003      	movs	r3, r0
 8000f18:	0019      	movs	r1, r3
 8000f1a:	0020      	movs	r0, r4
 8000f1c:	f7ff f8fe 	bl	800011c <__udivsi3>
 8000f20:	0003      	movs	r3, r0
 8000f22:	0018      	movs	r0, r3
 8000f24:	f000 f92f 	bl	8001186 <HAL_SYSTICK_Config>
 8000f28:	1e03      	subs	r3, r0, #0
 8000f2a:	d001      	beq.n	8000f30 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e00f      	b.n	8000f50 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	d80b      	bhi.n	8000f4e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	425b      	negs	r3, r3
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f000 f8fc 	bl	800113c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_InitTick+0x64>)
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	0018      	movs	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	b003      	add	sp, #12
 8000f56:	bd90      	pop	{r4, r7, pc}
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000004 	.word	0x20000004

08000f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_IncTick+0x1c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	001a      	movs	r2, r3
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	18d2      	adds	r2, r2, r3
 8000f74:	4b03      	ldr	r3, [pc, #12]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f76:	601a      	str	r2, [r3, #0]
}
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	20000008 	.word	0x20000008
 8000f84:	200001e0 	.word	0x200001e0

08000f88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f8c:	4b02      	ldr	r3, [pc, #8]	@ (8000f98 <HAL_GetTick+0x10>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
}
 8000f90:	0018      	movs	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			@ (mov r8, r8)
 8000f98:	200001e0 	.word	0x200001e0

08000f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff fff0 	bl	8000f88 <HAL_GetTick>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	d005      	beq.n	8000fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe0 <HAL_Delay+0x44>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	001a      	movs	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	189b      	adds	r3, r3, r2
 8000fc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	f7ff ffe0 	bl	8000f88 <HAL_GetTick>
 8000fc8:	0002      	movs	r2, r0
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d8f7      	bhi.n	8000fc4 <HAL_Delay+0x28>
  {
  }
}
 8000fd4:	46c0      	nop			@ (mov r8, r8)
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b004      	add	sp, #16
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	20000008 	.word	0x20000008

08000fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	0002      	movs	r2, r0
 8000fec:	1dfb      	adds	r3, r7, #7
 8000fee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ff0:	1dfb      	adds	r3, r7, #7
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ff6:	d809      	bhi.n	800100c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff8:	1dfb      	adds	r3, r7, #7
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	231f      	movs	r3, #31
 8001000:	401a      	ands	r2, r3
 8001002:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <__NVIC_EnableIRQ+0x30>)
 8001004:	2101      	movs	r1, #1
 8001006:	4091      	lsls	r1, r2
 8001008:	000a      	movs	r2, r1
 800100a:	601a      	str	r2, [r3, #0]
  }
}
 800100c:	46c0      	nop			@ (mov r8, r8)
 800100e:	46bd      	mov	sp, r7
 8001010:	b002      	add	sp, #8
 8001012:	bd80      	pop	{r7, pc}
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	0002      	movs	r2, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b7f      	cmp	r3, #127	@ 0x7f
 800102c:	d828      	bhi.n	8001080 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800102e:	4a2f      	ldr	r2, [pc, #188]	@ (80010ec <__NVIC_SetPriority+0xd4>)
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b25b      	sxtb	r3, r3
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	33c0      	adds	r3, #192	@ 0xc0
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	589b      	ldr	r3, [r3, r2]
 800103e:	1dfa      	adds	r2, r7, #7
 8001040:	7812      	ldrb	r2, [r2, #0]
 8001042:	0011      	movs	r1, r2
 8001044:	2203      	movs	r2, #3
 8001046:	400a      	ands	r2, r1
 8001048:	00d2      	lsls	r2, r2, #3
 800104a:	21ff      	movs	r1, #255	@ 0xff
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	43d2      	mvns	r2, r2
 8001052:	401a      	ands	r2, r3
 8001054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	019b      	lsls	r3, r3, #6
 800105a:	22ff      	movs	r2, #255	@ 0xff
 800105c:	401a      	ands	r2, r3
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	2303      	movs	r3, #3
 8001066:	4003      	ands	r3, r0
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800106c:	481f      	ldr	r0, [pc, #124]	@ (80010ec <__NVIC_SetPriority+0xd4>)
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	b25b      	sxtb	r3, r3
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	430a      	orrs	r2, r1
 8001078:	33c0      	adds	r3, #192	@ 0xc0
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800107e:	e031      	b.n	80010e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001080:	4a1b      	ldr	r2, [pc, #108]	@ (80010f0 <__NVIC_SetPriority+0xd8>)
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	0019      	movs	r1, r3
 8001088:	230f      	movs	r3, #15
 800108a:	400b      	ands	r3, r1
 800108c:	3b08      	subs	r3, #8
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3306      	adds	r3, #6
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	18d3      	adds	r3, r2, r3
 8001096:	3304      	adds	r3, #4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	1dfa      	adds	r2, r7, #7
 800109c:	7812      	ldrb	r2, [r2, #0]
 800109e:	0011      	movs	r1, r2
 80010a0:	2203      	movs	r2, #3
 80010a2:	400a      	ands	r2, r1
 80010a4:	00d2      	lsls	r2, r2, #3
 80010a6:	21ff      	movs	r1, #255	@ 0xff
 80010a8:	4091      	lsls	r1, r2
 80010aa:	000a      	movs	r2, r1
 80010ac:	43d2      	mvns	r2, r2
 80010ae:	401a      	ands	r2, r3
 80010b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	019b      	lsls	r3, r3, #6
 80010b6:	22ff      	movs	r2, #255	@ 0xff
 80010b8:	401a      	ands	r2, r3
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	0018      	movs	r0, r3
 80010c0:	2303      	movs	r3, #3
 80010c2:	4003      	ands	r3, r0
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010c8:	4809      	ldr	r0, [pc, #36]	@ (80010f0 <__NVIC_SetPriority+0xd8>)
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	001c      	movs	r4, r3
 80010d0:	230f      	movs	r3, #15
 80010d2:	4023      	ands	r3, r4
 80010d4:	3b08      	subs	r3, #8
 80010d6:	089b      	lsrs	r3, r3, #2
 80010d8:	430a      	orrs	r2, r1
 80010da:	3306      	adds	r3, #6
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	18c3      	adds	r3, r0, r3
 80010e0:	3304      	adds	r3, #4
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	46c0      	nop			@ (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b003      	add	sp, #12
 80010ea:	bd90      	pop	{r4, r7, pc}
 80010ec:	e000e100 	.word	0xe000e100
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	1e5a      	subs	r2, r3, #1
 8001100:	2380      	movs	r3, #128	@ 0x80
 8001102:	045b      	lsls	r3, r3, #17
 8001104:	429a      	cmp	r2, r3
 8001106:	d301      	bcc.n	800110c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001108:	2301      	movs	r3, #1
 800110a:	e010      	b.n	800112e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <SysTick_Config+0x44>)
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	3a01      	subs	r2, #1
 8001112:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001114:	2301      	movs	r3, #1
 8001116:	425b      	negs	r3, r3
 8001118:	2103      	movs	r1, #3
 800111a:	0018      	movs	r0, r3
 800111c:	f7ff ff7c 	bl	8001018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <SysTick_Config+0x44>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <SysTick_Config+0x44>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			@ (mov r8, r8)
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	210f      	movs	r1, #15
 8001148:	187b      	adds	r3, r7, r1
 800114a:	1c02      	adds	r2, r0, #0
 800114c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	187b      	adds	r3, r7, r1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	0011      	movs	r1, r2
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff ff5d 	bl	8001018 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b004      	add	sp, #16
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	0002      	movs	r2, r0
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	b25b      	sxtb	r3, r3
 8001178:	0018      	movs	r0, r3
 800117a:	f7ff ff33 	bl	8000fe4 <__NVIC_EnableIRQ>
}
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	b002      	add	sp, #8
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	0018      	movs	r0, r3
 8001192:	f7ff ffaf 	bl	80010f4 <SysTick_Config>
 8001196:	0003      	movs	r3, r0
}
 8001198:	0018      	movs	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}

080011a0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011a8:	230f      	movs	r3, #15
 80011aa:	18fb      	adds	r3, r7, r3
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2225      	movs	r2, #37	@ 0x25
 80011b4:	5c9b      	ldrb	r3, [r3, r2]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d008      	beq.n	80011ce <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2204      	movs	r2, #4
 80011c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2224      	movs	r2, #36	@ 0x24
 80011c6:	2100      	movs	r1, #0
 80011c8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e024      	b.n	8001218 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	210e      	movs	r1, #14
 80011da:	438a      	bics	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2101      	movs	r1, #1
 80011ea:	438a      	bics	r2, r1
 80011ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	221c      	movs	r2, #28
 80011f4:	401a      	ands	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	2101      	movs	r1, #1
 80011fc:	4091      	lsls	r1, r2
 80011fe:	000a      	movs	r2, r1
 8001200:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2225      	movs	r2, #37	@ 0x25
 8001206:	2101      	movs	r1, #1
 8001208:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2224      	movs	r2, #36	@ 0x24
 800120e:	2100      	movs	r1, #0
 8001210:	5499      	strb	r1, [r3, r2]

    return status;
 8001212:	230f      	movs	r3, #15
 8001214:	18fb      	adds	r3, r7, r3
 8001216:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001218:	0018      	movs	r0, r3
 800121a:	46bd      	mov	sp, r7
 800121c:	b004      	add	sp, #16
 800121e:	bd80      	pop	{r7, pc}

08001220 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001228:	210f      	movs	r1, #15
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2225      	movs	r2, #37	@ 0x25
 8001234:	5c9b      	ldrb	r3, [r3, r2]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d006      	beq.n	800124a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2204      	movs	r2, #4
 8001240:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001242:	187b      	adds	r3, r7, r1
 8001244:	2201      	movs	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
 8001248:	e02a      	b.n	80012a0 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	210e      	movs	r1, #14
 8001256:	438a      	bics	r2, r1
 8001258:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2101      	movs	r1, #1
 8001266:	438a      	bics	r2, r1
 8001268:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	221c      	movs	r2, #28
 8001270:	401a      	ands	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	2101      	movs	r1, #1
 8001278:	4091      	lsls	r1, r2
 800127a:	000a      	movs	r2, r1
 800127c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2225      	movs	r2, #37	@ 0x25
 8001282:	2101      	movs	r1, #1
 8001284:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2224      	movs	r2, #36	@ 0x24
 800128a:	2100      	movs	r1, #0
 800128c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001292:	2b00      	cmp	r3, #0
 8001294:	d004      	beq.n	80012a0 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	0010      	movs	r0, r2
 800129e:	4798      	blx	r3
    }
  }
  return status;
 80012a0:	230f      	movs	r3, #15
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	781b      	ldrb	r3, [r3, #0]
}
 80012a6:	0018      	movs	r0, r3
 80012a8:	46bd      	mov	sp, r7
 80012aa:	b004      	add	sp, #16
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80012c6:	e155      	b.n	8001574 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2101      	movs	r1, #1
 80012ce:	697a      	ldr	r2, [r7, #20]
 80012d0:	4091      	lsls	r1, r2
 80012d2:	000a      	movs	r2, r1
 80012d4:	4013      	ands	r3, r2
 80012d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d100      	bne.n	80012e0 <HAL_GPIO_Init+0x30>
 80012de:	e146      	b.n	800156e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2203      	movs	r2, #3
 80012e6:	4013      	ands	r3, r2
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d005      	beq.n	80012f8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2203      	movs	r2, #3
 80012f2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d130      	bne.n	800135a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	2203      	movs	r2, #3
 8001304:	409a      	lsls	r2, r3
 8001306:	0013      	movs	r3, r2
 8001308:	43da      	mvns	r2, r3
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	4013      	ands	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	68da      	ldr	r2, [r3, #12]
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	409a      	lsls	r2, r3
 800131a:	0013      	movs	r3, r2
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4313      	orrs	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800132e:	2201      	movs	r2, #1
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	409a      	lsls	r2, r3
 8001334:	0013      	movs	r3, r2
 8001336:	43da      	mvns	r2, r3
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	4013      	ands	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	091b      	lsrs	r3, r3, #4
 8001344:	2201      	movs	r2, #1
 8001346:	401a      	ands	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	409a      	lsls	r2, r3
 800134c:	0013      	movs	r3, r2
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2203      	movs	r2, #3
 8001360:	4013      	ands	r3, r2
 8001362:	2b03      	cmp	r3, #3
 8001364:	d017      	beq.n	8001396 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	68db      	ldr	r3, [r3, #12]
 800136a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	2203      	movs	r2, #3
 8001372:	409a      	lsls	r2, r3
 8001374:	0013      	movs	r3, r2
 8001376:	43da      	mvns	r2, r3
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	689a      	ldr	r2, [r3, #8]
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	409a      	lsls	r2, r3
 8001388:	0013      	movs	r3, r2
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4313      	orrs	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2203      	movs	r2, #3
 800139c:	4013      	ands	r3, r2
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d123      	bne.n	80013ea <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	08da      	lsrs	r2, r3, #3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	3208      	adds	r2, #8
 80013aa:	0092      	lsls	r2, r2, #2
 80013ac:	58d3      	ldr	r3, [r2, r3]
 80013ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	2207      	movs	r2, #7
 80013b4:	4013      	ands	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	220f      	movs	r2, #15
 80013ba:	409a      	lsls	r2, r3
 80013bc:	0013      	movs	r3, r2
 80013be:	43da      	mvns	r2, r3
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4013      	ands	r3, r2
 80013c4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	691a      	ldr	r2, [r3, #16]
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	2107      	movs	r1, #7
 80013ce:	400b      	ands	r3, r1
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	409a      	lsls	r2, r3
 80013d4:	0013      	movs	r3, r2
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	08da      	lsrs	r2, r3, #3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3208      	adds	r2, #8
 80013e4:	0092      	lsls	r2, r2, #2
 80013e6:	6939      	ldr	r1, [r7, #16]
 80013e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	2203      	movs	r2, #3
 80013f6:	409a      	lsls	r2, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	43da      	mvns	r2, r3
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4013      	ands	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	2203      	movs	r2, #3
 8001408:	401a      	ands	r2, r3
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	409a      	lsls	r2, r3
 8001410:	0013      	movs	r3, r2
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	4313      	orrs	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	23c0      	movs	r3, #192	@ 0xc0
 8001424:	029b      	lsls	r3, r3, #10
 8001426:	4013      	ands	r3, r2
 8001428:	d100      	bne.n	800142c <HAL_GPIO_Init+0x17c>
 800142a:	e0a0      	b.n	800156e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800142c:	4b57      	ldr	r3, [pc, #348]	@ (800158c <HAL_GPIO_Init+0x2dc>)
 800142e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001430:	4b56      	ldr	r3, [pc, #344]	@ (800158c <HAL_GPIO_Init+0x2dc>)
 8001432:	2101      	movs	r1, #1
 8001434:	430a      	orrs	r2, r1
 8001436:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001438:	4a55      	ldr	r2, [pc, #340]	@ (8001590 <HAL_GPIO_Init+0x2e0>)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	3302      	adds	r3, #2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	589b      	ldr	r3, [r3, r2]
 8001444:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	2203      	movs	r2, #3
 800144a:	4013      	ands	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	220f      	movs	r2, #15
 8001450:	409a      	lsls	r2, r3
 8001452:	0013      	movs	r3, r2
 8001454:	43da      	mvns	r2, r3
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	23a0      	movs	r3, #160	@ 0xa0
 8001460:	05db      	lsls	r3, r3, #23
 8001462:	429a      	cmp	r2, r3
 8001464:	d01f      	beq.n	80014a6 <HAL_GPIO_Init+0x1f6>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a4a      	ldr	r2, [pc, #296]	@ (8001594 <HAL_GPIO_Init+0x2e4>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d019      	beq.n	80014a2 <HAL_GPIO_Init+0x1f2>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a49      	ldr	r2, [pc, #292]	@ (8001598 <HAL_GPIO_Init+0x2e8>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d013      	beq.n	800149e <HAL_GPIO_Init+0x1ee>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a48      	ldr	r2, [pc, #288]	@ (800159c <HAL_GPIO_Init+0x2ec>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d00d      	beq.n	800149a <HAL_GPIO_Init+0x1ea>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a47      	ldr	r2, [pc, #284]	@ (80015a0 <HAL_GPIO_Init+0x2f0>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d007      	beq.n	8001496 <HAL_GPIO_Init+0x1e6>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a46      	ldr	r2, [pc, #280]	@ (80015a4 <HAL_GPIO_Init+0x2f4>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d101      	bne.n	8001492 <HAL_GPIO_Init+0x1e2>
 800148e:	2305      	movs	r3, #5
 8001490:	e00a      	b.n	80014a8 <HAL_GPIO_Init+0x1f8>
 8001492:	2306      	movs	r3, #6
 8001494:	e008      	b.n	80014a8 <HAL_GPIO_Init+0x1f8>
 8001496:	2304      	movs	r3, #4
 8001498:	e006      	b.n	80014a8 <HAL_GPIO_Init+0x1f8>
 800149a:	2303      	movs	r3, #3
 800149c:	e004      	b.n	80014a8 <HAL_GPIO_Init+0x1f8>
 800149e:	2302      	movs	r3, #2
 80014a0:	e002      	b.n	80014a8 <HAL_GPIO_Init+0x1f8>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <HAL_GPIO_Init+0x1f8>
 80014a6:	2300      	movs	r3, #0
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	2103      	movs	r1, #3
 80014ac:	400a      	ands	r2, r1
 80014ae:	0092      	lsls	r2, r2, #2
 80014b0:	4093      	lsls	r3, r2
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014b8:	4935      	ldr	r1, [pc, #212]	@ (8001590 <HAL_GPIO_Init+0x2e0>)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	3302      	adds	r3, #2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014c6:	4b38      	ldr	r3, [pc, #224]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	43da      	mvns	r2, r3
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4013      	ands	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	2380      	movs	r3, #128	@ 0x80
 80014dc:	035b      	lsls	r3, r3, #13
 80014de:	4013      	ands	r3, r2
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014ea:	4b2f      	ldr	r3, [pc, #188]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014f0:	4b2d      	ldr	r3, [pc, #180]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	43da      	mvns	r2, r3
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4013      	ands	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	2380      	movs	r3, #128	@ 0x80
 8001506:	039b      	lsls	r3, r3, #14
 8001508:	4013      	ands	r3, r2
 800150a:	d003      	beq.n	8001514 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001514:	4b24      	ldr	r3, [pc, #144]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800151a:	4b23      	ldr	r3, [pc, #140]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	43da      	mvns	r2, r3
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4013      	ands	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	2380      	movs	r3, #128	@ 0x80
 8001530:	029b      	lsls	r3, r3, #10
 8001532:	4013      	ands	r3, r2
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4313      	orrs	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800153e:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001544:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	43da      	mvns	r2, r3
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	4013      	ands	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685a      	ldr	r2, [r3, #4]
 8001558:	2380      	movs	r3, #128	@ 0x80
 800155a:	025b      	lsls	r3, r3, #9
 800155c:	4013      	ands	r3, r2
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	4313      	orrs	r3, r2
 8001566:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001568:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <HAL_GPIO_Init+0x2f8>)
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	40da      	lsrs	r2, r3
 800157c:	1e13      	subs	r3, r2, #0
 800157e:	d000      	beq.n	8001582 <HAL_GPIO_Init+0x2d2>
 8001580:	e6a2      	b.n	80012c8 <HAL_GPIO_Init+0x18>
  }
}
 8001582:	46c0      	nop			@ (mov r8, r8)
 8001584:	46c0      	nop			@ (mov r8, r8)
 8001586:	46bd      	mov	sp, r7
 8001588:	b006      	add	sp, #24
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40021000 	.word	0x40021000
 8001590:	40010000 	.word	0x40010000
 8001594:	50000400 	.word	0x50000400
 8001598:	50000800 	.word	0x50000800
 800159c:	50000c00 	.word	0x50000c00
 80015a0:	50001000 	.word	0x50001000
 80015a4:	50001c00 	.word	0x50001c00
 80015a8:	40010400 	.word	0x40010400

080015ac <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	0008      	movs	r0, r1
 80015b6:	0011      	movs	r1, r2
 80015b8:	1cbb      	adds	r3, r7, #2
 80015ba:	1c02      	adds	r2, r0, #0
 80015bc:	801a      	strh	r2, [r3, #0]
 80015be:	1c7b      	adds	r3, r7, #1
 80015c0:	1c0a      	adds	r2, r1, #0
 80015c2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015c4:	1c7b      	adds	r3, r7, #1
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d004      	beq.n	80015d6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015cc:	1cbb      	adds	r3, r7, #2
 80015ce:	881a      	ldrh	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80015d4:	e003      	b.n	80015de <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80015d6:	1cbb      	adds	r3, r7, #2
 80015d8:	881a      	ldrh	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015de:	46c0      	nop			@ (mov r8, r8)
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b002      	add	sp, #8
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	0002      	movs	r2, r0
 80015f0:	1dbb      	adds	r3, r7, #6
 80015f2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80015f4:	4b09      	ldr	r3, [pc, #36]	@ (800161c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80015f6:	695b      	ldr	r3, [r3, #20]
 80015f8:	1dba      	adds	r2, r7, #6
 80015fa:	8812      	ldrh	r2, [r2, #0]
 80015fc:	4013      	ands	r3, r2
 80015fe:	d008      	beq.n	8001612 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001602:	1dba      	adds	r2, r7, #6
 8001604:	8812      	ldrh	r2, [r2, #0]
 8001606:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001608:	1dbb      	adds	r3, r7, #6
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	0018      	movs	r0, r3
 800160e:	f000 f807 	bl	8001620 <HAL_GPIO_EXTI_Callback>
  }
}
 8001612:	46c0      	nop			@ (mov r8, r8)
 8001614:	46bd      	mov	sp, r7
 8001616:	b002      	add	sp, #8
 8001618:	bd80      	pop	{r7, pc}
 800161a:	46c0      	nop			@ (mov r8, r8)
 800161c:	40010400 	.word	0x40010400

08001620 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	0002      	movs	r2, r0
 8001628:	1dbb      	adds	r3, r7, #6
 800162a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800162c:	46c0      	nop			@ (mov r8, r8)
 800162e:	46bd      	mov	sp, r7
 8001630:	b002      	add	sp, #8
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e08f      	b.n	8001766 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2241      	movs	r2, #65	@ 0x41
 800164a:	5c9b      	ldrb	r3, [r3, r2]
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	d107      	bne.n	8001662 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2240      	movs	r2, #64	@ 0x40
 8001656:	2100      	movs	r1, #0
 8001658:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	0018      	movs	r0, r3
 800165e:	f7ff fa07 	bl	8000a70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2241      	movs	r2, #65	@ 0x41
 8001666:	2124      	movs	r1, #36	@ 0x24
 8001668:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2101      	movs	r1, #1
 8001676:	438a      	bics	r2, r1
 8001678:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	493b      	ldr	r1, [pc, #236]	@ (8001770 <HAL_I2C_Init+0x13c>)
 8001684:	400a      	ands	r2, r1
 8001686:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	689a      	ldr	r2, [r3, #8]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4938      	ldr	r1, [pc, #224]	@ (8001774 <HAL_I2C_Init+0x140>)
 8001694:	400a      	ands	r2, r1
 8001696:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d108      	bne.n	80016b2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2180      	movs	r1, #128	@ 0x80
 80016aa:	0209      	lsls	r1, r1, #8
 80016ac:	430a      	orrs	r2, r1
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	e007      	b.n	80016c2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689a      	ldr	r2, [r3, #8]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2184      	movs	r1, #132	@ 0x84
 80016bc:	0209      	lsls	r1, r1, #8
 80016be:	430a      	orrs	r2, r1
 80016c0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d109      	bne.n	80016de <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	685a      	ldr	r2, [r3, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2180      	movs	r1, #128	@ 0x80
 80016d6:	0109      	lsls	r1, r1, #4
 80016d8:	430a      	orrs	r2, r1
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	e007      	b.n	80016ee <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4923      	ldr	r1, [pc, #140]	@ (8001778 <HAL_I2C_Init+0x144>)
 80016ea:	400a      	ands	r2, r1
 80016ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	685a      	ldr	r2, [r3, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4920      	ldr	r1, [pc, #128]	@ (800177c <HAL_I2C_Init+0x148>)
 80016fa:	430a      	orrs	r2, r1
 80016fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	491a      	ldr	r1, [pc, #104]	@ (8001774 <HAL_I2C_Init+0x140>)
 800170a:	400a      	ands	r2, r1
 800170c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691a      	ldr	r2, [r3, #16]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	695b      	ldr	r3, [r3, #20]
 8001716:	431a      	orrs	r2, r3
 8001718:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	430a      	orrs	r2, r1
 8001726:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69d9      	ldr	r1, [r3, #28]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a1a      	ldr	r2, [r3, #32]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2101      	movs	r1, #1
 8001744:	430a      	orrs	r2, r1
 8001746:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2241      	movs	r2, #65	@ 0x41
 8001752:	2120      	movs	r1, #32
 8001754:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2242      	movs	r2, #66	@ 0x42
 8001760:	2100      	movs	r1, #0
 8001762:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	0018      	movs	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}
 800176e:	46c0      	nop			@ (mov r8, r8)
 8001770:	f0ffffff 	.word	0xf0ffffff
 8001774:	ffff7fff 	.word	0xffff7fff
 8001778:	fffff7ff 	.word	0xfffff7ff
 800177c:	02008000 	.word	0x02008000

08001780 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af02      	add	r7, sp, #8
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	000c      	movs	r4, r1
 800178a:	0010      	movs	r0, r2
 800178c:	0019      	movs	r1, r3
 800178e:	230a      	movs	r3, #10
 8001790:	18fb      	adds	r3, r7, r3
 8001792:	1c22      	adds	r2, r4, #0
 8001794:	801a      	strh	r2, [r3, #0]
 8001796:	2308      	movs	r3, #8
 8001798:	18fb      	adds	r3, r7, r3
 800179a:	1c02      	adds	r2, r0, #0
 800179c:	801a      	strh	r2, [r3, #0]
 800179e:	1dbb      	adds	r3, r7, #6
 80017a0:	1c0a      	adds	r2, r1, #0
 80017a2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2241      	movs	r2, #65	@ 0x41
 80017a8:	5c9b      	ldrb	r3, [r3, r2]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b20      	cmp	r3, #32
 80017ae:	d000      	beq.n	80017b2 <HAL_I2C_Mem_Write+0x32>
 80017b0:	e10c      	b.n	80019cc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d004      	beq.n	80017c2 <HAL_I2C_Mem_Write+0x42>
 80017b8:	232c      	movs	r3, #44	@ 0x2c
 80017ba:	18fb      	adds	r3, r7, r3
 80017bc:	881b      	ldrh	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d105      	bne.n	80017ce <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2280      	movs	r2, #128	@ 0x80
 80017c6:	0092      	lsls	r2, r2, #2
 80017c8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e0ff      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2240      	movs	r2, #64	@ 0x40
 80017d2:	5c9b      	ldrb	r3, [r3, r2]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d101      	bne.n	80017dc <HAL_I2C_Mem_Write+0x5c>
 80017d8:	2302      	movs	r3, #2
 80017da:	e0f8      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2240      	movs	r2, #64	@ 0x40
 80017e0:	2101      	movs	r1, #1
 80017e2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80017e4:	f7ff fbd0 	bl	8000f88 <HAL_GetTick>
 80017e8:	0003      	movs	r3, r0
 80017ea:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017ec:	2380      	movs	r3, #128	@ 0x80
 80017ee:	0219      	lsls	r1, r3, #8
 80017f0:	68f8      	ldr	r0, [r7, #12]
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	2319      	movs	r3, #25
 80017f8:	2201      	movs	r2, #1
 80017fa:	f000 fb0b 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 80017fe:	1e03      	subs	r3, r0, #0
 8001800:	d001      	beq.n	8001806 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e0e3      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2241      	movs	r2, #65	@ 0x41
 800180a:	2121      	movs	r1, #33	@ 0x21
 800180c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2242      	movs	r2, #66	@ 0x42
 8001812:	2140      	movs	r1, #64	@ 0x40
 8001814:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2200      	movs	r2, #0
 800181a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001820:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	222c      	movs	r2, #44	@ 0x2c
 8001826:	18ba      	adds	r2, r7, r2
 8001828:	8812      	ldrh	r2, [r2, #0]
 800182a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2200      	movs	r2, #0
 8001830:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001832:	1dbb      	adds	r3, r7, #6
 8001834:	881c      	ldrh	r4, [r3, #0]
 8001836:	2308      	movs	r3, #8
 8001838:	18fb      	adds	r3, r7, r3
 800183a:	881a      	ldrh	r2, [r3, #0]
 800183c:	230a      	movs	r3, #10
 800183e:	18fb      	adds	r3, r7, r3
 8001840:	8819      	ldrh	r1, [r3, #0]
 8001842:	68f8      	ldr	r0, [r7, #12]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	0023      	movs	r3, r4
 800184e:	f000 f9f9 	bl	8001c44 <I2C_RequestMemoryWrite>
 8001852:	1e03      	subs	r3, r0, #0
 8001854:	d005      	beq.n	8001862 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2240      	movs	r2, #64	@ 0x40
 800185a:	2100      	movs	r1, #0
 800185c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e0b5      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001866:	b29b      	uxth	r3, r3
 8001868:	2bff      	cmp	r3, #255	@ 0xff
 800186a:	d911      	bls.n	8001890 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	22ff      	movs	r2, #255	@ 0xff
 8001870:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001876:	b2da      	uxtb	r2, r3
 8001878:	2380      	movs	r3, #128	@ 0x80
 800187a:	045c      	lsls	r4, r3, #17
 800187c:	230a      	movs	r3, #10
 800187e:	18fb      	adds	r3, r7, r3
 8001880:	8819      	ldrh	r1, [r3, #0]
 8001882:	68f8      	ldr	r0, [r7, #12]
 8001884:	2300      	movs	r3, #0
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	0023      	movs	r3, r4
 800188a:	f000 fc9d 	bl	80021c8 <I2C_TransferConfig>
 800188e:	e012      	b.n	80018b6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001894:	b29a      	uxth	r2, r3
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	049c      	lsls	r4, r3, #18
 80018a4:	230a      	movs	r3, #10
 80018a6:	18fb      	adds	r3, r7, r3
 80018a8:	8819      	ldrh	r1, [r3, #0]
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	2300      	movs	r3, #0
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	0023      	movs	r3, r4
 80018b2:	f000 fc89 	bl	80021c8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018b6:	697a      	ldr	r2, [r7, #20]
 80018b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	0018      	movs	r0, r3
 80018be:	f000 fb01 	bl	8001ec4 <I2C_WaitOnTXISFlagUntilTimeout>
 80018c2:	1e03      	subs	r3, r0, #0
 80018c4:	d001      	beq.n	80018ca <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e081      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ce:	781a      	ldrb	r2, [r3, #0]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	3b01      	subs	r3, #1
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018f2:	3b01      	subs	r3, #1
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018fe:	b29b      	uxth	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	d03a      	beq.n	800197a <HAL_I2C_Mem_Write+0x1fa>
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001908:	2b00      	cmp	r3, #0
 800190a:	d136      	bne.n	800197a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800190c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	0013      	movs	r3, r2
 8001916:	2200      	movs	r2, #0
 8001918:	2180      	movs	r1, #128	@ 0x80
 800191a:	f000 fa7b 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 800191e:	1e03      	subs	r3, r0, #0
 8001920:	d001      	beq.n	8001926 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e053      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800192a:	b29b      	uxth	r3, r3
 800192c:	2bff      	cmp	r3, #255	@ 0xff
 800192e:	d911      	bls.n	8001954 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	22ff      	movs	r2, #255	@ 0xff
 8001934:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800193a:	b2da      	uxtb	r2, r3
 800193c:	2380      	movs	r3, #128	@ 0x80
 800193e:	045c      	lsls	r4, r3, #17
 8001940:	230a      	movs	r3, #10
 8001942:	18fb      	adds	r3, r7, r3
 8001944:	8819      	ldrh	r1, [r3, #0]
 8001946:	68f8      	ldr	r0, [r7, #12]
 8001948:	2300      	movs	r3, #0
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	0023      	movs	r3, r4
 800194e:	f000 fc3b 	bl	80021c8 <I2C_TransferConfig>
 8001952:	e012      	b.n	800197a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001958:	b29a      	uxth	r2, r3
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001962:	b2da      	uxtb	r2, r3
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	049c      	lsls	r4, r3, #18
 8001968:	230a      	movs	r3, #10
 800196a:	18fb      	adds	r3, r7, r3
 800196c:	8819      	ldrh	r1, [r3, #0]
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	2300      	movs	r3, #0
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	0023      	movs	r3, r4
 8001976:	f000 fc27 	bl	80021c8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800197e:	b29b      	uxth	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d198      	bne.n	80018b6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	0018      	movs	r0, r3
 800198c:	f000 fae0 	bl	8001f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001990:	1e03      	subs	r3, r0, #0
 8001992:	d001      	beq.n	8001998 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e01a      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2220      	movs	r2, #32
 800199e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	490b      	ldr	r1, [pc, #44]	@ (80019d8 <HAL_I2C_Mem_Write+0x258>)
 80019ac:	400a      	ands	r2, r1
 80019ae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2241      	movs	r2, #65	@ 0x41
 80019b4:	2120      	movs	r1, #32
 80019b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2242      	movs	r2, #66	@ 0x42
 80019bc:	2100      	movs	r1, #0
 80019be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2240      	movs	r2, #64	@ 0x40
 80019c4:	2100      	movs	r1, #0
 80019c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80019c8:	2300      	movs	r3, #0
 80019ca:	e000      	b.n	80019ce <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80019cc:	2302      	movs	r3, #2
  }
}
 80019ce:	0018      	movs	r0, r3
 80019d0:	46bd      	mov	sp, r7
 80019d2:	b007      	add	sp, #28
 80019d4:	bd90      	pop	{r4, r7, pc}
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	fe00e800 	.word	0xfe00e800

080019dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b089      	sub	sp, #36	@ 0x24
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	000c      	movs	r4, r1
 80019e6:	0010      	movs	r0, r2
 80019e8:	0019      	movs	r1, r3
 80019ea:	230a      	movs	r3, #10
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	1c22      	adds	r2, r4, #0
 80019f0:	801a      	strh	r2, [r3, #0]
 80019f2:	2308      	movs	r3, #8
 80019f4:	18fb      	adds	r3, r7, r3
 80019f6:	1c02      	adds	r2, r0, #0
 80019f8:	801a      	strh	r2, [r3, #0]
 80019fa:	1dbb      	adds	r3, r7, #6
 80019fc:	1c0a      	adds	r2, r1, #0
 80019fe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2241      	movs	r2, #65	@ 0x41
 8001a04:	5c9b      	ldrb	r3, [r3, r2]
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2b20      	cmp	r3, #32
 8001a0a:	d000      	beq.n	8001a0e <HAL_I2C_Mem_Read+0x32>
 8001a0c:	e110      	b.n	8001c30 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d004      	beq.n	8001a1e <HAL_I2C_Mem_Read+0x42>
 8001a14:	232c      	movs	r3, #44	@ 0x2c
 8001a16:	18fb      	adds	r3, r7, r3
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d105      	bne.n	8001a2a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	2280      	movs	r2, #128	@ 0x80
 8001a22:	0092      	lsls	r2, r2, #2
 8001a24:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e103      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2240      	movs	r2, #64	@ 0x40
 8001a2e:	5c9b      	ldrb	r3, [r3, r2]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d101      	bne.n	8001a38 <HAL_I2C_Mem_Read+0x5c>
 8001a34:	2302      	movs	r3, #2
 8001a36:	e0fc      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2240      	movs	r2, #64	@ 0x40
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a40:	f7ff faa2 	bl	8000f88 <HAL_GetTick>
 8001a44:	0003      	movs	r3, r0
 8001a46:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a48:	2380      	movs	r3, #128	@ 0x80
 8001a4a:	0219      	lsls	r1, r3, #8
 8001a4c:	68f8      	ldr	r0, [r7, #12]
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2319      	movs	r3, #25
 8001a54:	2201      	movs	r2, #1
 8001a56:	f000 f9dd 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001a5a:	1e03      	subs	r3, r0, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e0e7      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2241      	movs	r2, #65	@ 0x41
 8001a66:	2122      	movs	r1, #34	@ 0x22
 8001a68:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2242      	movs	r2, #66	@ 0x42
 8001a6e:	2140      	movs	r1, #64	@ 0x40
 8001a70:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2200      	movs	r2, #0
 8001a76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	222c      	movs	r2, #44	@ 0x2c
 8001a82:	18ba      	adds	r2, r7, r2
 8001a84:	8812      	ldrh	r2, [r2, #0]
 8001a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a8e:	1dbb      	adds	r3, r7, #6
 8001a90:	881c      	ldrh	r4, [r3, #0]
 8001a92:	2308      	movs	r3, #8
 8001a94:	18fb      	adds	r3, r7, r3
 8001a96:	881a      	ldrh	r2, [r3, #0]
 8001a98:	230a      	movs	r3, #10
 8001a9a:	18fb      	adds	r3, r7, r3
 8001a9c:	8819      	ldrh	r1, [r3, #0]
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	9301      	str	r3, [sp, #4]
 8001aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	0023      	movs	r3, r4
 8001aaa:	f000 f92f 	bl	8001d0c <I2C_RequestMemoryRead>
 8001aae:	1e03      	subs	r3, r0, #0
 8001ab0:	d005      	beq.n	8001abe <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2240      	movs	r2, #64	@ 0x40
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e0b9      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	2bff      	cmp	r3, #255	@ 0xff
 8001ac6:	d911      	bls.n	8001aec <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2201      	movs	r2, #1
 8001acc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	2380      	movs	r3, #128	@ 0x80
 8001ad6:	045c      	lsls	r4, r3, #17
 8001ad8:	230a      	movs	r3, #10
 8001ada:	18fb      	adds	r3, r7, r3
 8001adc:	8819      	ldrh	r1, [r3, #0]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	4b56      	ldr	r3, [pc, #344]	@ (8001c3c <HAL_I2C_Mem_Read+0x260>)
 8001ae2:	9300      	str	r3, [sp, #0]
 8001ae4:	0023      	movs	r3, r4
 8001ae6:	f000 fb6f 	bl	80021c8 <I2C_TransferConfig>
 8001aea:	e012      	b.n	8001b12 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001afa:	b2da      	uxtb	r2, r3
 8001afc:	2380      	movs	r3, #128	@ 0x80
 8001afe:	049c      	lsls	r4, r3, #18
 8001b00:	230a      	movs	r3, #10
 8001b02:	18fb      	adds	r3, r7, r3
 8001b04:	8819      	ldrh	r1, [r3, #0]
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	4b4c      	ldr	r3, [pc, #304]	@ (8001c3c <HAL_I2C_Mem_Read+0x260>)
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	0023      	movs	r3, r4
 8001b0e:	f000 fb5b 	bl	80021c8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b14:	68f8      	ldr	r0, [r7, #12]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	0013      	movs	r3, r2
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2104      	movs	r1, #4
 8001b20:	f000 f978 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001b24:	1e03      	subs	r3, r0, #0
 8001b26:	d001      	beq.n	8001b2c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e082      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d03a      	beq.n	8001bde <HAL_I2C_Mem_Read+0x202>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d136      	bne.n	8001bde <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001b72:	68f8      	ldr	r0, [r7, #12]
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	0013      	movs	r3, r2
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	f000 f949 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001b82:	1e03      	subs	r3, r0, #0
 8001b84:	d001      	beq.n	8001b8a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e053      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	2bff      	cmp	r3, #255	@ 0xff
 8001b92:	d911      	bls.n	8001bb8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2201      	movs	r2, #1
 8001b98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	045c      	lsls	r4, r3, #17
 8001ba4:	230a      	movs	r3, #10
 8001ba6:	18fb      	adds	r3, r7, r3
 8001ba8:	8819      	ldrh	r1, [r3, #0]
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	2300      	movs	r3, #0
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	0023      	movs	r3, r4
 8001bb2:	f000 fb09 	bl	80021c8 <I2C_TransferConfig>
 8001bb6:	e012      	b.n	8001bde <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bbc:	b29a      	uxth	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	2380      	movs	r3, #128	@ 0x80
 8001bca:	049c      	lsls	r4, r3, #18
 8001bcc:	230a      	movs	r3, #10
 8001bce:	18fb      	adds	r3, r7, r3
 8001bd0:	8819      	ldrh	r1, [r3, #0]
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	0023      	movs	r3, r4
 8001bda:	f000 faf5 	bl	80021c8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d194      	bne.n	8001b12 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	0018      	movs	r0, r3
 8001bf0:	f000 f9ae 	bl	8001f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bf4:	1e03      	subs	r3, r0, #0
 8001bf6:	d001      	beq.n	8001bfc <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e01a      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2220      	movs	r2, #32
 8001c02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	490c      	ldr	r1, [pc, #48]	@ (8001c40 <HAL_I2C_Mem_Read+0x264>)
 8001c10:	400a      	ands	r2, r1
 8001c12:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2241      	movs	r2, #65	@ 0x41
 8001c18:	2120      	movs	r1, #32
 8001c1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2242      	movs	r2, #66	@ 0x42
 8001c20:	2100      	movs	r1, #0
 8001c22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2240      	movs	r2, #64	@ 0x40
 8001c28:	2100      	movs	r1, #0
 8001c2a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	e000      	b.n	8001c32 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001c30:	2302      	movs	r3, #2
  }
}
 8001c32:	0018      	movs	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b007      	add	sp, #28
 8001c38:	bd90      	pop	{r4, r7, pc}
 8001c3a:	46c0      	nop			@ (mov r8, r8)
 8001c3c:	80002400 	.word	0x80002400
 8001c40:	fe00e800 	.word	0xfe00e800

08001c44 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001c44:	b5b0      	push	{r4, r5, r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af02      	add	r7, sp, #8
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	000c      	movs	r4, r1
 8001c4e:	0010      	movs	r0, r2
 8001c50:	0019      	movs	r1, r3
 8001c52:	250a      	movs	r5, #10
 8001c54:	197b      	adds	r3, r7, r5
 8001c56:	1c22      	adds	r2, r4, #0
 8001c58:	801a      	strh	r2, [r3, #0]
 8001c5a:	2308      	movs	r3, #8
 8001c5c:	18fb      	adds	r3, r7, r3
 8001c5e:	1c02      	adds	r2, r0, #0
 8001c60:	801a      	strh	r2, [r3, #0]
 8001c62:	1dbb      	adds	r3, r7, #6
 8001c64:	1c0a      	adds	r2, r1, #0
 8001c66:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c68:	1dbb      	adds	r3, r7, #6
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	2380      	movs	r3, #128	@ 0x80
 8001c70:	045c      	lsls	r4, r3, #17
 8001c72:	197b      	adds	r3, r7, r5
 8001c74:	8819      	ldrh	r1, [r3, #0]
 8001c76:	68f8      	ldr	r0, [r7, #12]
 8001c78:	4b23      	ldr	r3, [pc, #140]	@ (8001d08 <I2C_RequestMemoryWrite+0xc4>)
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	0023      	movs	r3, r4
 8001c7e:	f000 faa3 	bl	80021c8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c84:	6a39      	ldr	r1, [r7, #32]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	0018      	movs	r0, r3
 8001c8a:	f000 f91b 	bl	8001ec4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c8e:	1e03      	subs	r3, r0, #0
 8001c90:	d001      	beq.n	8001c96 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e033      	b.n	8001cfe <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c96:	1dbb      	adds	r3, r7, #6
 8001c98:	881b      	ldrh	r3, [r3, #0]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d107      	bne.n	8001cae <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c9e:	2308      	movs	r3, #8
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	629a      	str	r2, [r3, #40]	@ 0x28
 8001cac:	e019      	b.n	8001ce2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cae:	2308      	movs	r3, #8
 8001cb0:	18fb      	adds	r3, r7, r3
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	0a1b      	lsrs	r3, r3, #8
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cc2:	6a39      	ldr	r1, [r7, #32]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 f8fc 	bl	8001ec4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ccc:	1e03      	subs	r3, r0, #0
 8001cce:	d001      	beq.n	8001cd4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e014      	b.n	8001cfe <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cd4:	2308      	movs	r3, #8
 8001cd6:	18fb      	adds	r3, r7, r3
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ce2:	6a3a      	ldr	r2, [r7, #32]
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	0013      	movs	r3, r2
 8001cec:	2200      	movs	r2, #0
 8001cee:	2180      	movs	r1, #128	@ 0x80
 8001cf0:	f000 f890 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001cf4:	1e03      	subs	r3, r0, #0
 8001cf6:	d001      	beq.n	8001cfc <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	0018      	movs	r0, r3
 8001d00:	46bd      	mov	sp, r7
 8001d02:	b004      	add	sp, #16
 8001d04:	bdb0      	pop	{r4, r5, r7, pc}
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	80002000 	.word	0x80002000

08001d0c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001d0c:	b5b0      	push	{r4, r5, r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af02      	add	r7, sp, #8
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	000c      	movs	r4, r1
 8001d16:	0010      	movs	r0, r2
 8001d18:	0019      	movs	r1, r3
 8001d1a:	250a      	movs	r5, #10
 8001d1c:	197b      	adds	r3, r7, r5
 8001d1e:	1c22      	adds	r2, r4, #0
 8001d20:	801a      	strh	r2, [r3, #0]
 8001d22:	2308      	movs	r3, #8
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	1c02      	adds	r2, r0, #0
 8001d28:	801a      	strh	r2, [r3, #0]
 8001d2a:	1dbb      	adds	r3, r7, #6
 8001d2c:	1c0a      	adds	r2, r1, #0
 8001d2e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001d30:	1dbb      	adds	r3, r7, #6
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	197b      	adds	r3, r7, r5
 8001d38:	8819      	ldrh	r1, [r3, #0]
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	4b23      	ldr	r3, [pc, #140]	@ (8001dcc <I2C_RequestMemoryRead+0xc0>)
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2300      	movs	r3, #0
 8001d42:	f000 fa41 	bl	80021c8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d48:	6a39      	ldr	r1, [r7, #32]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	f000 f8b9 	bl	8001ec4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d52:	1e03      	subs	r3, r0, #0
 8001d54:	d001      	beq.n	8001d5a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e033      	b.n	8001dc2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d5a:	1dbb      	adds	r3, r7, #6
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d107      	bne.n	8001d72 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d62:	2308      	movs	r3, #8
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d70:	e019      	b.n	8001da6 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d72:	2308      	movs	r3, #8
 8001d74:	18fb      	adds	r3, r7, r3
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d86:	6a39      	ldr	r1, [r7, #32]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f000 f89a 	bl	8001ec4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d90:	1e03      	subs	r3, r0, #0
 8001d92:	d001      	beq.n	8001d98 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e014      	b.n	8001dc2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d98:	2308      	movs	r3, #8
 8001d9a:	18fb      	adds	r3, r7, r3
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001da6:	6a3a      	ldr	r2, [r7, #32]
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	0013      	movs	r3, r2
 8001db0:	2200      	movs	r2, #0
 8001db2:	2140      	movs	r1, #64	@ 0x40
 8001db4:	f000 f82e 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001db8:	1e03      	subs	r3, r0, #0
 8001dba:	d001      	beq.n	8001dc0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e000      	b.n	8001dc2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	b004      	add	sp, #16
 8001dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001dca:	46c0      	nop			@ (mov r8, r8)
 8001dcc:	80002000 	.word	0x80002000

08001dd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	2202      	movs	r2, #2
 8001de0:	4013      	ands	r3, r2
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d103      	bne.n	8001dee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2200      	movs	r2, #0
 8001dec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	2201      	movs	r2, #1
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d007      	beq.n	8001e0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	699a      	ldr	r2, [r3, #24]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2101      	movs	r1, #1
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	619a      	str	r2, [r3, #24]
  }
}
 8001e0c:	46c0      	nop			@ (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b002      	add	sp, #8
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	1dfb      	adds	r3, r7, #7
 8001e22:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e24:	e03a      	b.n	8001e9c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	6839      	ldr	r1, [r7, #0]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f000 f8d3 	bl	8001fd8 <I2C_IsErrorOccurred>
 8001e32:	1e03      	subs	r3, r0, #0
 8001e34:	d001      	beq.n	8001e3a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e040      	b.n	8001ebc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	d02d      	beq.n	8001e9c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e40:	f7ff f8a2 	bl	8000f88 <HAL_GetTick>
 8001e44:	0002      	movs	r2, r0
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d302      	bcc.n	8001e56 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d122      	bne.n	8001e9c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	68ba      	ldr	r2, [r7, #8]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	425a      	negs	r2, r3
 8001e66:	4153      	adcs	r3, r2
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	001a      	movs	r2, r3
 8001e6c:	1dfb      	adds	r3, r7, #7
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d113      	bne.n	8001e9c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e78:	2220      	movs	r2, #32
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2241      	movs	r2, #65	@ 0x41
 8001e84:	2120      	movs	r1, #32
 8001e86:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2242      	movs	r2, #66	@ 0x42
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2240      	movs	r2, #64	@ 0x40
 8001e94:	2100      	movs	r1, #0
 8001e96:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e00f      	b.n	8001ebc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	425a      	negs	r2, r3
 8001eac:	4153      	adcs	r3, r2
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	001a      	movs	r2, r3
 8001eb2:	1dfb      	adds	r3, r7, #7
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d0b5      	beq.n	8001e26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b004      	add	sp, #16
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ed0:	e032      	b.n	8001f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 f87d 	bl	8001fd8 <I2C_IsErrorOccurred>
 8001ede:	1e03      	subs	r3, r0, #0
 8001ee0:	d001      	beq.n	8001ee6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e030      	b.n	8001f48 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	d025      	beq.n	8001f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eec:	f7ff f84c 	bl	8000f88 <HAL_GetTick>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d302      	bcc.n	8001f02 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d11a      	bne.n	8001f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	2202      	movs	r2, #2
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d013      	beq.n	8001f38 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f14:	2220      	movs	r2, #32
 8001f16:	431a      	orrs	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2241      	movs	r2, #65	@ 0x41
 8001f20:	2120      	movs	r1, #32
 8001f22:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2242      	movs	r2, #66	@ 0x42
 8001f28:	2100      	movs	r1, #0
 8001f2a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2240      	movs	r2, #64	@ 0x40
 8001f30:	2100      	movs	r1, #0
 8001f32:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e007      	b.n	8001f48 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	2202      	movs	r2, #2
 8001f40:	4013      	ands	r3, r2
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d1c5      	bne.n	8001ed2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	0018      	movs	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	b004      	add	sp, #16
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f5c:	e02f      	b.n	8001fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	68b9      	ldr	r1, [r7, #8]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 f837 	bl	8001fd8 <I2C_IsErrorOccurred>
 8001f6a:	1e03      	subs	r3, r0, #0
 8001f6c:	d001      	beq.n	8001f72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e02d      	b.n	8001fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f72:	f7ff f809 	bl	8000f88 <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	68ba      	ldr	r2, [r7, #8]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d302      	bcc.n	8001f88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d11a      	bne.n	8001fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	2220      	movs	r2, #32
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b20      	cmp	r3, #32
 8001f94:	d013      	beq.n	8001fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2241      	movs	r2, #65	@ 0x41
 8001fa6:	2120      	movs	r1, #32
 8001fa8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2242      	movs	r2, #66	@ 0x42
 8001fae:	2100      	movs	r1, #0
 8001fb0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2240      	movs	r2, #64	@ 0x40
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e007      	b.n	8001fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	2b20      	cmp	r3, #32
 8001fca:	d1c8      	bne.n	8001f5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	0018      	movs	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	b004      	add	sp, #16
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08a      	sub	sp, #40	@ 0x28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe4:	2327      	movs	r3, #39	@ 0x27
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	2210      	movs	r2, #16
 8002000:	4013      	ands	r3, r2
 8002002:	d100      	bne.n	8002006 <I2C_IsErrorOccurred+0x2e>
 8002004:	e079      	b.n	80020fa <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2210      	movs	r2, #16
 800200c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800200e:	e057      	b.n	80020c0 <I2C_IsErrorOccurred+0xe8>
 8002010:	2227      	movs	r2, #39	@ 0x27
 8002012:	18bb      	adds	r3, r7, r2
 8002014:	18ba      	adds	r2, r7, r2
 8002016:	7812      	ldrb	r2, [r2, #0]
 8002018:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	3301      	adds	r3, #1
 800201e:	d04f      	beq.n	80020c0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002020:	f7fe ffb2 	bl	8000f88 <HAL_GetTick>
 8002024:	0002      	movs	r2, r0
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	429a      	cmp	r2, r3
 800202e:	d302      	bcc.n	8002036 <I2C_IsErrorOccurred+0x5e>
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d144      	bne.n	80020c0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	01db      	lsls	r3, r3, #7
 8002040:	4013      	ands	r3, r2
 8002042:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002044:	2013      	movs	r0, #19
 8002046:	183b      	adds	r3, r7, r0
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	2142      	movs	r1, #66	@ 0x42
 800204c:	5c52      	ldrb	r2, [r2, r1]
 800204e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	2380      	movs	r3, #128	@ 0x80
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	401a      	ands	r2, r3
 800205c:	2380      	movs	r3, #128	@ 0x80
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	429a      	cmp	r2, r3
 8002062:	d126      	bne.n	80020b2 <I2C_IsErrorOccurred+0xda>
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	2380      	movs	r3, #128	@ 0x80
 8002068:	01db      	lsls	r3, r3, #7
 800206a:	429a      	cmp	r2, r3
 800206c:	d021      	beq.n	80020b2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800206e:	183b      	adds	r3, r7, r0
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b20      	cmp	r3, #32
 8002074:	d01d      	beq.n	80020b2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2180      	movs	r1, #128	@ 0x80
 8002082:	01c9      	lsls	r1, r1, #7
 8002084:	430a      	orrs	r2, r1
 8002086:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002088:	f7fe ff7e 	bl	8000f88 <HAL_GetTick>
 800208c:	0003      	movs	r3, r0
 800208e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002090:	e00f      	b.n	80020b2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002092:	f7fe ff79 	bl	8000f88 <HAL_GetTick>
 8002096:	0002      	movs	r2, r0
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b19      	cmp	r3, #25
 800209e:	d908      	bls.n	80020b2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80020a0:	6a3b      	ldr	r3, [r7, #32]
 80020a2:	2220      	movs	r2, #32
 80020a4:	4313      	orrs	r3, r2
 80020a6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80020a8:	2327      	movs	r3, #39	@ 0x27
 80020aa:	18fb      	adds	r3, r7, r3
 80020ac:	2201      	movs	r2, #1
 80020ae:	701a      	strb	r2, [r3, #0]

              break;
 80020b0:	e006      	b.n	80020c0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	2220      	movs	r2, #32
 80020ba:	4013      	ands	r3, r2
 80020bc:	2b20      	cmp	r3, #32
 80020be:	d1e8      	bne.n	8002092 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2220      	movs	r2, #32
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b20      	cmp	r3, #32
 80020cc:	d004      	beq.n	80020d8 <I2C_IsErrorOccurred+0x100>
 80020ce:	2327      	movs	r3, #39	@ 0x27
 80020d0:	18fb      	adds	r3, r7, r3
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d09b      	beq.n	8002010 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80020d8:	2327      	movs	r3, #39	@ 0x27
 80020da:	18fb      	adds	r3, r7, r3
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d103      	bne.n	80020ea <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2220      	movs	r2, #32
 80020e8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	2204      	movs	r2, #4
 80020ee:	4313      	orrs	r3, r2
 80020f0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80020f2:	2327      	movs	r3, #39	@ 0x27
 80020f4:	18fb      	adds	r3, r7, r3
 80020f6:	2201      	movs	r2, #1
 80020f8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4013      	ands	r3, r2
 800210a:	d00c      	beq.n	8002126 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800210c:	6a3b      	ldr	r3, [r7, #32]
 800210e:	2201      	movs	r2, #1
 8002110:	4313      	orrs	r3, r2
 8002112:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2280      	movs	r2, #128	@ 0x80
 800211a:	0052      	lsls	r2, r2, #1
 800211c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800211e:	2327      	movs	r3, #39	@ 0x27
 8002120:	18fb      	adds	r3, r7, r3
 8002122:	2201      	movs	r2, #1
 8002124:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	2380      	movs	r3, #128	@ 0x80
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	4013      	ands	r3, r2
 800212e:	d00c      	beq.n	800214a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	2208      	movs	r2, #8
 8002134:	4313      	orrs	r3, r2
 8002136:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2280      	movs	r2, #128	@ 0x80
 800213e:	00d2      	lsls	r2, r2, #3
 8002140:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002142:	2327      	movs	r3, #39	@ 0x27
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	2201      	movs	r2, #1
 8002148:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	2380      	movs	r3, #128	@ 0x80
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4013      	ands	r3, r2
 8002152:	d00c      	beq.n	800216e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002154:	6a3b      	ldr	r3, [r7, #32]
 8002156:	2202      	movs	r2, #2
 8002158:	4313      	orrs	r3, r2
 800215a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2280      	movs	r2, #128	@ 0x80
 8002162:	0092      	lsls	r2, r2, #2
 8002164:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002166:	2327      	movs	r3, #39	@ 0x27
 8002168:	18fb      	adds	r3, r7, r3
 800216a:	2201      	movs	r2, #1
 800216c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800216e:	2327      	movs	r3, #39	@ 0x27
 8002170:	18fb      	adds	r3, r7, r3
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01d      	beq.n	80021b4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	0018      	movs	r0, r3
 800217c:	f7ff fe28 	bl	8001dd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	490e      	ldr	r1, [pc, #56]	@ (80021c4 <I2C_IsErrorOccurred+0x1ec>)
 800218c:	400a      	ands	r2, r1
 800218e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002194:	6a3b      	ldr	r3, [r7, #32]
 8002196:	431a      	orrs	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2241      	movs	r2, #65	@ 0x41
 80021a0:	2120      	movs	r1, #32
 80021a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2242      	movs	r2, #66	@ 0x42
 80021a8:	2100      	movs	r1, #0
 80021aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2240      	movs	r2, #64	@ 0x40
 80021b0:	2100      	movs	r1, #0
 80021b2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80021b4:	2327      	movs	r3, #39	@ 0x27
 80021b6:	18fb      	adds	r3, r7, r3
 80021b8:	781b      	ldrb	r3, [r3, #0]
}
 80021ba:	0018      	movs	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	b00a      	add	sp, #40	@ 0x28
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	46c0      	nop			@ (mov r8, r8)
 80021c4:	fe00e800 	.word	0xfe00e800

080021c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80021c8:	b590      	push	{r4, r7, lr}
 80021ca:	b087      	sub	sp, #28
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	0008      	movs	r0, r1
 80021d2:	0011      	movs	r1, r2
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	240a      	movs	r4, #10
 80021d8:	193b      	adds	r3, r7, r4
 80021da:	1c02      	adds	r2, r0, #0
 80021dc:	801a      	strh	r2, [r3, #0]
 80021de:	2009      	movs	r0, #9
 80021e0:	183b      	adds	r3, r7, r0
 80021e2:	1c0a      	adds	r2, r1, #0
 80021e4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021e6:	193b      	adds	r3, r7, r4
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	059b      	lsls	r3, r3, #22
 80021ec:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80021ee:	183b      	adds	r3, r7, r0
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	0419      	lsls	r1, r3, #16
 80021f4:	23ff      	movs	r3, #255	@ 0xff
 80021f6:	041b      	lsls	r3, r3, #16
 80021f8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80021fa:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002202:	4313      	orrs	r3, r2
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	085b      	lsrs	r3, r3, #1
 8002208:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002212:	0d51      	lsrs	r1, r2, #21
 8002214:	2280      	movs	r2, #128	@ 0x80
 8002216:	00d2      	lsls	r2, r2, #3
 8002218:	400a      	ands	r2, r1
 800221a:	4907      	ldr	r1, [pc, #28]	@ (8002238 <I2C_TransferConfig+0x70>)
 800221c:	430a      	orrs	r2, r1
 800221e:	43d2      	mvns	r2, r2
 8002220:	401a      	ands	r2, r3
 8002222:	0011      	movs	r1, r2
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	697a      	ldr	r2, [r7, #20]
 800222a:	430a      	orrs	r2, r1
 800222c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800222e:	46c0      	nop			@ (mov r8, r8)
 8002230:	46bd      	mov	sp, r7
 8002232:	b007      	add	sp, #28
 8002234:	bd90      	pop	{r4, r7, pc}
 8002236:	46c0      	nop			@ (mov r8, r8)
 8002238:	03ff63ff 	.word	0x03ff63ff

0800223c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2241      	movs	r2, #65	@ 0x41
 800224a:	5c9b      	ldrb	r3, [r3, r2]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b20      	cmp	r3, #32
 8002250:	d138      	bne.n	80022c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2240      	movs	r2, #64	@ 0x40
 8002256:	5c9b      	ldrb	r3, [r3, r2]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800225c:	2302      	movs	r3, #2
 800225e:	e032      	b.n	80022c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	2101      	movs	r1, #1
 8002266:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2241      	movs	r2, #65	@ 0x41
 800226c:	2124      	movs	r1, #36	@ 0x24
 800226e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2101      	movs	r1, #1
 800227c:	438a      	bics	r2, r1
 800227e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4911      	ldr	r1, [pc, #68]	@ (80022d0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800228c:	400a      	ands	r2, r1
 800228e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6819      	ldr	r1, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2101      	movs	r1, #1
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2241      	movs	r2, #65	@ 0x41
 80022b4:	2120      	movs	r1, #32
 80022b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2240      	movs	r2, #64	@ 0x40
 80022bc:	2100      	movs	r1, #0
 80022be:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022c0:	2300      	movs	r3, #0
 80022c2:	e000      	b.n	80022c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80022c4:	2302      	movs	r3, #2
  }
}
 80022c6:	0018      	movs	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b002      	add	sp, #8
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	46c0      	nop			@ (mov r8, r8)
 80022d0:	ffffefff 	.word	0xffffefff

080022d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2241      	movs	r2, #65	@ 0x41
 80022e2:	5c9b      	ldrb	r3, [r3, r2]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	d139      	bne.n	800235e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2240      	movs	r2, #64	@ 0x40
 80022ee:	5c9b      	ldrb	r3, [r3, r2]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e033      	b.n	8002360 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2240      	movs	r2, #64	@ 0x40
 80022fc:	2101      	movs	r1, #1
 80022fe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2241      	movs	r2, #65	@ 0x41
 8002304:	2124      	movs	r1, #36	@ 0x24
 8002306:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2101      	movs	r1, #1
 8002314:	438a      	bics	r2, r1
 8002316:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4a11      	ldr	r2, [pc, #68]	@ (8002368 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	4313      	orrs	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2101      	movs	r1, #1
 8002346:	430a      	orrs	r2, r1
 8002348:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2241      	movs	r2, #65	@ 0x41
 800234e:	2120      	movs	r1, #32
 8002350:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2240      	movs	r2, #64	@ 0x40
 8002356:	2100      	movs	r1, #0
 8002358:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	e000      	b.n	8002360 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800235e:	2302      	movs	r3, #2
  }
}
 8002360:	0018      	movs	r0, r3
 8002362:	46bd      	mov	sp, r7
 8002364:	b004      	add	sp, #16
 8002366:	bd80      	pop	{r7, pc}
 8002368:	fffff0ff 	.word	0xfffff0ff

0800236c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800236c:	b5b0      	push	{r4, r5, r7, lr}
 800236e:	b08a      	sub	sp, #40	@ 0x28
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d102      	bne.n	8002380 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	f000 fbbf 	bl	8002afe <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002380:	4bc9      	ldr	r3, [pc, #804]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	220c      	movs	r2, #12
 8002386:	4013      	ands	r3, r2
 8002388:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800238a:	4bc7      	ldr	r3, [pc, #796]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	2380      	movs	r3, #128	@ 0x80
 8002390:	025b      	lsls	r3, r3, #9
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2201      	movs	r2, #1
 800239c:	4013      	ands	r3, r2
 800239e:	d100      	bne.n	80023a2 <HAL_RCC_OscConfig+0x36>
 80023a0:	e07e      	b.n	80024a0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	2b08      	cmp	r3, #8
 80023a6:	d007      	beq.n	80023b8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	2b0c      	cmp	r3, #12
 80023ac:	d112      	bne.n	80023d4 <HAL_RCC_OscConfig+0x68>
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	2380      	movs	r3, #128	@ 0x80
 80023b2:	025b      	lsls	r3, r3, #9
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d10d      	bne.n	80023d4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b8:	4bbb      	ldr	r3, [pc, #748]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	2380      	movs	r3, #128	@ 0x80
 80023be:	029b      	lsls	r3, r3, #10
 80023c0:	4013      	ands	r3, r2
 80023c2:	d100      	bne.n	80023c6 <HAL_RCC_OscConfig+0x5a>
 80023c4:	e06b      	b.n	800249e <HAL_RCC_OscConfig+0x132>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d167      	bne.n	800249e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	f000 fb95 	bl	8002afe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	025b      	lsls	r3, r3, #9
 80023dc:	429a      	cmp	r2, r3
 80023de:	d107      	bne.n	80023f0 <HAL_RCC_OscConfig+0x84>
 80023e0:	4bb1      	ldr	r3, [pc, #708]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4bb0      	ldr	r3, [pc, #704]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80023e6:	2180      	movs	r1, #128	@ 0x80
 80023e8:	0249      	lsls	r1, r1, #9
 80023ea:	430a      	orrs	r2, r1
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	e027      	b.n	8002440 <HAL_RCC_OscConfig+0xd4>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685a      	ldr	r2, [r3, #4]
 80023f4:	23a0      	movs	r3, #160	@ 0xa0
 80023f6:	02db      	lsls	r3, r3, #11
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d10e      	bne.n	800241a <HAL_RCC_OscConfig+0xae>
 80023fc:	4baa      	ldr	r3, [pc, #680]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4ba9      	ldr	r3, [pc, #676]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002402:	2180      	movs	r1, #128	@ 0x80
 8002404:	02c9      	lsls	r1, r1, #11
 8002406:	430a      	orrs	r2, r1
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	4ba7      	ldr	r3, [pc, #668]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	4ba6      	ldr	r3, [pc, #664]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002410:	2180      	movs	r1, #128	@ 0x80
 8002412:	0249      	lsls	r1, r1, #9
 8002414:	430a      	orrs	r2, r1
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	e012      	b.n	8002440 <HAL_RCC_OscConfig+0xd4>
 800241a:	4ba3      	ldr	r3, [pc, #652]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4ba2      	ldr	r3, [pc, #648]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002420:	49a2      	ldr	r1, [pc, #648]	@ (80026ac <HAL_RCC_OscConfig+0x340>)
 8002422:	400a      	ands	r2, r1
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	4ba0      	ldr	r3, [pc, #640]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	2380      	movs	r3, #128	@ 0x80
 800242c:	025b      	lsls	r3, r3, #9
 800242e:	4013      	ands	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	4b9c      	ldr	r3, [pc, #624]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4b9b      	ldr	r3, [pc, #620]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800243a:	499d      	ldr	r1, [pc, #628]	@ (80026b0 <HAL_RCC_OscConfig+0x344>)
 800243c:	400a      	ands	r2, r1
 800243e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d015      	beq.n	8002474 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002448:	f7fe fd9e 	bl	8000f88 <HAL_GetTick>
 800244c:	0003      	movs	r3, r0
 800244e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002450:	e009      	b.n	8002466 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002452:	f7fe fd99 	bl	8000f88 <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b64      	cmp	r3, #100	@ 0x64
 800245e:	d902      	bls.n	8002466 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	f000 fb4c 	bl	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002466:	4b90      	ldr	r3, [pc, #576]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	2380      	movs	r3, #128	@ 0x80
 800246c:	029b      	lsls	r3, r3, #10
 800246e:	4013      	ands	r3, r2
 8002470:	d0ef      	beq.n	8002452 <HAL_RCC_OscConfig+0xe6>
 8002472:	e015      	b.n	80024a0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002474:	f7fe fd88 	bl	8000f88 <HAL_GetTick>
 8002478:	0003      	movs	r3, r0
 800247a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800247c:	e008      	b.n	8002490 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800247e:	f7fe fd83 	bl	8000f88 <HAL_GetTick>
 8002482:	0002      	movs	r2, r0
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b64      	cmp	r3, #100	@ 0x64
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e336      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002490:	4b85      	ldr	r3, [pc, #532]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	2380      	movs	r3, #128	@ 0x80
 8002496:	029b      	lsls	r3, r3, #10
 8002498:	4013      	ands	r3, r2
 800249a:	d1f0      	bne.n	800247e <HAL_RCC_OscConfig+0x112>
 800249c:	e000      	b.n	80024a0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800249e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2202      	movs	r2, #2
 80024a6:	4013      	ands	r3, r2
 80024a8:	d100      	bne.n	80024ac <HAL_RCC_OscConfig+0x140>
 80024aa:	e099      	b.n	80025e0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	2220      	movs	r2, #32
 80024b6:	4013      	ands	r3, r2
 80024b8:	d009      	beq.n	80024ce <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80024ba:	4b7b      	ldr	r3, [pc, #492]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4b7a      	ldr	r3, [pc, #488]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80024c0:	2120      	movs	r1, #32
 80024c2:	430a      	orrs	r2, r1
 80024c4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80024c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c8:	2220      	movs	r2, #32
 80024ca:	4393      	bics	r3, r2
 80024cc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d005      	beq.n	80024e0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	2b0c      	cmp	r3, #12
 80024d8:	d13e      	bne.n	8002558 <HAL_RCC_OscConfig+0x1ec>
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d13b      	bne.n	8002558 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80024e0:	4b71      	ldr	r3, [pc, #452]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2204      	movs	r2, #4
 80024e6:	4013      	ands	r3, r2
 80024e8:	d004      	beq.n	80024f4 <HAL_RCC_OscConfig+0x188>
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e304      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f4:	4b6c      	ldr	r3, [pc, #432]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	4a6e      	ldr	r2, [pc, #440]	@ (80026b4 <HAL_RCC_OscConfig+0x348>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	0019      	movs	r1, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	021a      	lsls	r2, r3, #8
 8002504:	4b68      	ldr	r3, [pc, #416]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002506:	430a      	orrs	r2, r1
 8002508:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800250a:	4b67      	ldr	r3, [pc, #412]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2209      	movs	r2, #9
 8002510:	4393      	bics	r3, r2
 8002512:	0019      	movs	r1, r3
 8002514:	4b64      	ldr	r3, [pc, #400]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002518:	430a      	orrs	r2, r1
 800251a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800251c:	f000 fc42 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8002520:	0001      	movs	r1, r0
 8002522:	4b61      	ldr	r3, [pc, #388]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	091b      	lsrs	r3, r3, #4
 8002528:	220f      	movs	r2, #15
 800252a:	4013      	ands	r3, r2
 800252c:	4a62      	ldr	r2, [pc, #392]	@ (80026b8 <HAL_RCC_OscConfig+0x34c>)
 800252e:	5cd3      	ldrb	r3, [r2, r3]
 8002530:	000a      	movs	r2, r1
 8002532:	40da      	lsrs	r2, r3
 8002534:	4b61      	ldr	r3, [pc, #388]	@ (80026bc <HAL_RCC_OscConfig+0x350>)
 8002536:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002538:	4b61      	ldr	r3, [pc, #388]	@ (80026c0 <HAL_RCC_OscConfig+0x354>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2513      	movs	r5, #19
 800253e:	197c      	adds	r4, r7, r5
 8002540:	0018      	movs	r0, r3
 8002542:	f7fe fcdb 	bl	8000efc <HAL_InitTick>
 8002546:	0003      	movs	r3, r0
 8002548:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800254a:	197b      	adds	r3, r7, r5
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d046      	beq.n	80025e0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002552:	197b      	adds	r3, r7, r5
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	e2d2      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255a:	2b00      	cmp	r3, #0
 800255c:	d027      	beq.n	80025ae <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800255e:	4b52      	ldr	r3, [pc, #328]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2209      	movs	r2, #9
 8002564:	4393      	bics	r3, r2
 8002566:	0019      	movs	r1, r3
 8002568:	4b4f      	ldr	r3, [pc, #316]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800256a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800256c:	430a      	orrs	r2, r1
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002570:	f7fe fd0a 	bl	8000f88 <HAL_GetTick>
 8002574:	0003      	movs	r3, r0
 8002576:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800257a:	f7fe fd05 	bl	8000f88 <HAL_GetTick>
 800257e:	0002      	movs	r2, r0
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e2b8      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800258c:	4b46      	ldr	r3, [pc, #280]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2204      	movs	r2, #4
 8002592:	4013      	ands	r3, r2
 8002594:	d0f1      	beq.n	800257a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002596:	4b44      	ldr	r3, [pc, #272]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	4a46      	ldr	r2, [pc, #280]	@ (80026b4 <HAL_RCC_OscConfig+0x348>)
 800259c:	4013      	ands	r3, r2
 800259e:	0019      	movs	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	021a      	lsls	r2, r3, #8
 80025a6:	4b40      	ldr	r3, [pc, #256]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80025a8:	430a      	orrs	r2, r1
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	e018      	b.n	80025e0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ae:	4b3e      	ldr	r3, [pc, #248]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4b3d      	ldr	r3, [pc, #244]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80025b4:	2101      	movs	r1, #1
 80025b6:	438a      	bics	r2, r1
 80025b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ba:	f7fe fce5 	bl	8000f88 <HAL_GetTick>
 80025be:	0003      	movs	r3, r0
 80025c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c4:	f7fe fce0 	bl	8000f88 <HAL_GetTick>
 80025c8:	0002      	movs	r2, r0
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e293      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025d6:	4b34      	ldr	r3, [pc, #208]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2204      	movs	r2, #4
 80025dc:	4013      	ands	r3, r2
 80025de:	d1f1      	bne.n	80025c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2210      	movs	r2, #16
 80025e6:	4013      	ands	r3, r2
 80025e8:	d100      	bne.n	80025ec <HAL_RCC_OscConfig+0x280>
 80025ea:	e0a2      	b.n	8002732 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d140      	bne.n	8002674 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025f2:	4b2d      	ldr	r3, [pc, #180]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	2380      	movs	r3, #128	@ 0x80
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4013      	ands	r3, r2
 80025fc:	d005      	beq.n	800260a <HAL_RCC_OscConfig+0x29e>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e279      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800260a:	4b27      	ldr	r3, [pc, #156]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	4a2d      	ldr	r2, [pc, #180]	@ (80026c4 <HAL_RCC_OscConfig+0x358>)
 8002610:	4013      	ands	r3, r2
 8002612:	0019      	movs	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002618:	4b23      	ldr	r3, [pc, #140]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800261a:	430a      	orrs	r2, r1
 800261c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800261e:	4b22      	ldr	r3, [pc, #136]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	021b      	lsls	r3, r3, #8
 8002624:	0a19      	lsrs	r1, r3, #8
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	061a      	lsls	r2, r3, #24
 800262c:	4b1e      	ldr	r3, [pc, #120]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800262e:	430a      	orrs	r2, r1
 8002630:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002636:	0b5b      	lsrs	r3, r3, #13
 8002638:	3301      	adds	r3, #1
 800263a:	2280      	movs	r2, #128	@ 0x80
 800263c:	0212      	lsls	r2, r2, #8
 800263e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002640:	4b19      	ldr	r3, [pc, #100]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	210f      	movs	r1, #15
 8002648:	400b      	ands	r3, r1
 800264a:	491b      	ldr	r1, [pc, #108]	@ (80026b8 <HAL_RCC_OscConfig+0x34c>)
 800264c:	5ccb      	ldrb	r3, [r1, r3]
 800264e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002650:	4b1a      	ldr	r3, [pc, #104]	@ (80026bc <HAL_RCC_OscConfig+0x350>)
 8002652:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002654:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_RCC_OscConfig+0x354>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2513      	movs	r5, #19
 800265a:	197c      	adds	r4, r7, r5
 800265c:	0018      	movs	r0, r3
 800265e:	f7fe fc4d 	bl	8000efc <HAL_InitTick>
 8002662:	0003      	movs	r3, r0
 8002664:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002666:	197b      	adds	r3, r7, r5
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d061      	beq.n	8002732 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800266e:	197b      	adds	r3, r7, r5
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	e244      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d040      	beq.n	80026fe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800267c:	4b0a      	ldr	r3, [pc, #40]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <HAL_RCC_OscConfig+0x33c>)
 8002682:	2180      	movs	r1, #128	@ 0x80
 8002684:	0049      	lsls	r1, r1, #1
 8002686:	430a      	orrs	r2, r1
 8002688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7fe fc7d 	bl	8000f88 <HAL_GetTick>
 800268e:	0003      	movs	r3, r0
 8002690:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002692:	e019      	b.n	80026c8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002694:	f7fe fc78 	bl	8000f88 <HAL_GetTick>
 8002698:	0002      	movs	r2, r0
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d912      	bls.n	80026c8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e22b      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	40021000 	.word	0x40021000
 80026ac:	fffeffff 	.word	0xfffeffff
 80026b0:	fffbffff 	.word	0xfffbffff
 80026b4:	ffffe0ff 	.word	0xffffe0ff
 80026b8:	08005ecc 	.word	0x08005ecc
 80026bc:	20000000 	.word	0x20000000
 80026c0:	20000004 	.word	0x20000004
 80026c4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80026c8:	4bca      	ldr	r3, [pc, #808]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	2380      	movs	r3, #128	@ 0x80
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	4013      	ands	r3, r2
 80026d2:	d0df      	beq.n	8002694 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026d4:	4bc7      	ldr	r3, [pc, #796]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	4ac7      	ldr	r2, [pc, #796]	@ (80029f8 <HAL_RCC_OscConfig+0x68c>)
 80026da:	4013      	ands	r3, r2
 80026dc:	0019      	movs	r1, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026e2:	4bc4      	ldr	r3, [pc, #784]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80026e4:	430a      	orrs	r2, r1
 80026e6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026e8:	4bc2      	ldr	r3, [pc, #776]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	0a19      	lsrs	r1, r3, #8
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a1b      	ldr	r3, [r3, #32]
 80026f4:	061a      	lsls	r2, r3, #24
 80026f6:	4bbf      	ldr	r3, [pc, #764]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80026f8:	430a      	orrs	r2, r1
 80026fa:	605a      	str	r2, [r3, #4]
 80026fc:	e019      	b.n	8002732 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026fe:	4bbd      	ldr	r3, [pc, #756]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	4bbc      	ldr	r3, [pc, #752]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002704:	49bd      	ldr	r1, [pc, #756]	@ (80029fc <HAL_RCC_OscConfig+0x690>)
 8002706:	400a      	ands	r2, r1
 8002708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270a:	f7fe fc3d 	bl	8000f88 <HAL_GetTick>
 800270e:	0003      	movs	r3, r0
 8002710:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002714:	f7fe fc38 	bl	8000f88 <HAL_GetTick>
 8002718:	0002      	movs	r2, r0
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e1eb      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002726:	4bb3      	ldr	r3, [pc, #716]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	2380      	movs	r3, #128	@ 0x80
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4013      	ands	r3, r2
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2208      	movs	r2, #8
 8002738:	4013      	ands	r3, r2
 800273a:	d036      	beq.n	80027aa <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d019      	beq.n	8002778 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002744:	4bab      	ldr	r3, [pc, #684]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002746:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002748:	4baa      	ldr	r3, [pc, #680]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800274a:	2101      	movs	r1, #1
 800274c:	430a      	orrs	r2, r1
 800274e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002750:	f7fe fc1a 	bl	8000f88 <HAL_GetTick>
 8002754:	0003      	movs	r3, r0
 8002756:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800275a:	f7fe fc15 	bl	8000f88 <HAL_GetTick>
 800275e:	0002      	movs	r2, r0
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e1c8      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800276c:	4ba1      	ldr	r3, [pc, #644]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800276e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002770:	2202      	movs	r2, #2
 8002772:	4013      	ands	r3, r2
 8002774:	d0f1      	beq.n	800275a <HAL_RCC_OscConfig+0x3ee>
 8002776:	e018      	b.n	80027aa <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002778:	4b9e      	ldr	r3, [pc, #632]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800277a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800277c:	4b9d      	ldr	r3, [pc, #628]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800277e:	2101      	movs	r1, #1
 8002780:	438a      	bics	r2, r1
 8002782:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002784:	f7fe fc00 	bl	8000f88 <HAL_GetTick>
 8002788:	0003      	movs	r3, r0
 800278a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800278e:	f7fe fbfb 	bl	8000f88 <HAL_GetTick>
 8002792:	0002      	movs	r2, r0
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e1ae      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80027a0:	4b94      	ldr	r3, [pc, #592]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80027a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a4:	2202      	movs	r2, #2
 80027a6:	4013      	ands	r3, r2
 80027a8:	d1f1      	bne.n	800278e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2204      	movs	r2, #4
 80027b0:	4013      	ands	r3, r2
 80027b2:	d100      	bne.n	80027b6 <HAL_RCC_OscConfig+0x44a>
 80027b4:	e0ae      	b.n	8002914 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b6:	2023      	movs	r0, #35	@ 0x23
 80027b8:	183b      	adds	r3, r7, r0
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027be:	4b8d      	ldr	r3, [pc, #564]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80027c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	055b      	lsls	r3, r3, #21
 80027c6:	4013      	ands	r3, r2
 80027c8:	d109      	bne.n	80027de <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ca:	4b8a      	ldr	r3, [pc, #552]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80027cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027ce:	4b89      	ldr	r3, [pc, #548]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80027d0:	2180      	movs	r1, #128	@ 0x80
 80027d2:	0549      	lsls	r1, r1, #21
 80027d4:	430a      	orrs	r2, r1
 80027d6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80027d8:	183b      	adds	r3, r7, r0
 80027da:	2201      	movs	r2, #1
 80027dc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027de:	4b88      	ldr	r3, [pc, #544]	@ (8002a00 <HAL_RCC_OscConfig+0x694>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2380      	movs	r3, #128	@ 0x80
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	4013      	ands	r3, r2
 80027e8:	d11a      	bne.n	8002820 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ea:	4b85      	ldr	r3, [pc, #532]	@ (8002a00 <HAL_RCC_OscConfig+0x694>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	4b84      	ldr	r3, [pc, #528]	@ (8002a00 <HAL_RCC_OscConfig+0x694>)
 80027f0:	2180      	movs	r1, #128	@ 0x80
 80027f2:	0049      	lsls	r1, r1, #1
 80027f4:	430a      	orrs	r2, r1
 80027f6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027f8:	f7fe fbc6 	bl	8000f88 <HAL_GetTick>
 80027fc:	0003      	movs	r3, r0
 80027fe:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7fe fbc1 	bl	8000f88 <HAL_GetTick>
 8002806:	0002      	movs	r2, r0
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b64      	cmp	r3, #100	@ 0x64
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e174      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	4b7a      	ldr	r3, [pc, #488]	@ (8002a00 <HAL_RCC_OscConfig+0x694>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	2380      	movs	r3, #128	@ 0x80
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4013      	ands	r3, r2
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	2380      	movs	r3, #128	@ 0x80
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	429a      	cmp	r2, r3
 800282a:	d107      	bne.n	800283c <HAL_RCC_OscConfig+0x4d0>
 800282c:	4b71      	ldr	r3, [pc, #452]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800282e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002830:	4b70      	ldr	r3, [pc, #448]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002832:	2180      	movs	r1, #128	@ 0x80
 8002834:	0049      	lsls	r1, r1, #1
 8002836:	430a      	orrs	r2, r1
 8002838:	651a      	str	r2, [r3, #80]	@ 0x50
 800283a:	e031      	b.n	80028a0 <HAL_RCC_OscConfig+0x534>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d10c      	bne.n	800285e <HAL_RCC_OscConfig+0x4f2>
 8002844:	4b6b      	ldr	r3, [pc, #428]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002846:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002848:	4b6a      	ldr	r3, [pc, #424]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800284a:	496c      	ldr	r1, [pc, #432]	@ (80029fc <HAL_RCC_OscConfig+0x690>)
 800284c:	400a      	ands	r2, r1
 800284e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002850:	4b68      	ldr	r3, [pc, #416]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002852:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002854:	4b67      	ldr	r3, [pc, #412]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002856:	496b      	ldr	r1, [pc, #428]	@ (8002a04 <HAL_RCC_OscConfig+0x698>)
 8002858:	400a      	ands	r2, r1
 800285a:	651a      	str	r2, [r3, #80]	@ 0x50
 800285c:	e020      	b.n	80028a0 <HAL_RCC_OscConfig+0x534>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	23a0      	movs	r3, #160	@ 0xa0
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	429a      	cmp	r2, r3
 8002868:	d10e      	bne.n	8002888 <HAL_RCC_OscConfig+0x51c>
 800286a:	4b62      	ldr	r3, [pc, #392]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800286c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800286e:	4b61      	ldr	r3, [pc, #388]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002870:	2180      	movs	r1, #128	@ 0x80
 8002872:	00c9      	lsls	r1, r1, #3
 8002874:	430a      	orrs	r2, r1
 8002876:	651a      	str	r2, [r3, #80]	@ 0x50
 8002878:	4b5e      	ldr	r3, [pc, #376]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800287a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800287c:	4b5d      	ldr	r3, [pc, #372]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800287e:	2180      	movs	r1, #128	@ 0x80
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	430a      	orrs	r2, r1
 8002884:	651a      	str	r2, [r3, #80]	@ 0x50
 8002886:	e00b      	b.n	80028a0 <HAL_RCC_OscConfig+0x534>
 8002888:	4b5a      	ldr	r3, [pc, #360]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800288a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800288c:	4b59      	ldr	r3, [pc, #356]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800288e:	495b      	ldr	r1, [pc, #364]	@ (80029fc <HAL_RCC_OscConfig+0x690>)
 8002890:	400a      	ands	r2, r1
 8002892:	651a      	str	r2, [r3, #80]	@ 0x50
 8002894:	4b57      	ldr	r3, [pc, #348]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002896:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002898:	4b56      	ldr	r3, [pc, #344]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800289a:	495a      	ldr	r1, [pc, #360]	@ (8002a04 <HAL_RCC_OscConfig+0x698>)
 800289c:	400a      	ands	r2, r1
 800289e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d015      	beq.n	80028d4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a8:	f7fe fb6e 	bl	8000f88 <HAL_GetTick>
 80028ac:	0003      	movs	r3, r0
 80028ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028b0:	e009      	b.n	80028c6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b2:	f7fe fb69 	bl	8000f88 <HAL_GetTick>
 80028b6:	0002      	movs	r2, r0
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	4a52      	ldr	r2, [pc, #328]	@ (8002a08 <HAL_RCC_OscConfig+0x69c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e11b      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028c6:	4b4b      	ldr	r3, [pc, #300]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80028c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028ca:	2380      	movs	r3, #128	@ 0x80
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	4013      	ands	r3, r2
 80028d0:	d0ef      	beq.n	80028b2 <HAL_RCC_OscConfig+0x546>
 80028d2:	e014      	b.n	80028fe <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d4:	f7fe fb58 	bl	8000f88 <HAL_GetTick>
 80028d8:	0003      	movs	r3, r0
 80028da:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028dc:	e009      	b.n	80028f2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028de:	f7fe fb53 	bl	8000f88 <HAL_GetTick>
 80028e2:	0002      	movs	r2, r0
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	4a47      	ldr	r2, [pc, #284]	@ (8002a08 <HAL_RCC_OscConfig+0x69c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e105      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028f2:	4b40      	ldr	r3, [pc, #256]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80028f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028f6:	2380      	movs	r3, #128	@ 0x80
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	4013      	ands	r3, r2
 80028fc:	d1ef      	bne.n	80028de <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028fe:	2323      	movs	r3, #35	@ 0x23
 8002900:	18fb      	adds	r3, r7, r3
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d105      	bne.n	8002914 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002908:	4b3a      	ldr	r3, [pc, #232]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800290a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800290c:	4b39      	ldr	r3, [pc, #228]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800290e:	493f      	ldr	r1, [pc, #252]	@ (8002a0c <HAL_RCC_OscConfig+0x6a0>)
 8002910:	400a      	ands	r2, r1
 8002912:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2220      	movs	r2, #32
 800291a:	4013      	ands	r3, r2
 800291c:	d049      	beq.n	80029b2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d026      	beq.n	8002974 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002926:	4b33      	ldr	r3, [pc, #204]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	4b32      	ldr	r3, [pc, #200]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800292c:	2101      	movs	r1, #1
 800292e:	430a      	orrs	r2, r1
 8002930:	609a      	str	r2, [r3, #8]
 8002932:	4b30      	ldr	r3, [pc, #192]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002936:	4b2f      	ldr	r3, [pc, #188]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002938:	2101      	movs	r1, #1
 800293a:	430a      	orrs	r2, r1
 800293c:	635a      	str	r2, [r3, #52]	@ 0x34
 800293e:	4b34      	ldr	r3, [pc, #208]	@ (8002a10 <HAL_RCC_OscConfig+0x6a4>)
 8002940:	6a1a      	ldr	r2, [r3, #32]
 8002942:	4b33      	ldr	r3, [pc, #204]	@ (8002a10 <HAL_RCC_OscConfig+0x6a4>)
 8002944:	2180      	movs	r1, #128	@ 0x80
 8002946:	0189      	lsls	r1, r1, #6
 8002948:	430a      	orrs	r2, r1
 800294a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800294c:	f7fe fb1c 	bl	8000f88 <HAL_GetTick>
 8002950:	0003      	movs	r3, r0
 8002952:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002956:	f7fe fb17 	bl	8000f88 <HAL_GetTick>
 800295a:	0002      	movs	r2, r0
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e0ca      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002968:	4b22      	ldr	r3, [pc, #136]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2202      	movs	r2, #2
 800296e:	4013      	ands	r3, r2
 8002970:	d0f1      	beq.n	8002956 <HAL_RCC_OscConfig+0x5ea>
 8002972:	e01e      	b.n	80029b2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002974:	4b1f      	ldr	r3, [pc, #124]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 800297a:	2101      	movs	r1, #1
 800297c:	438a      	bics	r2, r1
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	4b23      	ldr	r3, [pc, #140]	@ (8002a10 <HAL_RCC_OscConfig+0x6a4>)
 8002982:	6a1a      	ldr	r2, [r3, #32]
 8002984:	4b22      	ldr	r3, [pc, #136]	@ (8002a10 <HAL_RCC_OscConfig+0x6a4>)
 8002986:	4923      	ldr	r1, [pc, #140]	@ (8002a14 <HAL_RCC_OscConfig+0x6a8>)
 8002988:	400a      	ands	r2, r1
 800298a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7fe fafc 	bl	8000f88 <HAL_GetTick>
 8002990:	0003      	movs	r3, r0
 8002992:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002994:	e008      	b.n	80029a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002996:	f7fe faf7 	bl	8000f88 <HAL_GetTick>
 800299a:	0002      	movs	r2, r0
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e0aa      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80029a8:	4b12      	ldr	r3, [pc, #72]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	2202      	movs	r2, #2
 80029ae:	4013      	ands	r3, r2
 80029b0:	d1f1      	bne.n	8002996 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d100      	bne.n	80029bc <HAL_RCC_OscConfig+0x650>
 80029ba:	e09f      	b.n	8002afc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	2b0c      	cmp	r3, #12
 80029c0:	d100      	bne.n	80029c4 <HAL_RCC_OscConfig+0x658>
 80029c2:	e078      	b.n	8002ab6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d159      	bne.n	8002a80 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029cc:	4b09      	ldr	r3, [pc, #36]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	4b08      	ldr	r3, [pc, #32]	@ (80029f4 <HAL_RCC_OscConfig+0x688>)
 80029d2:	4911      	ldr	r1, [pc, #68]	@ (8002a18 <HAL_RCC_OscConfig+0x6ac>)
 80029d4:	400a      	ands	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d8:	f7fe fad6 	bl	8000f88 <HAL_GetTick>
 80029dc:	0003      	movs	r3, r0
 80029de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80029e0:	e01c      	b.n	8002a1c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e2:	f7fe fad1 	bl	8000f88 <HAL_GetTick>
 80029e6:	0002      	movs	r2, r0
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d915      	bls.n	8002a1c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e084      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
 80029f4:	40021000 	.word	0x40021000
 80029f8:	ffff1fff 	.word	0xffff1fff
 80029fc:	fffffeff 	.word	0xfffffeff
 8002a00:	40007000 	.word	0x40007000
 8002a04:	fffffbff 	.word	0xfffffbff
 8002a08:	00001388 	.word	0x00001388
 8002a0c:	efffffff 	.word	0xefffffff
 8002a10:	40010000 	.word	0x40010000
 8002a14:	ffffdfff 	.word	0xffffdfff
 8002a18:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002a1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	2380      	movs	r3, #128	@ 0x80
 8002a22:	049b      	lsls	r3, r3, #18
 8002a24:	4013      	ands	r3, r2
 8002a26:	d1dc      	bne.n	80029e2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a28:	4b37      	ldr	r3, [pc, #220]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	4a37      	ldr	r2, [pc, #220]	@ (8002b0c <HAL_RCC_OscConfig+0x7a0>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	0019      	movs	r1, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a40:	431a      	orrs	r2, r3
 8002a42:	4b31      	ldr	r3, [pc, #196]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a44:	430a      	orrs	r2, r1
 8002a46:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a48:	4b2f      	ldr	r3, [pc, #188]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a4e:	2180      	movs	r1, #128	@ 0x80
 8002a50:	0449      	lsls	r1, r1, #17
 8002a52:	430a      	orrs	r2, r1
 8002a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a56:	f7fe fa97 	bl	8000f88 <HAL_GetTick>
 8002a5a:	0003      	movs	r3, r0
 8002a5c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a60:	f7fe fa92 	bl	8000f88 <HAL_GetTick>
 8002a64:	0002      	movs	r2, r0
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e045      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002a72:	4b25      	ldr	r3, [pc, #148]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	2380      	movs	r3, #128	@ 0x80
 8002a78:	049b      	lsls	r3, r3, #18
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d0f0      	beq.n	8002a60 <HAL_RCC_OscConfig+0x6f4>
 8002a7e:	e03d      	b.n	8002afc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a80:	4b21      	ldr	r3, [pc, #132]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	4b20      	ldr	r3, [pc, #128]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002a86:	4922      	ldr	r1, [pc, #136]	@ (8002b10 <HAL_RCC_OscConfig+0x7a4>)
 8002a88:	400a      	ands	r2, r1
 8002a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8c:	f7fe fa7c 	bl	8000f88 <HAL_GetTick>
 8002a90:	0003      	movs	r3, r0
 8002a92:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002a94:	e008      	b.n	8002aa8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a96:	f7fe fa77 	bl	8000f88 <HAL_GetTick>
 8002a9a:	0002      	movs	r2, r0
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e02a      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002aa8:	4b17      	ldr	r3, [pc, #92]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	2380      	movs	r3, #128	@ 0x80
 8002aae:	049b      	lsls	r3, r3, #18
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d1f0      	bne.n	8002a96 <HAL_RCC_OscConfig+0x72a>
 8002ab4:	e022      	b.n	8002afc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e01d      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ac2:	4b11      	ldr	r3, [pc, #68]	@ (8002b08 <HAL_RCC_OscConfig+0x79c>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	2380      	movs	r3, #128	@ 0x80
 8002acc:	025b      	lsls	r3, r3, #9
 8002ace:	401a      	ands	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d10f      	bne.n	8002af8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	23f0      	movs	r3, #240	@ 0xf0
 8002adc:	039b      	lsls	r3, r3, #14
 8002ade:	401a      	ands	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d107      	bne.n	8002af8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	23c0      	movs	r3, #192	@ 0xc0
 8002aec:	041b      	lsls	r3, r3, #16
 8002aee:	401a      	ands	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d001      	beq.n	8002afc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	0018      	movs	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b00a      	add	sp, #40	@ 0x28
 8002b04:	bdb0      	pop	{r4, r5, r7, pc}
 8002b06:	46c0      	nop			@ (mov r8, r8)
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	ff02ffff 	.word	0xff02ffff
 8002b10:	feffffff 	.word	0xfeffffff

08002b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b14:	b5b0      	push	{r4, r5, r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e128      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b28:	4b96      	ldr	r3, [pc, #600]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	4013      	ands	r3, r2
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d91e      	bls.n	8002b74 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b93      	ldr	r3, [pc, #588]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	4393      	bics	r3, r2
 8002b3e:	0019      	movs	r1, r3
 8002b40:	4b90      	ldr	r3, [pc, #576]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b48:	f7fe fa1e 	bl	8000f88 <HAL_GetTick>
 8002b4c:	0003      	movs	r3, r0
 8002b4e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b50:	e009      	b.n	8002b66 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b52:	f7fe fa19 	bl	8000f88 <HAL_GetTick>
 8002b56:	0002      	movs	r2, r0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	4a8a      	ldr	r2, [pc, #552]	@ (8002d88 <HAL_RCC_ClockConfig+0x274>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e109      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b66:	4b87      	ldr	r3, [pc, #540]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d1ee      	bne.n	8002b52 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2202      	movs	r2, #2
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d009      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b7e:	4b83      	ldr	r3, [pc, #524]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	22f0      	movs	r2, #240	@ 0xf0
 8002b84:	4393      	bics	r3, r2
 8002b86:	0019      	movs	r1, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	4b7f      	ldr	r3, [pc, #508]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2201      	movs	r2, #1
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d100      	bne.n	8002b9e <HAL_RCC_ClockConfig+0x8a>
 8002b9c:	e089      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ba6:	4b79      	ldr	r3, [pc, #484]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	2380      	movs	r3, #128	@ 0x80
 8002bac:	029b      	lsls	r3, r3, #10
 8002bae:	4013      	ands	r3, r2
 8002bb0:	d120      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e0e1      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b03      	cmp	r3, #3
 8002bbc:	d107      	bne.n	8002bce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bbe:	4b73      	ldr	r3, [pc, #460]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	2380      	movs	r3, #128	@ 0x80
 8002bc4:	049b      	lsls	r3, r3, #18
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d114      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e0d5      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d106      	bne.n	8002be4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bd6:	4b6d      	ldr	r3, [pc, #436]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2204      	movs	r2, #4
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d109      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0ca      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002be4:	4b69      	ldr	r3, [pc, #420]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	2380      	movs	r3, #128	@ 0x80
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4013      	ands	r3, r2
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0c2      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bf4:	4b65      	ldr	r3, [pc, #404]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	4393      	bics	r3, r2
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	4b62      	ldr	r3, [pc, #392]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002c04:	430a      	orrs	r2, r1
 8002c06:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c08:	f7fe f9be 	bl	8000f88 <HAL_GetTick>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d111      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c18:	e009      	b.n	8002c2e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c1a:	f7fe f9b5 	bl	8000f88 <HAL_GetTick>
 8002c1e:	0002      	movs	r2, r0
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	4a58      	ldr	r2, [pc, #352]	@ (8002d88 <HAL_RCC_ClockConfig+0x274>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e0a5      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c2e:	4b57      	ldr	r3, [pc, #348]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	220c      	movs	r2, #12
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	d1ef      	bne.n	8002c1a <HAL_RCC_ClockConfig+0x106>
 8002c3a:	e03a      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	2b03      	cmp	r3, #3
 8002c42:	d111      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c44:	e009      	b.n	8002c5a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c46:	f7fe f99f 	bl	8000f88 <HAL_GetTick>
 8002c4a:	0002      	movs	r2, r0
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	4a4d      	ldr	r2, [pc, #308]	@ (8002d88 <HAL_RCC_ClockConfig+0x274>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e08f      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c5a:	4b4c      	ldr	r3, [pc, #304]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	220c      	movs	r2, #12
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b0c      	cmp	r3, #12
 8002c64:	d1ef      	bne.n	8002c46 <HAL_RCC_ClockConfig+0x132>
 8002c66:	e024      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d11b      	bne.n	8002ca8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c70:	e009      	b.n	8002c86 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c72:	f7fe f989 	bl	8000f88 <HAL_GetTick>
 8002c76:	0002      	movs	r2, r0
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	4a42      	ldr	r2, [pc, #264]	@ (8002d88 <HAL_RCC_ClockConfig+0x274>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e079      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c86:	4b41      	ldr	r3, [pc, #260]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	220c      	movs	r2, #12
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	d1ef      	bne.n	8002c72 <HAL_RCC_ClockConfig+0x15e>
 8002c92:	e00e      	b.n	8002cb2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c94:	f7fe f978 	bl	8000f88 <HAL_GetTick>
 8002c98:	0002      	movs	r2, r0
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	4a3a      	ldr	r2, [pc, #232]	@ (8002d88 <HAL_RCC_ClockConfig+0x274>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e068      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ca8:	4b38      	ldr	r3, [pc, #224]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	220c      	movs	r2, #12
 8002cae:	4013      	ands	r3, r2
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb2:	4b34      	ldr	r3, [pc, #208]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	4013      	ands	r3, r2
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d21e      	bcs.n	8002cfe <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc0:	4b30      	ldr	r3, [pc, #192]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	4393      	bics	r3, r2
 8002cc8:	0019      	movs	r1, r3
 8002cca:	4b2e      	ldr	r3, [pc, #184]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002cd2:	f7fe f959 	bl	8000f88 <HAL_GetTick>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cda:	e009      	b.n	8002cf0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cdc:	f7fe f954 	bl	8000f88 <HAL_GetTick>
 8002ce0:	0002      	movs	r2, r0
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	4a28      	ldr	r2, [pc, #160]	@ (8002d88 <HAL_RCC_ClockConfig+0x274>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d901      	bls.n	8002cf0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e044      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf0:	4b24      	ldr	r3, [pc, #144]	@ (8002d84 <HAL_RCC_ClockConfig+0x270>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d1ee      	bne.n	8002cdc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2204      	movs	r2, #4
 8002d04:	4013      	ands	r3, r2
 8002d06:	d009      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d08:	4b20      	ldr	r3, [pc, #128]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	4a20      	ldr	r2, [pc, #128]	@ (8002d90 <HAL_RCC_ClockConfig+0x27c>)
 8002d0e:	4013      	ands	r3, r2
 8002d10:	0019      	movs	r1, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	4b1d      	ldr	r3, [pc, #116]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2208      	movs	r2, #8
 8002d22:	4013      	ands	r3, r2
 8002d24:	d00a      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d26:	4b19      	ldr	r3, [pc, #100]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8002d94 <HAL_RCC_ClockConfig+0x280>)
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	0019      	movs	r1, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	00da      	lsls	r2, r3, #3
 8002d36:	4b15      	ldr	r3, [pc, #84]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d3c:	f000 f832 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8002d40:	0001      	movs	r1, r0
 8002d42:	4b12      	ldr	r3, [pc, #72]	@ (8002d8c <HAL_RCC_ClockConfig+0x278>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	091b      	lsrs	r3, r3, #4
 8002d48:	220f      	movs	r2, #15
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	4a12      	ldr	r2, [pc, #72]	@ (8002d98 <HAL_RCC_ClockConfig+0x284>)
 8002d4e:	5cd3      	ldrb	r3, [r2, r3]
 8002d50:	000a      	movs	r2, r1
 8002d52:	40da      	lsrs	r2, r3
 8002d54:	4b11      	ldr	r3, [pc, #68]	@ (8002d9c <HAL_RCC_ClockConfig+0x288>)
 8002d56:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d58:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <HAL_RCC_ClockConfig+0x28c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	250b      	movs	r5, #11
 8002d5e:	197c      	adds	r4, r7, r5
 8002d60:	0018      	movs	r0, r3
 8002d62:	f7fe f8cb 	bl	8000efc <HAL_InitTick>
 8002d66:	0003      	movs	r3, r0
 8002d68:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002d6a:	197b      	adds	r3, r7, r5
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002d72:	197b      	adds	r3, r7, r5
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	e000      	b.n	8002d7a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b004      	add	sp, #16
 8002d80:	bdb0      	pop	{r4, r5, r7, pc}
 8002d82:	46c0      	nop			@ (mov r8, r8)
 8002d84:	40022000 	.word	0x40022000
 8002d88:	00001388 	.word	0x00001388
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	fffff8ff 	.word	0xfffff8ff
 8002d94:	ffffc7ff 	.word	0xffffc7ff
 8002d98:	08005ecc 	.word	0x08005ecc
 8002d9c:	20000000 	.word	0x20000000
 8002da0:	20000004 	.word	0x20000004

08002da4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b086      	sub	sp, #24
 8002da8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002daa:	4b3c      	ldr	r3, [pc, #240]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	220c      	movs	r2, #12
 8002db4:	4013      	ands	r3, r2
 8002db6:	2b0c      	cmp	r3, #12
 8002db8:	d013      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x3e>
 8002dba:	d85c      	bhi.n	8002e76 <HAL_RCC_GetSysClockFreq+0xd2>
 8002dbc:	2b04      	cmp	r3, #4
 8002dbe:	d002      	beq.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x22>
 8002dc0:	2b08      	cmp	r3, #8
 8002dc2:	d00b      	beq.n	8002ddc <HAL_RCC_GetSysClockFreq+0x38>
 8002dc4:	e057      	b.n	8002e76 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002dc6:	4b35      	ldr	r3, [pc, #212]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2210      	movs	r2, #16
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d002      	beq.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002dd0:	4b33      	ldr	r3, [pc, #204]	@ (8002ea0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002dd2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002dd4:	e05d      	b.n	8002e92 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002dd6:	4b33      	ldr	r3, [pc, #204]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x100>)
 8002dd8:	613b      	str	r3, [r7, #16]
      break;
 8002dda:	e05a      	b.n	8002e92 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ddc:	4b32      	ldr	r3, [pc, #200]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002dde:	613b      	str	r3, [r7, #16]
      break;
 8002de0:	e057      	b.n	8002e92 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	0c9b      	lsrs	r3, r3, #18
 8002de6:	220f      	movs	r2, #15
 8002de8:	4013      	ands	r3, r2
 8002dea:	4a30      	ldr	r2, [pc, #192]	@ (8002eac <HAL_RCC_GetSysClockFreq+0x108>)
 8002dec:	5cd3      	ldrb	r3, [r2, r3]
 8002dee:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	0d9b      	lsrs	r3, r3, #22
 8002df4:	2203      	movs	r2, #3
 8002df6:	4013      	ands	r3, r2
 8002df8:	3301      	adds	r3, #1
 8002dfa:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dfc:	4b27      	ldr	r3, [pc, #156]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dfe:	68da      	ldr	r2, [r3, #12]
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	025b      	lsls	r3, r3, #9
 8002e04:	4013      	ands	r3, r2
 8002e06:	d00f      	beq.n	8002e28 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002e08:	68b9      	ldr	r1, [r7, #8]
 8002e0a:	000a      	movs	r2, r1
 8002e0c:	0152      	lsls	r2, r2, #5
 8002e0e:	1a52      	subs	r2, r2, r1
 8002e10:	0193      	lsls	r3, r2, #6
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	185b      	adds	r3, r3, r1
 8002e18:	025b      	lsls	r3, r3, #9
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f7fd f97d 	bl	800011c <__udivsi3>
 8002e22:	0003      	movs	r3, r0
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	e023      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002e28:	4b1c      	ldr	r3, [pc, #112]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2210      	movs	r2, #16
 8002e2e:	4013      	ands	r3, r2
 8002e30:	d00f      	beq.n	8002e52 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002e32:	68b9      	ldr	r1, [r7, #8]
 8002e34:	000a      	movs	r2, r1
 8002e36:	0152      	lsls	r2, r2, #5
 8002e38:	1a52      	subs	r2, r2, r1
 8002e3a:	0193      	lsls	r3, r2, #6
 8002e3c:	1a9b      	subs	r3, r3, r2
 8002e3e:	00db      	lsls	r3, r3, #3
 8002e40:	185b      	adds	r3, r3, r1
 8002e42:	021b      	lsls	r3, r3, #8
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	0018      	movs	r0, r3
 8002e48:	f7fd f968 	bl	800011c <__udivsi3>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	e00e      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002e52:	68b9      	ldr	r1, [r7, #8]
 8002e54:	000a      	movs	r2, r1
 8002e56:	0152      	lsls	r2, r2, #5
 8002e58:	1a52      	subs	r2, r2, r1
 8002e5a:	0193      	lsls	r3, r2, #6
 8002e5c:	1a9b      	subs	r3, r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	185b      	adds	r3, r3, r1
 8002e62:	029b      	lsls	r3, r3, #10
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	0018      	movs	r0, r3
 8002e68:	f7fd f958 	bl	800011c <__udivsi3>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	613b      	str	r3, [r7, #16]
      break;
 8002e74:	e00d      	b.n	8002e92 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002e76:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	0b5b      	lsrs	r3, r3, #13
 8002e7c:	2207      	movs	r2, #7
 8002e7e:	4013      	ands	r3, r2
 8002e80:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	3301      	adds	r3, #1
 8002e86:	2280      	movs	r2, #128	@ 0x80
 8002e88:	0212      	lsls	r2, r2, #8
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	0013      	movs	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]
      break;
 8002e90:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002e92:	693b      	ldr	r3, [r7, #16]
}
 8002e94:	0018      	movs	r0, r3
 8002e96:	46bd      	mov	sp, r7
 8002e98:	b006      	add	sp, #24
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	003d0900 	.word	0x003d0900
 8002ea4:	00f42400 	.word	0x00f42400
 8002ea8:	007a1200 	.word	0x007a1200
 8002eac:	08005ee4 	.word	0x08005ee4

08002eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002eb4:	4b02      	ldr	r3, [pc, #8]	@ (8002ec0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
}
 8002eb8:	0018      	movs	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	20000000 	.word	0x20000000

08002ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ec8:	f7ff fff2 	bl	8002eb0 <HAL_RCC_GetHCLKFreq>
 8002ecc:	0001      	movs	r1, r0
 8002ece:	4b06      	ldr	r3, [pc, #24]	@ (8002ee8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	0a1b      	lsrs	r3, r3, #8
 8002ed4:	2207      	movs	r2, #7
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	4a04      	ldr	r2, [pc, #16]	@ (8002eec <HAL_RCC_GetPCLK1Freq+0x28>)
 8002eda:	5cd3      	ldrb	r3, [r2, r3]
 8002edc:	40d9      	lsrs	r1, r3
 8002ede:	000b      	movs	r3, r1
}
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	08005edc 	.word	0x08005edc

08002ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ef4:	f7ff ffdc 	bl	8002eb0 <HAL_RCC_GetHCLKFreq>
 8002ef8:	0001      	movs	r1, r0
 8002efa:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	0adb      	lsrs	r3, r3, #11
 8002f00:	2207      	movs	r2, #7
 8002f02:	4013      	ands	r3, r2
 8002f04:	4a04      	ldr	r2, [pc, #16]	@ (8002f18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f06:	5cd3      	ldrb	r3, [r2, r3]
 8002f08:	40d9      	lsrs	r1, r3
 8002f0a:	000b      	movs	r3, r1
}
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	40021000 	.word	0x40021000
 8002f18:	08005edc 	.word	0x08005edc

08002f1c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002f24:	2017      	movs	r0, #23
 8002f26:	183b      	adds	r3, r7, r0
 8002f28:	2200      	movs	r2, #0
 8002f2a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2220      	movs	r2, #32
 8002f32:	4013      	ands	r3, r2
 8002f34:	d100      	bne.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002f36:	e0c7      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f38:	4b9b      	ldr	r3, [pc, #620]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002f3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f3c:	2380      	movs	r3, #128	@ 0x80
 8002f3e:	055b      	lsls	r3, r3, #21
 8002f40:	4013      	ands	r3, r2
 8002f42:	d109      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f44:	4b98      	ldr	r3, [pc, #608]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002f46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f48:	4b97      	ldr	r3, [pc, #604]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002f4a:	2180      	movs	r1, #128	@ 0x80
 8002f4c:	0549      	lsls	r1, r1, #21
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002f52:	183b      	adds	r3, r7, r0
 8002f54:	2201      	movs	r2, #1
 8002f56:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	4b94      	ldr	r3, [pc, #592]	@ (80031ac <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	2380      	movs	r3, #128	@ 0x80
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	4013      	ands	r3, r2
 8002f62:	d11a      	bne.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f64:	4b91      	ldr	r3, [pc, #580]	@ (80031ac <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	4b90      	ldr	r3, [pc, #576]	@ (80031ac <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002f6a:	2180      	movs	r1, #128	@ 0x80
 8002f6c:	0049      	lsls	r1, r1, #1
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f72:	f7fe f809 	bl	8000f88 <HAL_GetTick>
 8002f76:	0003      	movs	r3, r0
 8002f78:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f7a:	e008      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f7c:	f7fe f804 	bl	8000f88 <HAL_GetTick>
 8002f80:	0002      	movs	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e107      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8e:	4b87      	ldr	r3, [pc, #540]	@ (80031ac <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	2380      	movs	r3, #128	@ 0x80
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	4013      	ands	r3, r2
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002f9a:	4b83      	ldr	r3, [pc, #524]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	23c0      	movs	r3, #192	@ 0xc0
 8002fa0:	039b      	lsls	r3, r3, #14
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	23c0      	movs	r3, #192	@ 0xc0
 8002fac:	039b      	lsls	r3, r3, #14
 8002fae:	4013      	ands	r3, r2
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d013      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685a      	ldr	r2, [r3, #4]
 8002fba:	23c0      	movs	r3, #192	@ 0xc0
 8002fbc:	029b      	lsls	r3, r3, #10
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	23c0      	movs	r3, #192	@ 0xc0
 8002fc2:	029b      	lsls	r3, r3, #10
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d10a      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002fc8:	4b77      	ldr	r3, [pc, #476]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	2380      	movs	r3, #128	@ 0x80
 8002fce:	029b      	lsls	r3, r3, #10
 8002fd0:	401a      	ands	r2, r3
 8002fd2:	2380      	movs	r3, #128	@ 0x80
 8002fd4:	029b      	lsls	r3, r3, #10
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d101      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0df      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002fde:	4b72      	ldr	r3, [pc, #456]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002fe0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fe2:	23c0      	movs	r3, #192	@ 0xc0
 8002fe4:	029b      	lsls	r3, r3, #10
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d03b      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	23c0      	movs	r3, #192	@ 0xc0
 8002ff6:	029b      	lsls	r3, r3, #10
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d033      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2220      	movs	r2, #32
 8003006:	4013      	ands	r3, r2
 8003008:	d02e      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800300a:	4b67      	ldr	r3, [pc, #412]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800300c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800300e:	4a68      	ldr	r2, [pc, #416]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003010:	4013      	ands	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003014:	4b64      	ldr	r3, [pc, #400]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003016:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003018:	4b63      	ldr	r3, [pc, #396]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800301a:	2180      	movs	r1, #128	@ 0x80
 800301c:	0309      	lsls	r1, r1, #12
 800301e:	430a      	orrs	r2, r1
 8003020:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003022:	4b61      	ldr	r3, [pc, #388]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003024:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003026:	4b60      	ldr	r3, [pc, #384]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003028:	4962      	ldr	r1, [pc, #392]	@ (80031b4 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800302a:	400a      	ands	r2, r1
 800302c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800302e:	4b5e      	ldr	r3, [pc, #376]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	2380      	movs	r3, #128	@ 0x80
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	4013      	ands	r3, r2
 800303c:	d014      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303e:	f7fd ffa3 	bl	8000f88 <HAL_GetTick>
 8003042:	0003      	movs	r3, r0
 8003044:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003046:	e009      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003048:	f7fd ff9e 	bl	8000f88 <HAL_GetTick>
 800304c:	0002      	movs	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	4a59      	ldr	r2, [pc, #356]	@ (80031b8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d901      	bls.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e0a0      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800305c:	4b52      	ldr	r3, [pc, #328]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800305e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003060:	2380      	movs	r3, #128	@ 0x80
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4013      	ands	r3, r2
 8003066:	d0ef      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2220      	movs	r2, #32
 800306e:	4013      	ands	r3, r2
 8003070:	d01f      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	23c0      	movs	r3, #192	@ 0xc0
 8003078:	029b      	lsls	r3, r3, #10
 800307a:	401a      	ands	r2, r3
 800307c:	23c0      	movs	r3, #192	@ 0xc0
 800307e:	029b      	lsls	r3, r3, #10
 8003080:	429a      	cmp	r2, r3
 8003082:	d10c      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003084:	4b48      	ldr	r3, [pc, #288]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a4c      	ldr	r2, [pc, #304]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800308a:	4013      	ands	r3, r2
 800308c:	0019      	movs	r1, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	23c0      	movs	r3, #192	@ 0xc0
 8003094:	039b      	lsls	r3, r3, #14
 8003096:	401a      	ands	r2, r3
 8003098:	4b43      	ldr	r3, [pc, #268]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800309a:	430a      	orrs	r2, r1
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	4b42      	ldr	r3, [pc, #264]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030a0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	23c0      	movs	r3, #192	@ 0xc0
 80030a8:	029b      	lsls	r3, r3, #10
 80030aa:	401a      	ands	r2, r3
 80030ac:	4b3e      	ldr	r3, [pc, #248]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030ae:	430a      	orrs	r2, r1
 80030b0:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030b2:	2317      	movs	r3, #23
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d105      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030bc:	4b3a      	ldr	r3, [pc, #232]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030c0:	4b39      	ldr	r3, [pc, #228]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030c2:	493f      	ldr	r1, [pc, #252]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80030c4:	400a      	ands	r2, r1
 80030c6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2201      	movs	r2, #1
 80030ce:	4013      	ands	r3, r2
 80030d0:	d009      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030d2:	4b35      	ldr	r3, [pc, #212]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030d6:	2203      	movs	r2, #3
 80030d8:	4393      	bics	r3, r2
 80030da:	0019      	movs	r1, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	4b31      	ldr	r3, [pc, #196]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030e2:	430a      	orrs	r2, r1
 80030e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2202      	movs	r2, #2
 80030ec:	4013      	ands	r3, r2
 80030ee:	d009      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030f0:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80030f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f4:	220c      	movs	r2, #12
 80030f6:	4393      	bics	r3, r2
 80030f8:	0019      	movs	r1, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	4b2a      	ldr	r3, [pc, #168]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003100:	430a      	orrs	r2, r1
 8003102:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2204      	movs	r2, #4
 800310a:	4013      	ands	r3, r2
 800310c:	d009      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800310e:	4b26      	ldr	r3, [pc, #152]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003112:	4a2c      	ldr	r2, [pc, #176]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003114:	4013      	ands	r3, r2
 8003116:	0019      	movs	r1, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691a      	ldr	r2, [r3, #16]
 800311c:	4b22      	ldr	r3, [pc, #136]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800311e:	430a      	orrs	r2, r1
 8003120:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2208      	movs	r2, #8
 8003128:	4013      	ands	r3, r2
 800312a:	d009      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800312c:	4b1e      	ldr	r3, [pc, #120]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800312e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003130:	4a25      	ldr	r2, [pc, #148]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8003132:	4013      	ands	r3, r2
 8003134:	0019      	movs	r1, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	695a      	ldr	r2, [r3, #20]
 800313a:	4b1b      	ldr	r3, [pc, #108]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800313c:	430a      	orrs	r2, r1
 800313e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	2380      	movs	r3, #128	@ 0x80
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	4013      	ands	r3, r2
 800314a:	d009      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800314c:	4b16      	ldr	r3, [pc, #88]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800314e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003150:	4a17      	ldr	r2, [pc, #92]	@ (80031b0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003152:	4013      	ands	r3, r2
 8003154:	0019      	movs	r1, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	699a      	ldr	r2, [r3, #24]
 800315a:	4b13      	ldr	r3, [pc, #76]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800315c:	430a      	orrs	r2, r1
 800315e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2240      	movs	r2, #64	@ 0x40
 8003166:	4013      	ands	r3, r2
 8003168:	d009      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800316a:	4b0f      	ldr	r3, [pc, #60]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800316c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800316e:	4a17      	ldr	r2, [pc, #92]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003170:	4013      	ands	r3, r2
 8003172:	0019      	movs	r1, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1a      	ldr	r2, [r3, #32]
 8003178:	4b0b      	ldr	r3, [pc, #44]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800317a:	430a      	orrs	r2, r1
 800317c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2280      	movs	r2, #128	@ 0x80
 8003184:	4013      	ands	r3, r2
 8003186:	d009      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003188:	4b07      	ldr	r3, [pc, #28]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800318a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800318c:	4a10      	ldr	r2, [pc, #64]	@ (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800318e:	4013      	ands	r3, r2
 8003190:	0019      	movs	r1, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69da      	ldr	r2, [r3, #28]
 8003196:	4b04      	ldr	r3, [pc, #16]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003198:	430a      	orrs	r2, r1
 800319a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	0018      	movs	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b006      	add	sp, #24
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	40021000 	.word	0x40021000
 80031ac:	40007000 	.word	0x40007000
 80031b0:	fffcffff 	.word	0xfffcffff
 80031b4:	fff7ffff 	.word	0xfff7ffff
 80031b8:	00001388 	.word	0x00001388
 80031bc:	ffcfffff 	.word	0xffcfffff
 80031c0:	efffffff 	.word	0xefffffff
 80031c4:	fffff3ff 	.word	0xfffff3ff
 80031c8:	ffffcfff 	.word	0xffffcfff
 80031cc:	fbffffff 	.word	0xfbffffff
 80031d0:	fff3ffff 	.word	0xfff3ffff

080031d4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80031d4:	b5b0      	push	{r4, r5, r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80031dc:	230f      	movs	r3, #15
 80031de:	18fb      	adds	r3, r7, r3
 80031e0:	2201      	movs	r2, #1
 80031e2:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e088      	b.n	8003300 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2221      	movs	r2, #33	@ 0x21
 80031f2:	5c9b      	ldrb	r3, [r3, r2]
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d107      	bne.n	800320a <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	2100      	movs	r1, #0
 8003200:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	0018      	movs	r0, r3
 8003206:	f7fd fc8d 	bl	8000b24 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2221      	movs	r2, #33	@ 0x21
 800320e:	2102      	movs	r1, #2
 8003210:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	2210      	movs	r2, #16
 800321a:	4013      	ands	r3, r2
 800321c:	2b10      	cmp	r3, #16
 800321e:	d05f      	beq.n	80032e0 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	22ca      	movs	r2, #202	@ 0xca
 8003226:	625a      	str	r2, [r3, #36]	@ 0x24
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2253      	movs	r2, #83	@ 0x53
 800322e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003230:	250f      	movs	r5, #15
 8003232:	197c      	adds	r4, r7, r5
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	0018      	movs	r0, r3
 8003238:	f000 fb86 	bl	8003948 <RTC_EnterInitMode>
 800323c:	0003      	movs	r3, r0
 800323e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8003240:	0028      	movs	r0, r5
 8003242:	183b      	adds	r3, r7, r0
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d12c      	bne.n	80032a4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	492c      	ldr	r1, [pc, #176]	@ (8003308 <HAL_RTC_Init+0x134>)
 8003256:	400a      	ands	r2, r1
 8003258:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6899      	ldr	r1, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	68d2      	ldr	r2, [r2, #12]
 8003280:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6919      	ldr	r1, [r3, #16]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	041a      	lsls	r2, r3, #16
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	430a      	orrs	r2, r1
 8003294:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003296:	183c      	adds	r4, r7, r0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	0018      	movs	r0, r3
 800329c:	f000 fb98 	bl	80039d0 <RTC_ExitInitMode>
 80032a0:	0003      	movs	r3, r0
 80032a2:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80032a4:	230f      	movs	r3, #15
 80032a6:	18fb      	adds	r3, r7, r3
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d113      	bne.n	80032d6 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2103      	movs	r1, #3
 80032ba:	438a      	bics	r2, r1
 80032bc:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69da      	ldr	r2, [r3, #28]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	695b      	ldr	r3, [r3, #20]
 80032cc:	431a      	orrs	r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	22ff      	movs	r2, #255	@ 0xff
 80032dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80032de:	e003      	b.n	80032e8 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80032e0:	230f      	movs	r3, #15
 80032e2:	18fb      	adds	r3, r7, r3
 80032e4:	2200      	movs	r2, #0
 80032e6:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80032e8:	230f      	movs	r3, #15
 80032ea:	18fb      	adds	r3, r7, r3
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d103      	bne.n	80032fa <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2221      	movs	r2, #33	@ 0x21
 80032f6:	2101      	movs	r1, #1
 80032f8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80032fa:	230f      	movs	r3, #15
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	781b      	ldrb	r3, [r3, #0]
}
 8003300:	0018      	movs	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	b004      	add	sp, #16
 8003306:	bdb0      	pop	{r4, r5, r7, pc}
 8003308:	ff8fffbf 	.word	0xff8fffbf

0800330c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800330c:	b5b0      	push	{r4, r5, r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2220      	movs	r2, #32
 8003320:	5c9b      	ldrb	r3, [r3, r2]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d101      	bne.n	800332a <HAL_RTC_SetTime+0x1e>
 8003326:	2302      	movs	r3, #2
 8003328:	e092      	b.n	8003450 <HAL_RTC_SetTime+0x144>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2220      	movs	r2, #32
 800332e:	2101      	movs	r1, #1
 8003330:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2221      	movs	r2, #33	@ 0x21
 8003336:	2102      	movs	r1, #2
 8003338:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d125      	bne.n	800338c <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	2240      	movs	r2, #64	@ 0x40
 8003348:	4013      	ands	r3, r2
 800334a:	d102      	bne.n	8003352 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2200      	movs	r2, #0
 8003350:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	0018      	movs	r0, r3
 8003358:	f000 fb64 	bl	8003a24 <RTC_ByteToBcd2>
 800335c:	0003      	movs	r3, r0
 800335e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	785b      	ldrb	r3, [r3, #1]
 8003364:	0018      	movs	r0, r3
 8003366:	f000 fb5d 	bl	8003a24 <RTC_ByteToBcd2>
 800336a:	0003      	movs	r3, r0
 800336c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800336e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	789b      	ldrb	r3, [r3, #2]
 8003374:	0018      	movs	r0, r3
 8003376:	f000 fb55 	bl	8003a24 <RTC_ByteToBcd2>
 800337a:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800337c:	0022      	movs	r2, r4
 800337e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	78db      	ldrb	r3, [r3, #3]
 8003384:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003386:	4313      	orrs	r3, r2
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	e017      	b.n	80033bc <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	2240      	movs	r2, #64	@ 0x40
 8003394:	4013      	ands	r3, r2
 8003396:	d102      	bne.n	800339e <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2200      	movs	r2, #0
 800339c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	785b      	ldrb	r3, [r3, #1]
 80033a8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80033aa:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80033b0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	78db      	ldrb	r3, [r3, #3]
 80033b6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80033b8:	4313      	orrs	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	22ca      	movs	r2, #202	@ 0xca
 80033c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2253      	movs	r2, #83	@ 0x53
 80033ca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80033cc:	2513      	movs	r5, #19
 80033ce:	197c      	adds	r4, r7, r5
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	0018      	movs	r0, r3
 80033d4:	f000 fab8 	bl	8003948 <RTC_EnterInitMode>
 80033d8:	0003      	movs	r3, r0
 80033da:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80033dc:	0028      	movs	r0, r5
 80033de:	183b      	adds	r3, r7, r0
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d120      	bne.n	8003428 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	491a      	ldr	r1, [pc, #104]	@ (8003458 <HAL_RTC_SetTime+0x14c>)
 80033ee:	400a      	ands	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4917      	ldr	r1, [pc, #92]	@ (800345c <HAL_RTC_SetTime+0x150>)
 80033fe:	400a      	ands	r2, r1
 8003400:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6899      	ldr	r1, [r3, #8]
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	431a      	orrs	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800341a:	183c      	adds	r4, r7, r0
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	0018      	movs	r0, r3
 8003420:	f000 fad6 	bl	80039d0 <RTC_ExitInitMode>
 8003424:	0003      	movs	r3, r0
 8003426:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003428:	2313      	movs	r3, #19
 800342a:	18fb      	adds	r3, r7, r3
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d103      	bne.n	800343a <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2221      	movs	r2, #33	@ 0x21
 8003436:	2101      	movs	r1, #1
 8003438:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	22ff      	movs	r2, #255	@ 0xff
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2220      	movs	r2, #32
 8003446:	2100      	movs	r1, #0
 8003448:	5499      	strb	r1, [r3, r2]

  return status;
 800344a:	2313      	movs	r3, #19
 800344c:	18fb      	adds	r3, r7, r3
 800344e:	781b      	ldrb	r3, [r3, #0]
}
 8003450:	0018      	movs	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	b006      	add	sp, #24
 8003456:	bdb0      	pop	{r4, r5, r7, pc}
 8003458:	007f7f7f 	.word	0x007f7f7f
 800345c:	fffbffff 	.word	0xfffbffff

08003460 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003460:	b5b0      	push	{r4, r5, r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2220      	movs	r2, #32
 8003474:	5c9b      	ldrb	r3, [r3, r2]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_RTC_SetDate+0x1e>
 800347a:	2302      	movs	r3, #2
 800347c:	e07e      	b.n	800357c <HAL_RTC_SetDate+0x11c>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2220      	movs	r2, #32
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2221      	movs	r2, #33	@ 0x21
 800348a:	2102      	movs	r1, #2
 800348c:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10e      	bne.n	80034b2 <HAL_RTC_SetDate+0x52>
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	785b      	ldrb	r3, [r3, #1]
 8003498:	001a      	movs	r2, r3
 800349a:	2310      	movs	r3, #16
 800349c:	4013      	ands	r3, r2
 800349e:	d008      	beq.n	80034b2 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	785b      	ldrb	r3, [r3, #1]
 80034a4:	2210      	movs	r2, #16
 80034a6:	4393      	bics	r3, r2
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	330a      	adds	r3, #10
 80034ac:	b2da      	uxtb	r2, r3
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d11c      	bne.n	80034f2 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	78db      	ldrb	r3, [r3, #3]
 80034bc:	0018      	movs	r0, r3
 80034be:	f000 fab1 	bl	8003a24 <RTC_ByteToBcd2>
 80034c2:	0003      	movs	r3, r0
 80034c4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	785b      	ldrb	r3, [r3, #1]
 80034ca:	0018      	movs	r0, r3
 80034cc:	f000 faaa 	bl	8003a24 <RTC_ByteToBcd2>
 80034d0:	0003      	movs	r3, r0
 80034d2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80034d4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	789b      	ldrb	r3, [r3, #2]
 80034da:	0018      	movs	r0, r3
 80034dc:	f000 faa2 	bl	8003a24 <RTC_ByteToBcd2>
 80034e0:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80034e2:	0022      	movs	r2, r4
 80034e4:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80034ec:	4313      	orrs	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	e00e      	b.n	8003510 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	78db      	ldrb	r3, [r3, #3]
 80034f6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	785b      	ldrb	r3, [r3, #1]
 80034fc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80034fe:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003504:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800350c:	4313      	orrs	r3, r2
 800350e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	22ca      	movs	r2, #202	@ 0xca
 8003516:	625a      	str	r2, [r3, #36]	@ 0x24
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2253      	movs	r2, #83	@ 0x53
 800351e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003520:	2513      	movs	r5, #19
 8003522:	197c      	adds	r4, r7, r5
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	0018      	movs	r0, r3
 8003528:	f000 fa0e 	bl	8003948 <RTC_EnterInitMode>
 800352c:	0003      	movs	r3, r0
 800352e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8003530:	0028      	movs	r0, r5
 8003532:	183b      	adds	r3, r7, r0
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10c      	bne.n	8003554 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	4910      	ldr	r1, [pc, #64]	@ (8003584 <HAL_RTC_SetDate+0x124>)
 8003542:	400a      	ands	r2, r1
 8003544:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003546:	183c      	adds	r4, r7, r0
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	0018      	movs	r0, r3
 800354c:	f000 fa40 	bl	80039d0 <RTC_ExitInitMode>
 8003550:	0003      	movs	r3, r0
 8003552:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8003554:	2313      	movs	r3, #19
 8003556:	18fb      	adds	r3, r7, r3
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d103      	bne.n	8003566 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2221      	movs	r2, #33	@ 0x21
 8003562:	2101      	movs	r1, #1
 8003564:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	22ff      	movs	r2, #255	@ 0xff
 800356c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	2100      	movs	r1, #0
 8003574:	5499      	strb	r1, [r3, r2]

  return status;
 8003576:	2313      	movs	r3, #19
 8003578:	18fb      	adds	r3, r7, r3
 800357a:	781b      	ldrb	r3, [r3, #0]
}
 800357c:	0018      	movs	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	b006      	add	sp, #24
 8003582:	bdb0      	pop	{r4, r5, r7, pc}
 8003584:	00ffff3f 	.word	0x00ffff3f

08003588 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b089      	sub	sp, #36	@ 0x24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003594:	4ba7      	ldr	r3, [pc, #668]	@ (8003834 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	22fa      	movs	r2, #250	@ 0xfa
 800359a:	01d1      	lsls	r1, r2, #7
 800359c:	0018      	movs	r0, r3
 800359e:	f7fc fdbd 	bl	800011c <__udivsi3>
 80035a2:	0003      	movs	r3, r0
 80035a4:	001a      	movs	r2, r3
 80035a6:	0013      	movs	r3, r2
 80035a8:	015b      	lsls	r3, r3, #5
 80035aa:	1a9b      	subs	r3, r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	189b      	adds	r3, r3, r2
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	5c9b      	ldrb	r3, [r3, r2]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d101      	bne.n	80035ca <HAL_RTC_SetAlarm_IT+0x42>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e130      	b.n	800382c <HAL_RTC_SetAlarm_IT+0x2a4>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	2101      	movs	r1, #1
 80035d0:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2221      	movs	r2, #33	@ 0x21
 80035d6:	2102      	movs	r1, #2
 80035d8:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d136      	bne.n	800364e <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	2240      	movs	r2, #64	@ 0x40
 80035e8:	4013      	ands	r3, r2
 80035ea:	d102      	bne.n	80035f2 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2200      	movs	r2, #0
 80035f0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	0018      	movs	r0, r3
 80035f8:	f000 fa14 	bl	8003a24 <RTC_ByteToBcd2>
 80035fc:	0003      	movs	r3, r0
 80035fe:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	785b      	ldrb	r3, [r3, #1]
 8003604:	0018      	movs	r0, r3
 8003606:	f000 fa0d 	bl	8003a24 <RTC_ByteToBcd2>
 800360a:	0003      	movs	r3, r0
 800360c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800360e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	789b      	ldrb	r3, [r3, #2]
 8003614:	0018      	movs	r0, r3
 8003616:	f000 fa05 	bl	8003a24 <RTC_ByteToBcd2>
 800361a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800361c:	0022      	movs	r2, r4
 800361e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	78db      	ldrb	r3, [r3, #3]
 8003624:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003626:	431a      	orrs	r2, r3
 8003628:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	2220      	movs	r2, #32
 800362e:	5c9b      	ldrb	r3, [r3, r2]
 8003630:	0018      	movs	r0, r3
 8003632:	f000 f9f7 	bl	8003a24 <RTC_ByteToBcd2>
 8003636:	0003      	movs	r3, r0
 8003638:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800363a:	0022      	movs	r2, r4
 800363c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003642:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003648:	4313      	orrs	r3, r2
 800364a:	61fb      	str	r3, [r7, #28]
 800364c:	e022      	b.n	8003694 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	2240      	movs	r2, #64	@ 0x40
 8003656:	4013      	ands	r3, r2
 8003658:	d102      	bne.n	8003660 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2200      	movs	r2, #0
 800365e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	785b      	ldrb	r3, [r3, #1]
 800366a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800366c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003672:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	78db      	ldrb	r3, [r3, #3]
 8003678:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800367a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2120      	movs	r1, #32
 8003680:	5c5b      	ldrb	r3, [r3, r1]
 8003682:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8003684:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800368a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003690:	4313      	orrs	r3, r2
 8003692:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800369c:	4313      	orrs	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	22ca      	movs	r2, #202	@ 0xca
 80036a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2253      	movs	r2, #83	@ 0x53
 80036ae:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036b4:	2380      	movs	r3, #128	@ 0x80
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d146      	bne.n	800374a <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	495c      	ldr	r1, [pc, #368]	@ (8003838 <HAL_RTC_SetAlarm_IT+0x2b0>)
 80036c8:	400a      	ands	r2, r1
 80036ca:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	22ff      	movs	r2, #255	@ 0xff
 80036d4:	401a      	ands	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4958      	ldr	r1, [pc, #352]	@ (800383c <HAL_RTC_SetAlarm_IT+0x2b4>)
 80036dc:	430a      	orrs	r2, r1
 80036de:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10d      	bne.n	8003708 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	22ff      	movs	r2, #255	@ 0xff
 80036f2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2221      	movs	r2, #33	@ 0x21
 80036f8:	2103      	movs	r1, #3
 80036fa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2220      	movs	r2, #32
 8003700:	2100      	movs	r1, #0
 8003702:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e091      	b.n	800382c <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	2201      	movs	r2, #1
 8003710:	4013      	ands	r3, r2
 8003712:	d0e5      	beq.n	80036e0 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	69fa      	ldr	r2, [r7, #28]
 800371a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2180      	movs	r1, #128	@ 0x80
 8003730:	0049      	lsls	r1, r1, #1
 8003732:	430a      	orrs	r2, r1
 8003734:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2180      	movs	r1, #128	@ 0x80
 8003742:	0149      	lsls	r1, r1, #5
 8003744:	430a      	orrs	r2, r1
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	e055      	b.n	80037f6 <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	493a      	ldr	r1, [pc, #232]	@ (8003840 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8003756:	400a      	ands	r2, r1
 8003758:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	22ff      	movs	r2, #255	@ 0xff
 8003762:	401a      	ands	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4936      	ldr	r1, [pc, #216]	@ (8003844 <HAL_RTC_SetAlarm_IT+0x2bc>)
 800376a:	430a      	orrs	r2, r1
 800376c:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800376e:	4b31      	ldr	r3, [pc, #196]	@ (8003834 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	22fa      	movs	r2, #250	@ 0xfa
 8003774:	01d1      	lsls	r1, r2, #7
 8003776:	0018      	movs	r0, r3
 8003778:	f7fc fcd0 	bl	800011c <__udivsi3>
 800377c:	0003      	movs	r3, r0
 800377e:	001a      	movs	r2, r3
 8003780:	0013      	movs	r3, r2
 8003782:	015b      	lsls	r3, r3, #5
 8003784:	1a9b      	subs	r3, r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	189b      	adds	r3, r3, r2
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	3b01      	subs	r3, #1
 8003792:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10d      	bne.n	80037b6 <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	22ff      	movs	r2, #255	@ 0xff
 80037a0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2221      	movs	r2, #33	@ 0x21
 80037a6:	2103      	movs	r1, #3
 80037a8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2220      	movs	r2, #32
 80037ae:	2100      	movs	r1, #0
 80037b0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e03a      	b.n	800382c <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	2202      	movs	r2, #2
 80037be:	4013      	ands	r3, r2
 80037c0:	d0e5      	beq.n	800378e <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2180      	movs	r1, #128	@ 0x80
 80037de:	0089      	lsls	r1, r1, #2
 80037e0:	430a      	orrs	r2, r1
 80037e2:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2180      	movs	r1, #128	@ 0x80
 80037f0:	0189      	lsls	r1, r1, #6
 80037f2:	430a      	orrs	r2, r1
 80037f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80037f6:	4b14      	ldr	r3, [pc, #80]	@ (8003848 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	4b13      	ldr	r3, [pc, #76]	@ (8003848 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80037fc:	2180      	movs	r1, #128	@ 0x80
 80037fe:	0289      	lsls	r1, r1, #10
 8003800:	430a      	orrs	r2, r1
 8003802:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003804:	4b10      	ldr	r3, [pc, #64]	@ (8003848 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	4b0f      	ldr	r3, [pc, #60]	@ (8003848 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800380a:	2180      	movs	r1, #128	@ 0x80
 800380c:	0289      	lsls	r1, r1, #10
 800380e:	430a      	orrs	r2, r1
 8003810:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	22ff      	movs	r2, #255	@ 0xff
 8003818:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2221      	movs	r2, #33	@ 0x21
 800381e:	2101      	movs	r1, #1
 8003820:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2220      	movs	r2, #32
 8003826:	2100      	movs	r1, #0
 8003828:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800382a:	2300      	movs	r3, #0
}
 800382c:	0018      	movs	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	b009      	add	sp, #36	@ 0x24
 8003832:	bd90      	pop	{r4, r7, pc}
 8003834:	20000000 	.word	0x20000000
 8003838:	fffffeff 	.word	0xfffffeff
 800383c:	fffffe7f 	.word	0xfffffe7f
 8003840:	fffffdff 	.word	0xfffffdff
 8003844:	fffffd7f 	.word	0xfffffd7f
 8003848:	40010400 	.word	0x40010400

0800384c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003854:	4b21      	ldr	r3, [pc, #132]	@ (80038dc <HAL_RTC_AlarmIRQHandler+0x90>)
 8003856:	2280      	movs	r2, #128	@ 0x80
 8003858:	0292      	lsls	r2, r2, #10
 800385a:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	2380      	movs	r3, #128	@ 0x80
 8003864:	015b      	lsls	r3, r3, #5
 8003866:	4013      	ands	r3, r2
 8003868:	d014      	beq.n	8003894 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68da      	ldr	r2, [r3, #12]
 8003870:	2380      	movs	r3, #128	@ 0x80
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	4013      	ands	r3, r2
 8003876:	d00d      	beq.n	8003894 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	22ff      	movs	r2, #255	@ 0xff
 8003880:	401a      	ands	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4916      	ldr	r1, [pc, #88]	@ (80038e0 <HAL_RTC_AlarmIRQHandler+0x94>)
 8003888:	430a      	orrs	r2, r1
 800388a:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	0018      	movs	r0, r3
 8003890:	f000 f82a 	bl	80038e8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	2380      	movs	r3, #128	@ 0x80
 800389c:	019b      	lsls	r3, r3, #6
 800389e:	4013      	ands	r3, r2
 80038a0:	d014      	beq.n	80038cc <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	2380      	movs	r3, #128	@ 0x80
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4013      	ands	r3, r2
 80038ae:	d00d      	beq.n	80038cc <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	22ff      	movs	r2, #255	@ 0xff
 80038b8:	401a      	ands	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4909      	ldr	r1, [pc, #36]	@ (80038e4 <HAL_RTC_AlarmIRQHandler+0x98>)
 80038c0:	430a      	orrs	r2, r1
 80038c2:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	0018      	movs	r0, r3
 80038c8:	f000 f8cd 	bl	8003a66 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2221      	movs	r2, #33	@ 0x21
 80038d0:	2101      	movs	r1, #1
 80038d2:	5499      	strb	r1, [r3, r2]
}
 80038d4:	46c0      	nop			@ (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b002      	add	sp, #8
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40010400 	.word	0x40010400
 80038e0:	fffffe7f 	.word	0xfffffe7f
 80038e4:	fffffd7f 	.word	0xfffffd7f

080038e8 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80038f0:	46c0      	nop			@ (mov r8, r8)
 80038f2:	46bd      	mov	sp, r7
 80038f4:	b002      	add	sp, #8
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a0e      	ldr	r2, [pc, #56]	@ (8003944 <HAL_RTC_WaitForSynchro+0x4c>)
 800390a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800390c:	f7fd fb3c 	bl	8000f88 <HAL_GetTick>
 8003910:	0003      	movs	r3, r0
 8003912:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003914:	e00a      	b.n	800392c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003916:	f7fd fb37 	bl	8000f88 <HAL_GetTick>
 800391a:	0002      	movs	r2, r0
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	1ad2      	subs	r2, r2, r3
 8003920:	23fa      	movs	r3, #250	@ 0xfa
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	429a      	cmp	r2, r3
 8003926:	d901      	bls.n	800392c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e006      	b.n	800393a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	2220      	movs	r2, #32
 8003934:	4013      	ands	r3, r2
 8003936:	d0ee      	beq.n	8003916 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	0018      	movs	r0, r3
 800393c:	46bd      	mov	sp, r7
 800393e:	b004      	add	sp, #16
 8003940:	bd80      	pop	{r7, pc}
 8003942:	46c0      	nop			@ (mov r8, r8)
 8003944:	0001ff5f 	.word	0x0001ff5f

08003948 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003954:	230f      	movs	r3, #15
 8003956:	18fb      	adds	r3, r7, r3
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	2240      	movs	r2, #64	@ 0x40
 8003964:	4013      	ands	r3, r2
 8003966:	d12c      	bne.n	80039c2 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2180      	movs	r1, #128	@ 0x80
 8003974:	430a      	orrs	r2, r1
 8003976:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003978:	f7fd fb06 	bl	8000f88 <HAL_GetTick>
 800397c:	0003      	movs	r3, r0
 800397e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003980:	e014      	b.n	80039ac <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003982:	f7fd fb01 	bl	8000f88 <HAL_GetTick>
 8003986:	0002      	movs	r2, r0
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	1ad2      	subs	r2, r2, r3
 800398c:	200f      	movs	r0, #15
 800398e:	183b      	adds	r3, r7, r0
 8003990:	1839      	adds	r1, r7, r0
 8003992:	7809      	ldrb	r1, [r1, #0]
 8003994:	7019      	strb	r1, [r3, #0]
 8003996:	23fa      	movs	r3, #250	@ 0xfa
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	429a      	cmp	r2, r3
 800399c:	d906      	bls.n	80039ac <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2221      	movs	r2, #33	@ 0x21
 80039a2:	2104      	movs	r1, #4
 80039a4:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80039a6:	183b      	adds	r3, r7, r0
 80039a8:	2201      	movs	r2, #1
 80039aa:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	2240      	movs	r2, #64	@ 0x40
 80039b4:	4013      	ands	r3, r2
 80039b6:	d104      	bne.n	80039c2 <RTC_EnterInitMode+0x7a>
 80039b8:	230f      	movs	r3, #15
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d1df      	bne.n	8003982 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80039c2:	230f      	movs	r3, #15
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	781b      	ldrb	r3, [r3, #0]
}
 80039c8:	0018      	movs	r0, r3
 80039ca:	46bd      	mov	sp, r7
 80039cc:	b004      	add	sp, #16
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80039d0:	b590      	push	{r4, r7, lr}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d8:	240f      	movs	r4, #15
 80039da:	193b      	adds	r3, r7, r4
 80039dc:	2200      	movs	r2, #0
 80039de:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2180      	movs	r1, #128	@ 0x80
 80039ec:	438a      	bics	r2, r1
 80039ee:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2220      	movs	r2, #32
 80039f8:	4013      	ands	r3, r2
 80039fa:	d10c      	bne.n	8003a16 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	0018      	movs	r0, r3
 8003a00:	f7ff ff7a 	bl	80038f8 <HAL_RTC_WaitForSynchro>
 8003a04:	1e03      	subs	r3, r0, #0
 8003a06:	d006      	beq.n	8003a16 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2221      	movs	r2, #33	@ 0x21
 8003a0c:	2104      	movs	r1, #4
 8003a0e:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8003a10:	193b      	adds	r3, r7, r4
 8003a12:	2201      	movs	r2, #1
 8003a14:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003a16:	230f      	movs	r3, #15
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	781b      	ldrb	r3, [r3, #0]
}
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b005      	add	sp, #20
 8003a22:	bd90      	pop	{r4, r7, pc}

08003a24 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	0002      	movs	r2, r0
 8003a2c:	1dfb      	adds	r3, r7, #7
 8003a2e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003a34:	e007      	b.n	8003a46 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8003a3c:	1dfb      	adds	r3, r7, #7
 8003a3e:	1dfa      	adds	r2, r7, #7
 8003a40:	7812      	ldrb	r2, [r2, #0]
 8003a42:	3a0a      	subs	r2, #10
 8003a44:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8003a46:	1dfb      	adds	r3, r7, #7
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	2b09      	cmp	r3, #9
 8003a4c:	d8f3      	bhi.n	8003a36 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	011b      	lsls	r3, r3, #4
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	1dfb      	adds	r3, r7, #7
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	b2db      	uxtb	r3, r3
}
 8003a5e:	0018      	movs	r0, r3
 8003a60:	46bd      	mov	sp, r7
 8003a62:	b004      	add	sp, #16
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003a6e:	46c0      	nop			@ (mov r8, r8)
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b002      	add	sp, #8
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e083      	b.n	8003b92 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d109      	bne.n	8003aa6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685a      	ldr	r2, [r3, #4]
 8003a96:	2382      	movs	r3, #130	@ 0x82
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d009      	beq.n	8003ab2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	61da      	str	r2, [r3, #28]
 8003aa4:	e005      	b.n	8003ab2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2251      	movs	r2, #81	@ 0x51
 8003abc:	5c9b      	ldrb	r3, [r3, r2]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d107      	bne.n	8003ad4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2250      	movs	r2, #80	@ 0x50
 8003ac8:	2100      	movs	r1, #0
 8003aca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	0018      	movs	r0, r3
 8003ad0:	f7fd f848 	bl	8000b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2251      	movs	r2, #81	@ 0x51
 8003ad8:	2102      	movs	r1, #2
 8003ada:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2140      	movs	r1, #64	@ 0x40
 8003ae8:	438a      	bics	r2, r1
 8003aea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	2382      	movs	r3, #130	@ 0x82
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	401a      	ands	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6899      	ldr	r1, [r3, #8]
 8003afa:	2384      	movs	r3, #132	@ 0x84
 8003afc:	021b      	lsls	r3, r3, #8
 8003afe:	400b      	ands	r3, r1
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68d9      	ldr	r1, [r3, #12]
 8003b06:	2380      	movs	r3, #128	@ 0x80
 8003b08:	011b      	lsls	r3, r3, #4
 8003b0a:	400b      	ands	r3, r1
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	2102      	movs	r1, #2
 8003b14:	400b      	ands	r3, r1
 8003b16:	431a      	orrs	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	400b      	ands	r3, r1
 8003b20:	431a      	orrs	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6999      	ldr	r1, [r3, #24]
 8003b26:	2380      	movs	r3, #128	@ 0x80
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	400b      	ands	r3, r1
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	2138      	movs	r1, #56	@ 0x38
 8003b34:	400b      	ands	r3, r1
 8003b36:	431a      	orrs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	2180      	movs	r1, #128	@ 0x80
 8003b3e:	400b      	ands	r3, r1
 8003b40:	431a      	orrs	r2, r3
 8003b42:	0011      	movs	r1, r2
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b48:	2380      	movs	r3, #128	@ 0x80
 8003b4a:	019b      	lsls	r3, r3, #6
 8003b4c:	401a      	ands	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	0c1b      	lsrs	r3, r3, #16
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	4013      	ands	r3, r2
 8003b60:	0019      	movs	r1, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	2210      	movs	r2, #16
 8003b68:	401a      	ands	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	69da      	ldr	r2, [r3, #28]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4907      	ldr	r1, [pc, #28]	@ (8003b9c <HAL_SPI_Init+0x124>)
 8003b7e:	400a      	ands	r2, r1
 8003b80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2251      	movs	r2, #81	@ 0x51
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	0018      	movs	r0, r3
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b002      	add	sp, #8
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			@ (mov r8, r8)
 8003b9c:	fffff7ff 	.word	0xfffff7ff

08003ba0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e044      	b.n	8003c3c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d107      	bne.n	8003bca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2278      	movs	r2, #120	@ 0x78
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f7fd f833 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2224      	movs	r2, #36	@ 0x24
 8003bce:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2101      	movs	r1, #1
 8003bdc:	438a      	bics	r2, r1
 8003bde:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	0018      	movs	r0, r3
 8003bec:	f000 fe86 	bl	80048fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	f000 fbe4 	bl	80043c0 <UART_SetConfig>
 8003bf8:	0003      	movs	r3, r0
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e01c      	b.n	8003c3c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	490d      	ldr	r1, [pc, #52]	@ (8003c44 <HAL_UART_Init+0xa4>)
 8003c0e:	400a      	ands	r2, r1
 8003c10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	212a      	movs	r1, #42	@ 0x2a
 8003c1e:	438a      	bics	r2, r1
 8003c20:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	0018      	movs	r0, r3
 8003c36:	f000 ff15 	bl	8004a64 <UART_CheckIdleState>
 8003c3a:	0003      	movs	r3, r0
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b002      	add	sp, #8
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	ffffb7ff 	.word	0xffffb7ff

08003c48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08a      	sub	sp, #40	@ 0x28
 8003c4c:	af02      	add	r7, sp, #8
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	1dbb      	adds	r3, r7, #6
 8003c56:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c5c:	2b20      	cmp	r3, #32
 8003c5e:	d000      	beq.n	8003c62 <HAL_UART_Transmit+0x1a>
 8003c60:	e08c      	b.n	8003d7c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_UART_Transmit+0x28>
 8003c68:	1dbb      	adds	r3, r7, #6
 8003c6a:	881b      	ldrh	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e084      	b.n	8003d7e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	2380      	movs	r3, #128	@ 0x80
 8003c7a:	015b      	lsls	r3, r3, #5
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d109      	bne.n	8003c94 <HAL_UART_Transmit+0x4c>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d105      	bne.n	8003c94 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d001      	beq.n	8003c94 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e074      	b.n	8003d7e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2284      	movs	r2, #132	@ 0x84
 8003c98:	2100      	movs	r1, #0
 8003c9a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2221      	movs	r2, #33	@ 0x21
 8003ca0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ca2:	f7fd f971 	bl	8000f88 <HAL_GetTick>
 8003ca6:	0003      	movs	r3, r0
 8003ca8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	1dba      	adds	r2, r7, #6
 8003cae:	2150      	movs	r1, #80	@ 0x50
 8003cb0:	8812      	ldrh	r2, [r2, #0]
 8003cb2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	1dba      	adds	r2, r7, #6
 8003cb8:	2152      	movs	r1, #82	@ 0x52
 8003cba:	8812      	ldrh	r2, [r2, #0]
 8003cbc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	689a      	ldr	r2, [r3, #8]
 8003cc2:	2380      	movs	r3, #128	@ 0x80
 8003cc4:	015b      	lsls	r3, r3, #5
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d108      	bne.n	8003cdc <HAL_UART_Transmit+0x94>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d104      	bne.n	8003cdc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	61bb      	str	r3, [r7, #24]
 8003cda:	e003      	b.n	8003ce4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ce4:	e02f      	b.n	8003d46 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	0013      	movs	r3, r2
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	2180      	movs	r1, #128	@ 0x80
 8003cf4:	f000 ff5e 	bl	8004bb4 <UART_WaitOnFlagUntilTimeout>
 8003cf8:	1e03      	subs	r3, r0, #0
 8003cfa:	d004      	beq.n	8003d06 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e03b      	b.n	8003d7e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10b      	bne.n	8003d24 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	881b      	ldrh	r3, [r3, #0]
 8003d10:	001a      	movs	r2, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	05d2      	lsls	r2, r2, #23
 8003d18:	0dd2      	lsrs	r2, r2, #23
 8003d1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	3302      	adds	r3, #2
 8003d20:	61bb      	str	r3, [r7, #24]
 8003d22:	e007      	b.n	8003d34 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	781a      	ldrb	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	3301      	adds	r3, #1
 8003d32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2252      	movs	r2, #82	@ 0x52
 8003d38:	5a9b      	ldrh	r3, [r3, r2]
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b299      	uxth	r1, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2252      	movs	r2, #82	@ 0x52
 8003d44:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2252      	movs	r2, #82	@ 0x52
 8003d4a:	5a9b      	ldrh	r3, [r3, r2]
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1c9      	bne.n	8003ce6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	0013      	movs	r3, r2
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2140      	movs	r1, #64	@ 0x40
 8003d60:	f000 ff28 	bl	8004bb4 <UART_WaitOnFlagUntilTimeout>
 8003d64:	1e03      	subs	r3, r0, #0
 8003d66:	d004      	beq.n	8003d72 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e005      	b.n	8003d7e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2220      	movs	r2, #32
 8003d76:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	e000      	b.n	8003d7e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003d7c:	2302      	movs	r3, #2
  }
}
 8003d7e:	0018      	movs	r0, r3
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b008      	add	sp, #32
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d88:	b590      	push	{r4, r7, lr}
 8003d8a:	b0ab      	sub	sp, #172	@ 0xac
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	22a4      	movs	r2, #164	@ 0xa4
 8003d98:	18b9      	adds	r1, r7, r2
 8003d9a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	20a0      	movs	r0, #160	@ 0xa0
 8003da4:	1839      	adds	r1, r7, r0
 8003da6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	219c      	movs	r1, #156	@ 0x9c
 8003db0:	1879      	adds	r1, r7, r1
 8003db2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003db4:	0011      	movs	r1, r2
 8003db6:	18bb      	adds	r3, r7, r2
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a99      	ldr	r2, [pc, #612]	@ (8004020 <HAL_UART_IRQHandler+0x298>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2298      	movs	r2, #152	@ 0x98
 8003dc0:	18bc      	adds	r4, r7, r2
 8003dc2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003dc4:	18bb      	adds	r3, r7, r2
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d114      	bne.n	8003df6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003dcc:	187b      	adds	r3, r7, r1
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d00f      	beq.n	8003df6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003dd6:	183b      	adds	r3, r7, r0
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	4013      	ands	r3, r2
 8003dde:	d00a      	beq.n	8003df6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d100      	bne.n	8003dea <HAL_UART_IRQHandler+0x62>
 8003de8:	e2be      	b.n	8004368 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	0010      	movs	r0, r2
 8003df2:	4798      	blx	r3
      }
      return;
 8003df4:	e2b8      	b.n	8004368 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003df6:	2398      	movs	r3, #152	@ 0x98
 8003df8:	18fb      	adds	r3, r7, r3
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d100      	bne.n	8003e02 <HAL_UART_IRQHandler+0x7a>
 8003e00:	e114      	b.n	800402c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003e02:	239c      	movs	r3, #156	@ 0x9c
 8003e04:	18fb      	adds	r3, r7, r3
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	d106      	bne.n	8003e1c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003e0e:	23a0      	movs	r3, #160	@ 0xa0
 8003e10:	18fb      	adds	r3, r7, r3
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a83      	ldr	r2, [pc, #524]	@ (8004024 <HAL_UART_IRQHandler+0x29c>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	d100      	bne.n	8003e1c <HAL_UART_IRQHandler+0x94>
 8003e1a:	e107      	b.n	800402c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e1c:	23a4      	movs	r3, #164	@ 0xa4
 8003e1e:	18fb      	adds	r3, r7, r3
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2201      	movs	r2, #1
 8003e24:	4013      	ands	r3, r2
 8003e26:	d012      	beq.n	8003e4e <HAL_UART_IRQHandler+0xc6>
 8003e28:	23a0      	movs	r3, #160	@ 0xa0
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	2380      	movs	r3, #128	@ 0x80
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	4013      	ands	r3, r2
 8003e34:	d00b      	beq.n	8003e4e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2284      	movs	r2, #132	@ 0x84
 8003e42:	589b      	ldr	r3, [r3, r2]
 8003e44:	2201      	movs	r2, #1
 8003e46:	431a      	orrs	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2184      	movs	r1, #132	@ 0x84
 8003e4c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e4e:	23a4      	movs	r3, #164	@ 0xa4
 8003e50:	18fb      	adds	r3, r7, r3
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2202      	movs	r2, #2
 8003e56:	4013      	ands	r3, r2
 8003e58:	d011      	beq.n	8003e7e <HAL_UART_IRQHandler+0xf6>
 8003e5a:	239c      	movs	r3, #156	@ 0x9c
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2201      	movs	r2, #1
 8003e62:	4013      	ands	r3, r2
 8003e64:	d00b      	beq.n	8003e7e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2284      	movs	r2, #132	@ 0x84
 8003e72:	589b      	ldr	r3, [r3, r2]
 8003e74:	2204      	movs	r2, #4
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2184      	movs	r1, #132	@ 0x84
 8003e7c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e7e:	23a4      	movs	r3, #164	@ 0xa4
 8003e80:	18fb      	adds	r3, r7, r3
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2204      	movs	r2, #4
 8003e86:	4013      	ands	r3, r2
 8003e88:	d011      	beq.n	8003eae <HAL_UART_IRQHandler+0x126>
 8003e8a:	239c      	movs	r3, #156	@ 0x9c
 8003e8c:	18fb      	adds	r3, r7, r3
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2201      	movs	r2, #1
 8003e92:	4013      	ands	r3, r2
 8003e94:	d00b      	beq.n	8003eae <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2284      	movs	r2, #132	@ 0x84
 8003ea2:	589b      	ldr	r3, [r3, r2]
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2184      	movs	r1, #132	@ 0x84
 8003eac:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003eae:	23a4      	movs	r3, #164	@ 0xa4
 8003eb0:	18fb      	adds	r3, r7, r3
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2208      	movs	r2, #8
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	d017      	beq.n	8003eea <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003eba:	23a0      	movs	r3, #160	@ 0xa0
 8003ebc:	18fb      	adds	r3, r7, r3
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d105      	bne.n	8003ed2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003ec6:	239c      	movs	r3, #156	@ 0x9c
 8003ec8:	18fb      	adds	r3, r7, r3
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ed0:	d00b      	beq.n	8003eea <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2208      	movs	r2, #8
 8003ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2284      	movs	r2, #132	@ 0x84
 8003ede:	589b      	ldr	r3, [r3, r2]
 8003ee0:	2208      	movs	r2, #8
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2184      	movs	r1, #132	@ 0x84
 8003ee8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003eea:	23a4      	movs	r3, #164	@ 0xa4
 8003eec:	18fb      	adds	r3, r7, r3
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	2380      	movs	r3, #128	@ 0x80
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d013      	beq.n	8003f20 <HAL_UART_IRQHandler+0x198>
 8003ef8:	23a0      	movs	r3, #160	@ 0xa0
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	2380      	movs	r3, #128	@ 0x80
 8003f00:	04db      	lsls	r3, r3, #19
 8003f02:	4013      	ands	r3, r2
 8003f04:	d00c      	beq.n	8003f20 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2280      	movs	r2, #128	@ 0x80
 8003f0c:	0112      	lsls	r2, r2, #4
 8003f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2284      	movs	r2, #132	@ 0x84
 8003f14:	589b      	ldr	r3, [r3, r2]
 8003f16:	2220      	movs	r2, #32
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2184      	movs	r1, #132	@ 0x84
 8003f1e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2284      	movs	r2, #132	@ 0x84
 8003f24:	589b      	ldr	r3, [r3, r2]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d100      	bne.n	8003f2c <HAL_UART_IRQHandler+0x1a4>
 8003f2a:	e21f      	b.n	800436c <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f2c:	23a4      	movs	r3, #164	@ 0xa4
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2220      	movs	r2, #32
 8003f34:	4013      	ands	r3, r2
 8003f36:	d00e      	beq.n	8003f56 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f38:	23a0      	movs	r3, #160	@ 0xa0
 8003f3a:	18fb      	adds	r3, r7, r3
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	4013      	ands	r3, r2
 8003f42:	d008      	beq.n	8003f56 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d004      	beq.n	8003f56 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	0010      	movs	r0, r2
 8003f54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2284      	movs	r2, #132	@ 0x84
 8003f5a:	589b      	ldr	r3, [r3, r2]
 8003f5c:	2194      	movs	r1, #148	@ 0x94
 8003f5e:	187a      	adds	r2, r7, r1
 8003f60:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	2240      	movs	r2, #64	@ 0x40
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	2b40      	cmp	r3, #64	@ 0x40
 8003f6e:	d004      	beq.n	8003f7a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f70:	187b      	adds	r3, r7, r1
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2228      	movs	r2, #40	@ 0x28
 8003f76:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f78:	d047      	beq.n	800400a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f000 fe89 	bl	8004c94 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2240      	movs	r2, #64	@ 0x40
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b40      	cmp	r3, #64	@ 0x40
 8003f8e:	d137      	bne.n	8004000 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f90:	f3ef 8310 	mrs	r3, PRIMASK
 8003f94:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003f96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f98:	2090      	movs	r0, #144	@ 0x90
 8003f9a:	183a      	adds	r2, r7, r0
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fa4:	f383 8810 	msr	PRIMASK, r3
}
 8003fa8:	46c0      	nop			@ (mov r8, r8)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2140      	movs	r1, #64	@ 0x40
 8003fb6:	438a      	bics	r2, r1
 8003fb8:	609a      	str	r2, [r3, #8]
 8003fba:	183b      	adds	r3, r7, r0
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fc2:	f383 8810 	msr	PRIMASK, r3
}
 8003fc6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d012      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd4:	4a14      	ldr	r2, [pc, #80]	@ (8004028 <HAL_UART_IRQHandler+0x2a0>)
 8003fd6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f7fd f91f 	bl	8001220 <HAL_DMA_Abort_IT>
 8003fe2:	1e03      	subs	r3, r0, #0
 8003fe4:	d01a      	beq.n	800401c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff4:	e012      	b.n	800401c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f000 f9cd 	bl	8004398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffe:	e00d      	b.n	800401c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	0018      	movs	r0, r3
 8004004:	f000 f9c8 	bl	8004398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004008:	e008      	b.n	800401c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	0018      	movs	r0, r3
 800400e:	f000 f9c3 	bl	8004398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2284      	movs	r2, #132	@ 0x84
 8004016:	2100      	movs	r1, #0
 8004018:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800401a:	e1a7      	b.n	800436c <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800401c:	46c0      	nop			@ (mov r8, r8)
    return;
 800401e:	e1a5      	b.n	800436c <HAL_UART_IRQHandler+0x5e4>
 8004020:	0000080f 	.word	0x0000080f
 8004024:	04000120 	.word	0x04000120
 8004028:	08004d5d 	.word	0x08004d5d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004030:	2b01      	cmp	r3, #1
 8004032:	d000      	beq.n	8004036 <HAL_UART_IRQHandler+0x2ae>
 8004034:	e159      	b.n	80042ea <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004036:	23a4      	movs	r3, #164	@ 0xa4
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2210      	movs	r2, #16
 800403e:	4013      	ands	r3, r2
 8004040:	d100      	bne.n	8004044 <HAL_UART_IRQHandler+0x2bc>
 8004042:	e152      	b.n	80042ea <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004044:	23a0      	movs	r3, #160	@ 0xa0
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2210      	movs	r2, #16
 800404c:	4013      	ands	r3, r2
 800404e:	d100      	bne.n	8004052 <HAL_UART_IRQHandler+0x2ca>
 8004050:	e14b      	b.n	80042ea <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2210      	movs	r2, #16
 8004058:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	2240      	movs	r2, #64	@ 0x40
 8004062:	4013      	ands	r3, r2
 8004064:	2b40      	cmp	r3, #64	@ 0x40
 8004066:	d000      	beq.n	800406a <HAL_UART_IRQHandler+0x2e2>
 8004068:	e0bf      	b.n	80041ea <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	217e      	movs	r1, #126	@ 0x7e
 8004074:	187b      	adds	r3, r7, r1
 8004076:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004078:	187b      	adds	r3, r7, r1
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d100      	bne.n	8004082 <HAL_UART_IRQHandler+0x2fa>
 8004080:	e095      	b.n	80041ae <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2258      	movs	r2, #88	@ 0x58
 8004086:	5a9b      	ldrh	r3, [r3, r2]
 8004088:	187a      	adds	r2, r7, r1
 800408a:	8812      	ldrh	r2, [r2, #0]
 800408c:	429a      	cmp	r2, r3
 800408e:	d300      	bcc.n	8004092 <HAL_UART_IRQHandler+0x30a>
 8004090:	e08d      	b.n	80041ae <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	187a      	adds	r2, r7, r1
 8004096:	215a      	movs	r1, #90	@ 0x5a
 8004098:	8812      	ldrh	r2, [r2, #0]
 800409a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2220      	movs	r2, #32
 80040a6:	4013      	ands	r3, r2
 80040a8:	d16f      	bne.n	800418a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040aa:	f3ef 8310 	mrs	r3, PRIMASK
 80040ae:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80040b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80040b4:	2301      	movs	r3, #1
 80040b6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ba:	f383 8810 	msr	PRIMASK, r3
}
 80040be:	46c0      	nop			@ (mov r8, r8)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	49ad      	ldr	r1, [pc, #692]	@ (8004380 <HAL_UART_IRQHandler+0x5f8>)
 80040cc:	400a      	ands	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d6:	f383 8810 	msr	PRIMASK, r3
}
 80040da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040dc:	f3ef 8310 	mrs	r3, PRIMASK
 80040e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80040e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80040e6:	2301      	movs	r3, #1
 80040e8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040ec:	f383 8810 	msr	PRIMASK, r3
}
 80040f0:	46c0      	nop			@ (mov r8, r8)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2101      	movs	r1, #1
 80040fe:	438a      	bics	r2, r1
 8004100:	609a      	str	r2, [r3, #8]
 8004102:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004104:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004108:	f383 8810 	msr	PRIMASK, r3
}
 800410c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800410e:	f3ef 8310 	mrs	r3, PRIMASK
 8004112:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004114:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004116:	673b      	str	r3, [r7, #112]	@ 0x70
 8004118:	2301      	movs	r3, #1
 800411a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800411c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800411e:	f383 8810 	msr	PRIMASK, r3
}
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2140      	movs	r1, #64	@ 0x40
 8004130:	438a      	bics	r2, r1
 8004132:	609a      	str	r2, [r3, #8]
 8004134:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004136:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800413a:	f383 8810 	msr	PRIMASK, r3
}
 800413e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2280      	movs	r2, #128	@ 0x80
 8004144:	2120      	movs	r1, #32
 8004146:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800414e:	f3ef 8310 	mrs	r3, PRIMASK
 8004152:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004154:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004156:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004158:	2301      	movs	r3, #1
 800415a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800415e:	f383 8810 	msr	PRIMASK, r3
}
 8004162:	46c0      	nop			@ (mov r8, r8)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2110      	movs	r1, #16
 8004170:	438a      	bics	r2, r1
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004176:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004178:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800417a:	f383 8810 	msr	PRIMASK, r3
}
 800417e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004184:	0018      	movs	r0, r3
 8004186:	f7fd f80b 	bl	80011a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2202      	movs	r2, #2
 800418e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2258      	movs	r2, #88	@ 0x58
 8004194:	5a9a      	ldrh	r2, [r3, r2]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	215a      	movs	r1, #90	@ 0x5a
 800419a:	5a5b      	ldrh	r3, [r3, r1]
 800419c:	b29b      	uxth	r3, r3
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	0011      	movs	r1, r2
 80041a6:	0018      	movs	r0, r3
 80041a8:	f000 f8fe 	bl	80043a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80041ac:	e0e0      	b.n	8004370 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2258      	movs	r2, #88	@ 0x58
 80041b2:	5a9b      	ldrh	r3, [r3, r2]
 80041b4:	227e      	movs	r2, #126	@ 0x7e
 80041b6:	18ba      	adds	r2, r7, r2
 80041b8:	8812      	ldrh	r2, [r2, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d000      	beq.n	80041c0 <HAL_UART_IRQHandler+0x438>
 80041be:	e0d7      	b.n	8004370 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2220      	movs	r2, #32
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b20      	cmp	r3, #32
 80041ce:	d000      	beq.n	80041d2 <HAL_UART_IRQHandler+0x44a>
 80041d0:	e0ce      	b.n	8004370 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2202      	movs	r2, #2
 80041d6:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2258      	movs	r2, #88	@ 0x58
 80041dc:	5a9a      	ldrh	r2, [r3, r2]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	0011      	movs	r1, r2
 80041e2:	0018      	movs	r0, r3
 80041e4:	f000 f8e0 	bl	80043a8 <HAL_UARTEx_RxEventCallback>
      return;
 80041e8:	e0c2      	b.n	8004370 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2258      	movs	r2, #88	@ 0x58
 80041ee:	5a99      	ldrh	r1, [r3, r2]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	225a      	movs	r2, #90	@ 0x5a
 80041f4:	5a9b      	ldrh	r3, [r3, r2]
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	208e      	movs	r0, #142	@ 0x8e
 80041fa:	183b      	adds	r3, r7, r0
 80041fc:	1a8a      	subs	r2, r1, r2
 80041fe:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	225a      	movs	r2, #90	@ 0x5a
 8004204:	5a9b      	ldrh	r3, [r3, r2]
 8004206:	b29b      	uxth	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	d100      	bne.n	800420e <HAL_UART_IRQHandler+0x486>
 800420c:	e0b2      	b.n	8004374 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800420e:	183b      	adds	r3, r7, r0
 8004210:	881b      	ldrh	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d100      	bne.n	8004218 <HAL_UART_IRQHandler+0x490>
 8004216:	e0ad      	b.n	8004374 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004218:	f3ef 8310 	mrs	r3, PRIMASK
 800421c:	60fb      	str	r3, [r7, #12]
  return(result);
 800421e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004220:	2488      	movs	r4, #136	@ 0x88
 8004222:	193a      	adds	r2, r7, r4
 8004224:	6013      	str	r3, [r2, #0]
 8004226:	2301      	movs	r3, #1
 8004228:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f383 8810 	msr	PRIMASK, r3
}
 8004230:	46c0      	nop			@ (mov r8, r8)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4951      	ldr	r1, [pc, #324]	@ (8004384 <HAL_UART_IRQHandler+0x5fc>)
 800423e:	400a      	ands	r2, r1
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	193b      	adds	r3, r7, r4
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f383 8810 	msr	PRIMASK, r3
}
 800424e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004250:	f3ef 8310 	mrs	r3, PRIMASK
 8004254:	61bb      	str	r3, [r7, #24]
  return(result);
 8004256:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004258:	2484      	movs	r4, #132	@ 0x84
 800425a:	193a      	adds	r2, r7, r4
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	2301      	movs	r3, #1
 8004260:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	f383 8810 	msr	PRIMASK, r3
}
 8004268:	46c0      	nop			@ (mov r8, r8)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2101      	movs	r1, #1
 8004276:	438a      	bics	r2, r1
 8004278:	609a      	str	r2, [r3, #8]
 800427a:	193b      	adds	r3, r7, r4
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004280:	6a3b      	ldr	r3, [r7, #32]
 8004282:	f383 8810 	msr	PRIMASK, r3
}
 8004286:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2280      	movs	r2, #128	@ 0x80
 800428c:	2120      	movs	r1, #32
 800428e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800429c:	f3ef 8310 	mrs	r3, PRIMASK
 80042a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80042a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a4:	2480      	movs	r4, #128	@ 0x80
 80042a6:	193a      	adds	r2, r7, r4
 80042a8:	6013      	str	r3, [r2, #0]
 80042aa:	2301      	movs	r3, #1
 80042ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	f383 8810 	msr	PRIMASK, r3
}
 80042b4:	46c0      	nop			@ (mov r8, r8)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2110      	movs	r1, #16
 80042c2:	438a      	bics	r2, r1
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	193b      	adds	r3, r7, r4
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ce:	f383 8810 	msr	PRIMASK, r3
}
 80042d2:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042da:	183b      	adds	r3, r7, r0
 80042dc:	881a      	ldrh	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	0011      	movs	r1, r2
 80042e2:	0018      	movs	r0, r3
 80042e4:	f000 f860 	bl	80043a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80042e8:	e044      	b.n	8004374 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80042ea:	23a4      	movs	r3, #164	@ 0xa4
 80042ec:	18fb      	adds	r3, r7, r3
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	2380      	movs	r3, #128	@ 0x80
 80042f2:	035b      	lsls	r3, r3, #13
 80042f4:	4013      	ands	r3, r2
 80042f6:	d010      	beq.n	800431a <HAL_UART_IRQHandler+0x592>
 80042f8:	239c      	movs	r3, #156	@ 0x9c
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	2380      	movs	r3, #128	@ 0x80
 8004300:	03db      	lsls	r3, r3, #15
 8004302:	4013      	ands	r3, r2
 8004304:	d009      	beq.n	800431a <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2280      	movs	r2, #128	@ 0x80
 800430c:	0352      	lsls	r2, r2, #13
 800430e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	0018      	movs	r0, r3
 8004314:	f000 fd60 	bl	8004dd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004318:	e02f      	b.n	800437a <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800431a:	23a4      	movs	r3, #164	@ 0xa4
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2280      	movs	r2, #128	@ 0x80
 8004322:	4013      	ands	r3, r2
 8004324:	d00f      	beq.n	8004346 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004326:	23a0      	movs	r3, #160	@ 0xa0
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2280      	movs	r2, #128	@ 0x80
 800432e:	4013      	ands	r3, r2
 8004330:	d009      	beq.n	8004346 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004336:	2b00      	cmp	r3, #0
 8004338:	d01e      	beq.n	8004378 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	0010      	movs	r0, r2
 8004342:	4798      	blx	r3
    }
    return;
 8004344:	e018      	b.n	8004378 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004346:	23a4      	movs	r3, #164	@ 0xa4
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2240      	movs	r2, #64	@ 0x40
 800434e:	4013      	ands	r3, r2
 8004350:	d013      	beq.n	800437a <HAL_UART_IRQHandler+0x5f2>
 8004352:	23a0      	movs	r3, #160	@ 0xa0
 8004354:	18fb      	adds	r3, r7, r3
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2240      	movs	r2, #64	@ 0x40
 800435a:	4013      	ands	r3, r2
 800435c:	d00d      	beq.n	800437a <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	0018      	movs	r0, r3
 8004362:	f000 fd0e 	bl	8004d82 <UART_EndTransmit_IT>
    return;
 8004366:	e008      	b.n	800437a <HAL_UART_IRQHandler+0x5f2>
      return;
 8004368:	46c0      	nop			@ (mov r8, r8)
 800436a:	e006      	b.n	800437a <HAL_UART_IRQHandler+0x5f2>
    return;
 800436c:	46c0      	nop			@ (mov r8, r8)
 800436e:	e004      	b.n	800437a <HAL_UART_IRQHandler+0x5f2>
      return;
 8004370:	46c0      	nop			@ (mov r8, r8)
 8004372:	e002      	b.n	800437a <HAL_UART_IRQHandler+0x5f2>
      return;
 8004374:	46c0      	nop			@ (mov r8, r8)
 8004376:	e000      	b.n	800437a <HAL_UART_IRQHandler+0x5f2>
    return;
 8004378:	46c0      	nop			@ (mov r8, r8)
  }

}
 800437a:	46bd      	mov	sp, r7
 800437c:	b02b      	add	sp, #172	@ 0xac
 800437e:	bd90      	pop	{r4, r7, pc}
 8004380:	fffffeff 	.word	0xfffffeff
 8004384:	fffffedf 	.word	0xfffffedf

08004388 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004390:	46c0      	nop			@ (mov r8, r8)
 8004392:	46bd      	mov	sp, r7
 8004394:	b002      	add	sp, #8
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80043a0:	46c0      	nop			@ (mov r8, r8)
 80043a2:	46bd      	mov	sp, r7
 80043a4:	b002      	add	sp, #8
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	000a      	movs	r2, r1
 80043b2:	1cbb      	adds	r3, r7, #2
 80043b4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b002      	add	sp, #8
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043c0:	b5b0      	push	{r4, r5, r7, lr}
 80043c2:	b08e      	sub	sp, #56	@ 0x38
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043c8:	231a      	movs	r3, #26
 80043ca:	2218      	movs	r2, #24
 80043cc:	189b      	adds	r3, r3, r2
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	2200      	movs	r2, #0
 80043d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	431a      	orrs	r2, r3
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	431a      	orrs	r2, r3
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	69db      	ldr	r3, [r3, #28]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4ac3      	ldr	r2, [pc, #780]	@ (8004700 <UART_SetConfig+0x340>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	0019      	movs	r1, r3
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80043fe:	430a      	orrs	r2, r1
 8004400:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	4abe      	ldr	r2, [pc, #760]	@ (8004704 <UART_SetConfig+0x344>)
 800440a:	4013      	ands	r3, r2
 800440c:	0019      	movs	r1, r3
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	430a      	orrs	r2, r1
 8004418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4ab8      	ldr	r2, [pc, #736]	@ (8004708 <UART_SetConfig+0x348>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d004      	beq.n	8004434 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004430:	4313      	orrs	r3, r2
 8004432:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	4ab4      	ldr	r2, [pc, #720]	@ (800470c <UART_SetConfig+0x34c>)
 800443c:	4013      	ands	r3, r2
 800443e:	0019      	movs	r1, r3
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004446:	430a      	orrs	r2, r1
 8004448:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4ab0      	ldr	r2, [pc, #704]	@ (8004710 <UART_SetConfig+0x350>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d131      	bne.n	80044b8 <UART_SetConfig+0xf8>
 8004454:	4baf      	ldr	r3, [pc, #700]	@ (8004714 <UART_SetConfig+0x354>)
 8004456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004458:	2203      	movs	r2, #3
 800445a:	4013      	ands	r3, r2
 800445c:	2b03      	cmp	r3, #3
 800445e:	d01d      	beq.n	800449c <UART_SetConfig+0xdc>
 8004460:	d823      	bhi.n	80044aa <UART_SetConfig+0xea>
 8004462:	2b02      	cmp	r3, #2
 8004464:	d00c      	beq.n	8004480 <UART_SetConfig+0xc0>
 8004466:	d820      	bhi.n	80044aa <UART_SetConfig+0xea>
 8004468:	2b00      	cmp	r3, #0
 800446a:	d002      	beq.n	8004472 <UART_SetConfig+0xb2>
 800446c:	2b01      	cmp	r3, #1
 800446e:	d00e      	beq.n	800448e <UART_SetConfig+0xce>
 8004470:	e01b      	b.n	80044aa <UART_SetConfig+0xea>
 8004472:	231b      	movs	r3, #27
 8004474:	2218      	movs	r2, #24
 8004476:	189b      	adds	r3, r3, r2
 8004478:	19db      	adds	r3, r3, r7
 800447a:	2201      	movs	r2, #1
 800447c:	701a      	strb	r2, [r3, #0]
 800447e:	e0b4      	b.n	80045ea <UART_SetConfig+0x22a>
 8004480:	231b      	movs	r3, #27
 8004482:	2218      	movs	r2, #24
 8004484:	189b      	adds	r3, r3, r2
 8004486:	19db      	adds	r3, r3, r7
 8004488:	2202      	movs	r2, #2
 800448a:	701a      	strb	r2, [r3, #0]
 800448c:	e0ad      	b.n	80045ea <UART_SetConfig+0x22a>
 800448e:	231b      	movs	r3, #27
 8004490:	2218      	movs	r2, #24
 8004492:	189b      	adds	r3, r3, r2
 8004494:	19db      	adds	r3, r3, r7
 8004496:	2204      	movs	r2, #4
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	e0a6      	b.n	80045ea <UART_SetConfig+0x22a>
 800449c:	231b      	movs	r3, #27
 800449e:	2218      	movs	r2, #24
 80044a0:	189b      	adds	r3, r3, r2
 80044a2:	19db      	adds	r3, r3, r7
 80044a4:	2208      	movs	r2, #8
 80044a6:	701a      	strb	r2, [r3, #0]
 80044a8:	e09f      	b.n	80045ea <UART_SetConfig+0x22a>
 80044aa:	231b      	movs	r3, #27
 80044ac:	2218      	movs	r2, #24
 80044ae:	189b      	adds	r3, r3, r2
 80044b0:	19db      	adds	r3, r3, r7
 80044b2:	2210      	movs	r2, #16
 80044b4:	701a      	strb	r2, [r3, #0]
 80044b6:	e098      	b.n	80045ea <UART_SetConfig+0x22a>
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a96      	ldr	r2, [pc, #600]	@ (8004718 <UART_SetConfig+0x358>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d131      	bne.n	8004526 <UART_SetConfig+0x166>
 80044c2:	4b94      	ldr	r3, [pc, #592]	@ (8004714 <UART_SetConfig+0x354>)
 80044c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c6:	220c      	movs	r2, #12
 80044c8:	4013      	ands	r3, r2
 80044ca:	2b0c      	cmp	r3, #12
 80044cc:	d01d      	beq.n	800450a <UART_SetConfig+0x14a>
 80044ce:	d823      	bhi.n	8004518 <UART_SetConfig+0x158>
 80044d0:	2b08      	cmp	r3, #8
 80044d2:	d00c      	beq.n	80044ee <UART_SetConfig+0x12e>
 80044d4:	d820      	bhi.n	8004518 <UART_SetConfig+0x158>
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <UART_SetConfig+0x120>
 80044da:	2b04      	cmp	r3, #4
 80044dc:	d00e      	beq.n	80044fc <UART_SetConfig+0x13c>
 80044de:	e01b      	b.n	8004518 <UART_SetConfig+0x158>
 80044e0:	231b      	movs	r3, #27
 80044e2:	2218      	movs	r2, #24
 80044e4:	189b      	adds	r3, r3, r2
 80044e6:	19db      	adds	r3, r3, r7
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
 80044ec:	e07d      	b.n	80045ea <UART_SetConfig+0x22a>
 80044ee:	231b      	movs	r3, #27
 80044f0:	2218      	movs	r2, #24
 80044f2:	189b      	adds	r3, r3, r2
 80044f4:	19db      	adds	r3, r3, r7
 80044f6:	2202      	movs	r2, #2
 80044f8:	701a      	strb	r2, [r3, #0]
 80044fa:	e076      	b.n	80045ea <UART_SetConfig+0x22a>
 80044fc:	231b      	movs	r3, #27
 80044fe:	2218      	movs	r2, #24
 8004500:	189b      	adds	r3, r3, r2
 8004502:	19db      	adds	r3, r3, r7
 8004504:	2204      	movs	r2, #4
 8004506:	701a      	strb	r2, [r3, #0]
 8004508:	e06f      	b.n	80045ea <UART_SetConfig+0x22a>
 800450a:	231b      	movs	r3, #27
 800450c:	2218      	movs	r2, #24
 800450e:	189b      	adds	r3, r3, r2
 8004510:	19db      	adds	r3, r3, r7
 8004512:	2208      	movs	r2, #8
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	e068      	b.n	80045ea <UART_SetConfig+0x22a>
 8004518:	231b      	movs	r3, #27
 800451a:	2218      	movs	r2, #24
 800451c:	189b      	adds	r3, r3, r2
 800451e:	19db      	adds	r3, r3, r7
 8004520:	2210      	movs	r2, #16
 8004522:	701a      	strb	r2, [r3, #0]
 8004524:	e061      	b.n	80045ea <UART_SetConfig+0x22a>
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a7c      	ldr	r2, [pc, #496]	@ (800471c <UART_SetConfig+0x35c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d106      	bne.n	800453e <UART_SetConfig+0x17e>
 8004530:	231b      	movs	r3, #27
 8004532:	2218      	movs	r2, #24
 8004534:	189b      	adds	r3, r3, r2
 8004536:	19db      	adds	r3, r3, r7
 8004538:	2200      	movs	r2, #0
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	e055      	b.n	80045ea <UART_SetConfig+0x22a>
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a77      	ldr	r2, [pc, #476]	@ (8004720 <UART_SetConfig+0x360>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d106      	bne.n	8004556 <UART_SetConfig+0x196>
 8004548:	231b      	movs	r3, #27
 800454a:	2218      	movs	r2, #24
 800454c:	189b      	adds	r3, r3, r2
 800454e:	19db      	adds	r3, r3, r7
 8004550:	2200      	movs	r2, #0
 8004552:	701a      	strb	r2, [r3, #0]
 8004554:	e049      	b.n	80045ea <UART_SetConfig+0x22a>
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a6b      	ldr	r2, [pc, #428]	@ (8004708 <UART_SetConfig+0x348>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d13e      	bne.n	80045de <UART_SetConfig+0x21e>
 8004560:	4b6c      	ldr	r3, [pc, #432]	@ (8004714 <UART_SetConfig+0x354>)
 8004562:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004564:	23c0      	movs	r3, #192	@ 0xc0
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	4013      	ands	r3, r2
 800456a:	22c0      	movs	r2, #192	@ 0xc0
 800456c:	0112      	lsls	r2, r2, #4
 800456e:	4293      	cmp	r3, r2
 8004570:	d027      	beq.n	80045c2 <UART_SetConfig+0x202>
 8004572:	22c0      	movs	r2, #192	@ 0xc0
 8004574:	0112      	lsls	r2, r2, #4
 8004576:	4293      	cmp	r3, r2
 8004578:	d82a      	bhi.n	80045d0 <UART_SetConfig+0x210>
 800457a:	2280      	movs	r2, #128	@ 0x80
 800457c:	0112      	lsls	r2, r2, #4
 800457e:	4293      	cmp	r3, r2
 8004580:	d011      	beq.n	80045a6 <UART_SetConfig+0x1e6>
 8004582:	2280      	movs	r2, #128	@ 0x80
 8004584:	0112      	lsls	r2, r2, #4
 8004586:	4293      	cmp	r3, r2
 8004588:	d822      	bhi.n	80045d0 <UART_SetConfig+0x210>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d004      	beq.n	8004598 <UART_SetConfig+0x1d8>
 800458e:	2280      	movs	r2, #128	@ 0x80
 8004590:	00d2      	lsls	r2, r2, #3
 8004592:	4293      	cmp	r3, r2
 8004594:	d00e      	beq.n	80045b4 <UART_SetConfig+0x1f4>
 8004596:	e01b      	b.n	80045d0 <UART_SetConfig+0x210>
 8004598:	231b      	movs	r3, #27
 800459a:	2218      	movs	r2, #24
 800459c:	189b      	adds	r3, r3, r2
 800459e:	19db      	adds	r3, r3, r7
 80045a0:	2200      	movs	r2, #0
 80045a2:	701a      	strb	r2, [r3, #0]
 80045a4:	e021      	b.n	80045ea <UART_SetConfig+0x22a>
 80045a6:	231b      	movs	r3, #27
 80045a8:	2218      	movs	r2, #24
 80045aa:	189b      	adds	r3, r3, r2
 80045ac:	19db      	adds	r3, r3, r7
 80045ae:	2202      	movs	r2, #2
 80045b0:	701a      	strb	r2, [r3, #0]
 80045b2:	e01a      	b.n	80045ea <UART_SetConfig+0x22a>
 80045b4:	231b      	movs	r3, #27
 80045b6:	2218      	movs	r2, #24
 80045b8:	189b      	adds	r3, r3, r2
 80045ba:	19db      	adds	r3, r3, r7
 80045bc:	2204      	movs	r2, #4
 80045be:	701a      	strb	r2, [r3, #0]
 80045c0:	e013      	b.n	80045ea <UART_SetConfig+0x22a>
 80045c2:	231b      	movs	r3, #27
 80045c4:	2218      	movs	r2, #24
 80045c6:	189b      	adds	r3, r3, r2
 80045c8:	19db      	adds	r3, r3, r7
 80045ca:	2208      	movs	r2, #8
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	e00c      	b.n	80045ea <UART_SetConfig+0x22a>
 80045d0:	231b      	movs	r3, #27
 80045d2:	2218      	movs	r2, #24
 80045d4:	189b      	adds	r3, r3, r2
 80045d6:	19db      	adds	r3, r3, r7
 80045d8:	2210      	movs	r2, #16
 80045da:	701a      	strb	r2, [r3, #0]
 80045dc:	e005      	b.n	80045ea <UART_SetConfig+0x22a>
 80045de:	231b      	movs	r3, #27
 80045e0:	2218      	movs	r2, #24
 80045e2:	189b      	adds	r3, r3, r2
 80045e4:	19db      	adds	r3, r3, r7
 80045e6:	2210      	movs	r2, #16
 80045e8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a46      	ldr	r2, [pc, #280]	@ (8004708 <UART_SetConfig+0x348>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d000      	beq.n	80045f6 <UART_SetConfig+0x236>
 80045f4:	e09a      	b.n	800472c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045f6:	231b      	movs	r3, #27
 80045f8:	2218      	movs	r2, #24
 80045fa:	189b      	adds	r3, r3, r2
 80045fc:	19db      	adds	r3, r3, r7
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	2b08      	cmp	r3, #8
 8004602:	d01d      	beq.n	8004640 <UART_SetConfig+0x280>
 8004604:	dc20      	bgt.n	8004648 <UART_SetConfig+0x288>
 8004606:	2b04      	cmp	r3, #4
 8004608:	d015      	beq.n	8004636 <UART_SetConfig+0x276>
 800460a:	dc1d      	bgt.n	8004648 <UART_SetConfig+0x288>
 800460c:	2b00      	cmp	r3, #0
 800460e:	d002      	beq.n	8004616 <UART_SetConfig+0x256>
 8004610:	2b02      	cmp	r3, #2
 8004612:	d005      	beq.n	8004620 <UART_SetConfig+0x260>
 8004614:	e018      	b.n	8004648 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004616:	f7fe fc55 	bl	8002ec4 <HAL_RCC_GetPCLK1Freq>
 800461a:	0003      	movs	r3, r0
 800461c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800461e:	e01c      	b.n	800465a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004620:	4b3c      	ldr	r3, [pc, #240]	@ (8004714 <UART_SetConfig+0x354>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2210      	movs	r2, #16
 8004626:	4013      	ands	r3, r2
 8004628:	d002      	beq.n	8004630 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800462a:	4b3e      	ldr	r3, [pc, #248]	@ (8004724 <UART_SetConfig+0x364>)
 800462c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800462e:	e014      	b.n	800465a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004630:	4b3d      	ldr	r3, [pc, #244]	@ (8004728 <UART_SetConfig+0x368>)
 8004632:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004634:	e011      	b.n	800465a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004636:	f7fe fbb5 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 800463a:	0003      	movs	r3, r0
 800463c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800463e:	e00c      	b.n	800465a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004640:	2380      	movs	r3, #128	@ 0x80
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004646:	e008      	b.n	800465a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800464c:	231a      	movs	r3, #26
 800464e:	2218      	movs	r2, #24
 8004650:	189b      	adds	r3, r3, r2
 8004652:	19db      	adds	r3, r3, r7
 8004654:	2201      	movs	r2, #1
 8004656:	701a      	strb	r2, [r3, #0]
        break;
 8004658:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800465a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465c:	2b00      	cmp	r3, #0
 800465e:	d100      	bne.n	8004662 <UART_SetConfig+0x2a2>
 8004660:	e133      	b.n	80048ca <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	685a      	ldr	r2, [r3, #4]
 8004666:	0013      	movs	r3, r2
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	189b      	adds	r3, r3, r2
 800466c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800466e:	429a      	cmp	r2, r3
 8004670:	d305      	bcc.n	800467e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800467a:	429a      	cmp	r2, r3
 800467c:	d906      	bls.n	800468c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800467e:	231a      	movs	r3, #26
 8004680:	2218      	movs	r2, #24
 8004682:	189b      	adds	r3, r3, r2
 8004684:	19db      	adds	r3, r3, r7
 8004686:	2201      	movs	r2, #1
 8004688:	701a      	strb	r2, [r3, #0]
 800468a:	e11e      	b.n	80048ca <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800468c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800468e:	613b      	str	r3, [r7, #16]
 8004690:	2300      	movs	r3, #0
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	6939      	ldr	r1, [r7, #16]
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	000b      	movs	r3, r1
 800469a:	0e1b      	lsrs	r3, r3, #24
 800469c:	0010      	movs	r0, r2
 800469e:	0205      	lsls	r5, r0, #8
 80046a0:	431d      	orrs	r5, r3
 80046a2:	000b      	movs	r3, r1
 80046a4:	021c      	lsls	r4, r3, #8
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	085b      	lsrs	r3, r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	68b8      	ldr	r0, [r7, #8]
 80046b4:	68f9      	ldr	r1, [r7, #12]
 80046b6:	1900      	adds	r0, r0, r4
 80046b8:	4169      	adcs	r1, r5
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	2300      	movs	r3, #0
 80046c2:	607b      	str	r3, [r7, #4]
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f7fb fdb4 	bl	8000234 <__aeabi_uldivmod>
 80046cc:	0002      	movs	r2, r0
 80046ce:	000b      	movs	r3, r1
 80046d0:	0013      	movs	r3, r2
 80046d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046d6:	23c0      	movs	r3, #192	@ 0xc0
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	429a      	cmp	r2, r3
 80046dc:	d309      	bcc.n	80046f2 <UART_SetConfig+0x332>
 80046de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046e0:	2380      	movs	r3, #128	@ 0x80
 80046e2:	035b      	lsls	r3, r3, #13
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d204      	bcs.n	80046f2 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046ee:	60da      	str	r2, [r3, #12]
 80046f0:	e0eb      	b.n	80048ca <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80046f2:	231a      	movs	r3, #26
 80046f4:	2218      	movs	r2, #24
 80046f6:	189b      	adds	r3, r3, r2
 80046f8:	19db      	adds	r3, r3, r7
 80046fa:	2201      	movs	r2, #1
 80046fc:	701a      	strb	r2, [r3, #0]
 80046fe:	e0e4      	b.n	80048ca <UART_SetConfig+0x50a>
 8004700:	efff69f3 	.word	0xefff69f3
 8004704:	ffffcfff 	.word	0xffffcfff
 8004708:	40004800 	.word	0x40004800
 800470c:	fffff4ff 	.word	0xfffff4ff
 8004710:	40013800 	.word	0x40013800
 8004714:	40021000 	.word	0x40021000
 8004718:	40004400 	.word	0x40004400
 800471c:	40004c00 	.word	0x40004c00
 8004720:	40005000 	.word	0x40005000
 8004724:	003d0900 	.word	0x003d0900
 8004728:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	69da      	ldr	r2, [r3, #28]
 8004730:	2380      	movs	r3, #128	@ 0x80
 8004732:	021b      	lsls	r3, r3, #8
 8004734:	429a      	cmp	r2, r3
 8004736:	d000      	beq.n	800473a <UART_SetConfig+0x37a>
 8004738:	e070      	b.n	800481c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800473a:	231b      	movs	r3, #27
 800473c:	2218      	movs	r2, #24
 800473e:	189b      	adds	r3, r3, r2
 8004740:	19db      	adds	r3, r3, r7
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b08      	cmp	r3, #8
 8004746:	d822      	bhi.n	800478e <UART_SetConfig+0x3ce>
 8004748:	009a      	lsls	r2, r3, #2
 800474a:	4b67      	ldr	r3, [pc, #412]	@ (80048e8 <UART_SetConfig+0x528>)
 800474c:	18d3      	adds	r3, r2, r3
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004752:	f7fe fbb7 	bl	8002ec4 <HAL_RCC_GetPCLK1Freq>
 8004756:	0003      	movs	r3, r0
 8004758:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800475a:	e021      	b.n	80047a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800475c:	f7fe fbc8 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 8004760:	0003      	movs	r3, r0
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004764:	e01c      	b.n	80047a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004766:	4b61      	ldr	r3, [pc, #388]	@ (80048ec <UART_SetConfig+0x52c>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2210      	movs	r2, #16
 800476c:	4013      	ands	r3, r2
 800476e:	d002      	beq.n	8004776 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004770:	4b5f      	ldr	r3, [pc, #380]	@ (80048f0 <UART_SetConfig+0x530>)
 8004772:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004774:	e014      	b.n	80047a0 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004776:	4b5f      	ldr	r3, [pc, #380]	@ (80048f4 <UART_SetConfig+0x534>)
 8004778:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800477a:	e011      	b.n	80047a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800477c:	f7fe fb12 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8004780:	0003      	movs	r3, r0
 8004782:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004784:	e00c      	b.n	80047a0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004786:	2380      	movs	r3, #128	@ 0x80
 8004788:	021b      	lsls	r3, r3, #8
 800478a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800478c:	e008      	b.n	80047a0 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800478e:	2300      	movs	r3, #0
 8004790:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004792:	231a      	movs	r3, #26
 8004794:	2218      	movs	r2, #24
 8004796:	189b      	adds	r3, r3, r2
 8004798:	19db      	adds	r3, r3, r7
 800479a:	2201      	movs	r2, #1
 800479c:	701a      	strb	r2, [r3, #0]
        break;
 800479e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d100      	bne.n	80047a8 <UART_SetConfig+0x3e8>
 80047a6:	e090      	b.n	80048ca <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047aa:	005a      	lsls	r2, r3, #1
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	085b      	lsrs	r3, r3, #1
 80047b2:	18d2      	adds	r2, r2, r3
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	0019      	movs	r1, r3
 80047ba:	0010      	movs	r0, r2
 80047bc:	f7fb fcae 	bl	800011c <__udivsi3>
 80047c0:	0003      	movs	r3, r0
 80047c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c6:	2b0f      	cmp	r3, #15
 80047c8:	d921      	bls.n	800480e <UART_SetConfig+0x44e>
 80047ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047cc:	2380      	movs	r3, #128	@ 0x80
 80047ce:	025b      	lsls	r3, r3, #9
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d21c      	bcs.n	800480e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	200e      	movs	r0, #14
 80047da:	2418      	movs	r4, #24
 80047dc:	1903      	adds	r3, r0, r4
 80047de:	19db      	adds	r3, r3, r7
 80047e0:	210f      	movs	r1, #15
 80047e2:	438a      	bics	r2, r1
 80047e4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e8:	085b      	lsrs	r3, r3, #1
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	2207      	movs	r2, #7
 80047ee:	4013      	ands	r3, r2
 80047f0:	b299      	uxth	r1, r3
 80047f2:	1903      	adds	r3, r0, r4
 80047f4:	19db      	adds	r3, r3, r7
 80047f6:	1902      	adds	r2, r0, r4
 80047f8:	19d2      	adds	r2, r2, r7
 80047fa:	8812      	ldrh	r2, [r2, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	1902      	adds	r2, r0, r4
 8004806:	19d2      	adds	r2, r2, r7
 8004808:	8812      	ldrh	r2, [r2, #0]
 800480a:	60da      	str	r2, [r3, #12]
 800480c:	e05d      	b.n	80048ca <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800480e:	231a      	movs	r3, #26
 8004810:	2218      	movs	r2, #24
 8004812:	189b      	adds	r3, r3, r2
 8004814:	19db      	adds	r3, r3, r7
 8004816:	2201      	movs	r2, #1
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	e056      	b.n	80048ca <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800481c:	231b      	movs	r3, #27
 800481e:	2218      	movs	r2, #24
 8004820:	189b      	adds	r3, r3, r2
 8004822:	19db      	adds	r3, r3, r7
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b08      	cmp	r3, #8
 8004828:	d822      	bhi.n	8004870 <UART_SetConfig+0x4b0>
 800482a:	009a      	lsls	r2, r3, #2
 800482c:	4b32      	ldr	r3, [pc, #200]	@ (80048f8 <UART_SetConfig+0x538>)
 800482e:	18d3      	adds	r3, r2, r3
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004834:	f7fe fb46 	bl	8002ec4 <HAL_RCC_GetPCLK1Freq>
 8004838:	0003      	movs	r3, r0
 800483a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800483c:	e021      	b.n	8004882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800483e:	f7fe fb57 	bl	8002ef0 <HAL_RCC_GetPCLK2Freq>
 8004842:	0003      	movs	r3, r0
 8004844:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004846:	e01c      	b.n	8004882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004848:	4b28      	ldr	r3, [pc, #160]	@ (80048ec <UART_SetConfig+0x52c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2210      	movs	r2, #16
 800484e:	4013      	ands	r3, r2
 8004850:	d002      	beq.n	8004858 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004852:	4b27      	ldr	r3, [pc, #156]	@ (80048f0 <UART_SetConfig+0x530>)
 8004854:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004856:	e014      	b.n	8004882 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004858:	4b26      	ldr	r3, [pc, #152]	@ (80048f4 <UART_SetConfig+0x534>)
 800485a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800485c:	e011      	b.n	8004882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800485e:	f7fe faa1 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8004862:	0003      	movs	r3, r0
 8004864:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004866:	e00c      	b.n	8004882 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004868:	2380      	movs	r3, #128	@ 0x80
 800486a:	021b      	lsls	r3, r3, #8
 800486c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800486e:	e008      	b.n	8004882 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004874:	231a      	movs	r3, #26
 8004876:	2218      	movs	r2, #24
 8004878:	189b      	adds	r3, r3, r2
 800487a:	19db      	adds	r3, r3, r7
 800487c:	2201      	movs	r2, #1
 800487e:	701a      	strb	r2, [r3, #0]
        break;
 8004880:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004884:	2b00      	cmp	r3, #0
 8004886:	d020      	beq.n	80048ca <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	085a      	lsrs	r2, r3, #1
 800488e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004890:	18d2      	adds	r2, r2, r3
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	0019      	movs	r1, r3
 8004898:	0010      	movs	r0, r2
 800489a:	f7fb fc3f 	bl	800011c <__udivsi3>
 800489e:	0003      	movs	r3, r0
 80048a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a4:	2b0f      	cmp	r3, #15
 80048a6:	d90a      	bls.n	80048be <UART_SetConfig+0x4fe>
 80048a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048aa:	2380      	movs	r3, #128	@ 0x80
 80048ac:	025b      	lsls	r3, r3, #9
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d205      	bcs.n	80048be <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	60da      	str	r2, [r3, #12]
 80048bc:	e005      	b.n	80048ca <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80048be:	231a      	movs	r3, #26
 80048c0:	2218      	movs	r2, #24
 80048c2:	189b      	adds	r3, r3, r2
 80048c4:	19db      	adds	r3, r3, r7
 80048c6:	2201      	movs	r2, #1
 80048c8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	2200      	movs	r2, #0
 80048ce:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	2200      	movs	r2, #0
 80048d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80048d6:	231a      	movs	r3, #26
 80048d8:	2218      	movs	r2, #24
 80048da:	189b      	adds	r3, r3, r2
 80048dc:	19db      	adds	r3, r3, r7
 80048de:	781b      	ldrb	r3, [r3, #0]
}
 80048e0:	0018      	movs	r0, r3
 80048e2:	46bd      	mov	sp, r7
 80048e4:	b00e      	add	sp, #56	@ 0x38
 80048e6:	bdb0      	pop	{r4, r5, r7, pc}
 80048e8:	08005ef0 	.word	0x08005ef0
 80048ec:	40021000 	.word	0x40021000
 80048f0:	003d0900 	.word	0x003d0900
 80048f4:	00f42400 	.word	0x00f42400
 80048f8:	08005f14 	.word	0x08005f14

080048fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	2208      	movs	r2, #8
 800490a:	4013      	ands	r3, r2
 800490c:	d00b      	beq.n	8004926 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4a4a      	ldr	r2, [pc, #296]	@ (8004a40 <UART_AdvFeatureConfig+0x144>)
 8004916:	4013      	ands	r3, r2
 8004918:	0019      	movs	r1, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492a:	2201      	movs	r2, #1
 800492c:	4013      	ands	r3, r2
 800492e:	d00b      	beq.n	8004948 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	4a43      	ldr	r2, [pc, #268]	@ (8004a44 <UART_AdvFeatureConfig+0x148>)
 8004938:	4013      	ands	r3, r2
 800493a:	0019      	movs	r1, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	2202      	movs	r2, #2
 800494e:	4013      	ands	r3, r2
 8004950:	d00b      	beq.n	800496a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	4a3b      	ldr	r2, [pc, #236]	@ (8004a48 <UART_AdvFeatureConfig+0x14c>)
 800495a:	4013      	ands	r3, r2
 800495c:	0019      	movs	r1, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	2204      	movs	r2, #4
 8004970:	4013      	ands	r3, r2
 8004972:	d00b      	beq.n	800498c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	4a34      	ldr	r2, [pc, #208]	@ (8004a4c <UART_AdvFeatureConfig+0x150>)
 800497c:	4013      	ands	r3, r2
 800497e:	0019      	movs	r1, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	430a      	orrs	r2, r1
 800498a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004990:	2210      	movs	r2, #16
 8004992:	4013      	ands	r3, r2
 8004994:	d00b      	beq.n	80049ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	4a2c      	ldr	r2, [pc, #176]	@ (8004a50 <UART_AdvFeatureConfig+0x154>)
 800499e:	4013      	ands	r3, r2
 80049a0:	0019      	movs	r1, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	2220      	movs	r2, #32
 80049b4:	4013      	ands	r3, r2
 80049b6:	d00b      	beq.n	80049d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	4a25      	ldr	r2, [pc, #148]	@ (8004a54 <UART_AdvFeatureConfig+0x158>)
 80049c0:	4013      	ands	r3, r2
 80049c2:	0019      	movs	r1, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	430a      	orrs	r2, r1
 80049ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	2240      	movs	r2, #64	@ 0x40
 80049d6:	4013      	ands	r3, r2
 80049d8:	d01d      	beq.n	8004a16 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004a58 <UART_AdvFeatureConfig+0x15c>)
 80049e2:	4013      	ands	r3, r2
 80049e4:	0019      	movs	r1, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049f6:	2380      	movs	r3, #128	@ 0x80
 80049f8:	035b      	lsls	r3, r3, #13
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d10b      	bne.n	8004a16 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	4a15      	ldr	r2, [pc, #84]	@ (8004a5c <UART_AdvFeatureConfig+0x160>)
 8004a06:	4013      	ands	r3, r2
 8004a08:	0019      	movs	r1, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	2280      	movs	r2, #128	@ 0x80
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d00b      	beq.n	8004a38 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	4a0e      	ldr	r2, [pc, #56]	@ (8004a60 <UART_AdvFeatureConfig+0x164>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	0019      	movs	r1, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	430a      	orrs	r2, r1
 8004a36:	605a      	str	r2, [r3, #4]
  }
}
 8004a38:	46c0      	nop			@ (mov r8, r8)
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	b002      	add	sp, #8
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	ffff7fff 	.word	0xffff7fff
 8004a44:	fffdffff 	.word	0xfffdffff
 8004a48:	fffeffff 	.word	0xfffeffff
 8004a4c:	fffbffff 	.word	0xfffbffff
 8004a50:	ffffefff 	.word	0xffffefff
 8004a54:	ffffdfff 	.word	0xffffdfff
 8004a58:	ffefffff 	.word	0xffefffff
 8004a5c:	ff9fffff 	.word	0xff9fffff
 8004a60:	fff7ffff 	.word	0xfff7ffff

08004a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b092      	sub	sp, #72	@ 0x48
 8004a68:	af02      	add	r7, sp, #8
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2284      	movs	r2, #132	@ 0x84
 8004a70:	2100      	movs	r1, #0
 8004a72:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a74:	f7fc fa88 	bl	8000f88 <HAL_GetTick>
 8004a78:	0003      	movs	r3, r0
 8004a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2208      	movs	r2, #8
 8004a84:	4013      	ands	r3, r2
 8004a86:	2b08      	cmp	r3, #8
 8004a88:	d12c      	bne.n	8004ae4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a8c:	2280      	movs	r2, #128	@ 0x80
 8004a8e:	0391      	lsls	r1, r2, #14
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	4a46      	ldr	r2, [pc, #280]	@ (8004bac <UART_CheckIdleState+0x148>)
 8004a94:	9200      	str	r2, [sp, #0]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f000 f88c 	bl	8004bb4 <UART_WaitOnFlagUntilTimeout>
 8004a9c:	1e03      	subs	r3, r0, #0
 8004a9e:	d021      	beq.n	8004ae4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004aaa:	2301      	movs	r3, #1
 8004aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab0:	f383 8810 	msr	PRIMASK, r3
}
 8004ab4:	46c0      	nop			@ (mov r8, r8)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2180      	movs	r1, #128	@ 0x80
 8004ac2:	438a      	bics	r2, r1
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004acc:	f383 8810 	msr	PRIMASK, r3
}
 8004ad0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2278      	movs	r2, #120	@ 0x78
 8004adc:	2100      	movs	r1, #0
 8004ade:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e05f      	b.n	8004ba4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2204      	movs	r2, #4
 8004aec:	4013      	ands	r3, r2
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d146      	bne.n	8004b80 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af4:	2280      	movs	r2, #128	@ 0x80
 8004af6:	03d1      	lsls	r1, r2, #15
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	4a2c      	ldr	r2, [pc, #176]	@ (8004bac <UART_CheckIdleState+0x148>)
 8004afc:	9200      	str	r2, [sp, #0]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f000 f858 	bl	8004bb4 <UART_WaitOnFlagUntilTimeout>
 8004b04:	1e03      	subs	r3, r0, #0
 8004b06:	d03b      	beq.n	8004b80 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b08:	f3ef 8310 	mrs	r3, PRIMASK
 8004b0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b10:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b12:	2301      	movs	r3, #1
 8004b14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f383 8810 	msr	PRIMASK, r3
}
 8004b1c:	46c0      	nop			@ (mov r8, r8)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4921      	ldr	r1, [pc, #132]	@ (8004bb0 <UART_CheckIdleState+0x14c>)
 8004b2a:	400a      	ands	r2, r1
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f383 8810 	msr	PRIMASK, r3
}
 8004b38:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b3a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b3e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b40:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b42:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b44:	2301      	movs	r3, #1
 8004b46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f383 8810 	msr	PRIMASK, r3
}
 8004b4e:	46c0      	nop			@ (mov r8, r8)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689a      	ldr	r2, [r3, #8]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	438a      	bics	r2, r1
 8004b5e:	609a      	str	r2, [r3, #8]
 8004b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	f383 8810 	msr	PRIMASK, r3
}
 8004b6a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2280      	movs	r2, #128	@ 0x80
 8004b70:	2120      	movs	r1, #32
 8004b72:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2278      	movs	r2, #120	@ 0x78
 8004b78:	2100      	movs	r1, #0
 8004b7a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e011      	b.n	8004ba4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2220      	movs	r2, #32
 8004b84:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2280      	movs	r2, #128	@ 0x80
 8004b8a:	2120      	movs	r1, #32
 8004b8c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2278      	movs	r2, #120	@ 0x78
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	b010      	add	sp, #64	@ 0x40
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	01ffffff 	.word	0x01ffffff
 8004bb0:	fffffedf 	.word	0xfffffedf

08004bb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	603b      	str	r3, [r7, #0]
 8004bc0:	1dfb      	adds	r3, r7, #7
 8004bc2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bc4:	e051      	b.n	8004c6a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	d04e      	beq.n	8004c6a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bcc:	f7fc f9dc 	bl	8000f88 <HAL_GetTick>
 8004bd0:	0002      	movs	r2, r0
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d302      	bcc.n	8004be2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e051      	b.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2204      	movs	r2, #4
 8004bee:	4013      	ands	r3, r2
 8004bf0:	d03b      	beq.n	8004c6a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	2b80      	cmp	r3, #128	@ 0x80
 8004bf6:	d038      	beq.n	8004c6a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	2b40      	cmp	r3, #64	@ 0x40
 8004bfc:	d035      	beq.n	8004c6a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	2208      	movs	r2, #8
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d111      	bne.n	8004c30 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2208      	movs	r2, #8
 8004c12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	0018      	movs	r0, r3
 8004c18:	f000 f83c 	bl	8004c94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2284      	movs	r2, #132	@ 0x84
 8004c20:	2108      	movs	r1, #8
 8004c22:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2278      	movs	r2, #120	@ 0x78
 8004c28:	2100      	movs	r1, #0
 8004c2a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e02c      	b.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	69da      	ldr	r2, [r3, #28]
 8004c36:	2380      	movs	r3, #128	@ 0x80
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	401a      	ands	r2, r3
 8004c3c:	2380      	movs	r3, #128	@ 0x80
 8004c3e:	011b      	lsls	r3, r3, #4
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d112      	bne.n	8004c6a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2280      	movs	r2, #128	@ 0x80
 8004c4a:	0112      	lsls	r2, r2, #4
 8004c4c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	0018      	movs	r0, r3
 8004c52:	f000 f81f 	bl	8004c94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2284      	movs	r2, #132	@ 0x84
 8004c5a:	2120      	movs	r1, #32
 8004c5c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2278      	movs	r2, #120	@ 0x78
 8004c62:	2100      	movs	r1, #0
 8004c64:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e00f      	b.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	69db      	ldr	r3, [r3, #28]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	4013      	ands	r3, r2
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	425a      	negs	r2, r3
 8004c7a:	4153      	adcs	r3, r2
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	001a      	movs	r2, r3
 8004c80:	1dfb      	adds	r3, r7, #7
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d09e      	beq.n	8004bc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	0018      	movs	r0, r3
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	b004      	add	sp, #16
 8004c90:	bd80      	pop	{r7, pc}
	...

08004c94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b08e      	sub	sp, #56	@ 0x38
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004ca0:	617b      	str	r3, [r7, #20]
  return(result);
 8004ca2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ca4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	f383 8810 	msr	PRIMASK, r3
}
 8004cb0:	46c0      	nop			@ (mov r8, r8)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4926      	ldr	r1, [pc, #152]	@ (8004d58 <UART_EndRxTransfer+0xc4>)
 8004cbe:	400a      	ands	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	f383 8810 	msr	PRIMASK, r3
}
 8004ccc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cce:	f3ef 8310 	mrs	r3, PRIMASK
 8004cd2:	623b      	str	r3, [r7, #32]
  return(result);
 8004cd4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cd8:	2301      	movs	r3, #1
 8004cda:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	f383 8810 	msr	PRIMASK, r3
}
 8004ce2:	46c0      	nop			@ (mov r8, r8)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689a      	ldr	r2, [r3, #8]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2101      	movs	r1, #1
 8004cf0:	438a      	bics	r2, r1
 8004cf2:	609a      	str	r2, [r3, #8]
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	f383 8810 	msr	PRIMASK, r3
}
 8004cfe:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d118      	bne.n	8004d3a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d08:	f3ef 8310 	mrs	r3, PRIMASK
 8004d0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d0e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d12:	2301      	movs	r3, #1
 8004d14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f383 8810 	msr	PRIMASK, r3
}
 8004d1c:	46c0      	nop			@ (mov r8, r8)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2110      	movs	r1, #16
 8004d2a:	438a      	bics	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f383 8810 	msr	PRIMASK, r3
}
 8004d38:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2280      	movs	r2, #128	@ 0x80
 8004d3e:	2120      	movs	r1, #32
 8004d40:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d4e:	46c0      	nop			@ (mov r8, r8)
 8004d50:	46bd      	mov	sp, r7
 8004d52:	b00e      	add	sp, #56	@ 0x38
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	46c0      	nop			@ (mov r8, r8)
 8004d58:	fffffedf 	.word	0xfffffedf

08004d5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	225a      	movs	r2, #90	@ 0x5a
 8004d6e:	2100      	movs	r1, #0
 8004d70:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	0018      	movs	r0, r3
 8004d76:	f7ff fb0f 	bl	8004398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d7a:	46c0      	nop			@ (mov r8, r8)
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	b004      	add	sp, #16
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b086      	sub	sp, #24
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d90:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	2301      	movs	r3, #1
 8004d96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f383 8810 	msr	PRIMASK, r3
}
 8004d9e:	46c0      	nop			@ (mov r8, r8)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2140      	movs	r1, #64	@ 0x40
 8004dac:	438a      	bics	r2, r1
 8004dae:	601a      	str	r2, [r3, #0]
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f383 8810 	msr	PRIMASK, r3
}
 8004dba:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	0018      	movs	r0, r3
 8004dcc:	f7ff fadc 	bl	8004388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dd0:	46c0      	nop			@ (mov r8, r8)
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	b006      	add	sp, #24
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004de0:	46c0      	nop			@ (mov r8, r8)
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b002      	add	sp, #8
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <MPU6050_WakeUp>:
 */
#include "main.h"
#include "mpu6050.h"


uint8_t MPU6050_WakeUp(I2C_HandleTypeDef *i2c){
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af04      	add	r7, sp, #16
 8004dee:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x0;
 8004df0:	210f      	movs	r1, #15
 8004df2:	187b      	adds	r3, r7, r1
 8004df4:	2200      	movs	r2, #0
 8004df6:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Write(i2c,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,2000)==HAL_OK)
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	23fa      	movs	r3, #250	@ 0xfa
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	9302      	str	r3, [sp, #8]
 8004e00:	2301      	movs	r3, #1
 8004e02:	9301      	str	r3, [sp, #4]
 8004e04:	187b      	adds	r3, r7, r1
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	2301      	movs	r3, #1
 8004e0a:	226b      	movs	r2, #107	@ 0x6b
 8004e0c:	21d0      	movs	r1, #208	@ 0xd0
 8004e0e:	f7fc fcb7 	bl	8001780 <HAL_I2C_Mem_Write>
 8004e12:	1e03      	subs	r3, r0, #0
 8004e14:	d101      	bne.n	8004e1a <MPU6050_WakeUp+0x32>
		return 1;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <MPU6050_WakeUp+0x34>
	else
		return 0;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	b004      	add	sp, #16
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <MPU6050_Who>:

uint8_t MPU6050_Who(I2C_HandleTypeDef *i2c){
 8004e24:	b590      	push	{r4, r7, lr}
 8004e26:	b089      	sub	sp, #36	@ 0x24
 8004e28:	af04      	add	r7, sp, #16
 8004e2a:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8004e2c:	240f      	movs	r4, #15
 8004e2e:	193b      	adds	r3, r7, r4
 8004e30:	2200      	movs	r2, #0
 8004e32:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Read(i2c,MPU6050_ADDR<<1,REG_WHO_AM_I,1,&data,1,2000)==HAL_OK)
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	23fa      	movs	r3, #250	@ 0xfa
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	9302      	str	r3, [sp, #8]
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	9301      	str	r3, [sp, #4]
 8004e40:	193b      	adds	r3, r7, r4
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	2301      	movs	r3, #1
 8004e46:	2275      	movs	r2, #117	@ 0x75
 8004e48:	21d0      	movs	r1, #208	@ 0xd0
 8004e4a:	f7fc fdc7 	bl	80019dc <HAL_I2C_Mem_Read>
 8004e4e:	1e03      	subs	r3, r0, #0
 8004e50:	d102      	bne.n	8004e58 <MPU6050_Who+0x34>
		return data;
 8004e52:	193b      	adds	r3, r7, r4
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	e000      	b.n	8004e5a <MPU6050_Who+0x36>
	else
		return 0;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	0018      	movs	r0, r3
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	b005      	add	sp, #20
 8004e60:	bd90      	pop	{r4, r7, pc}
	...

08004e64 <std>:
 8004e64:	2300      	movs	r3, #0
 8004e66:	b510      	push	{r4, lr}
 8004e68:	0004      	movs	r4, r0
 8004e6a:	6003      	str	r3, [r0, #0]
 8004e6c:	6043      	str	r3, [r0, #4]
 8004e6e:	6083      	str	r3, [r0, #8]
 8004e70:	8181      	strh	r1, [r0, #12]
 8004e72:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e74:	81c2      	strh	r2, [r0, #14]
 8004e76:	6103      	str	r3, [r0, #16]
 8004e78:	6143      	str	r3, [r0, #20]
 8004e7a:	6183      	str	r3, [r0, #24]
 8004e7c:	0019      	movs	r1, r3
 8004e7e:	2208      	movs	r2, #8
 8004e80:	305c      	adds	r0, #92	@ 0x5c
 8004e82:	f000 fa0f 	bl	80052a4 <memset>
 8004e86:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <std+0x50>)
 8004e88:	6224      	str	r4, [r4, #32]
 8004e8a:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb8 <std+0x54>)
 8004e8e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e90:	4b0a      	ldr	r3, [pc, #40]	@ (8004ebc <std+0x58>)
 8004e92:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec0 <std+0x5c>)
 8004e96:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec4 <std+0x60>)
 8004e9a:	429c      	cmp	r4, r3
 8004e9c:	d005      	beq.n	8004eaa <std+0x46>
 8004e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec8 <std+0x64>)
 8004ea0:	429c      	cmp	r4, r3
 8004ea2:	d002      	beq.n	8004eaa <std+0x46>
 8004ea4:	4b09      	ldr	r3, [pc, #36]	@ (8004ecc <std+0x68>)
 8004ea6:	429c      	cmp	r4, r3
 8004ea8:	d103      	bne.n	8004eb2 <std+0x4e>
 8004eaa:	0020      	movs	r0, r4
 8004eac:	3058      	adds	r0, #88	@ 0x58
 8004eae:	f000 fa79 	bl	80053a4 <__retarget_lock_init_recursive>
 8004eb2:	bd10      	pop	{r4, pc}
 8004eb4:	080050cd 	.word	0x080050cd
 8004eb8:	080050f5 	.word	0x080050f5
 8004ebc:	0800512d 	.word	0x0800512d
 8004ec0:	08005159 	.word	0x08005159
 8004ec4:	200001e4 	.word	0x200001e4
 8004ec8:	2000024c 	.word	0x2000024c
 8004ecc:	200002b4 	.word	0x200002b4

08004ed0 <stdio_exit_handler>:
 8004ed0:	b510      	push	{r4, lr}
 8004ed2:	4a03      	ldr	r2, [pc, #12]	@ (8004ee0 <stdio_exit_handler+0x10>)
 8004ed4:	4903      	ldr	r1, [pc, #12]	@ (8004ee4 <stdio_exit_handler+0x14>)
 8004ed6:	4804      	ldr	r0, [pc, #16]	@ (8004ee8 <stdio_exit_handler+0x18>)
 8004ed8:	f000 f86c 	bl	8004fb4 <_fwalk_sglue>
 8004edc:	bd10      	pop	{r4, pc}
 8004ede:	46c0      	nop			@ (mov r8, r8)
 8004ee0:	2000000c 	.word	0x2000000c
 8004ee4:	08005c31 	.word	0x08005c31
 8004ee8:	2000001c 	.word	0x2000001c

08004eec <cleanup_stdio>:
 8004eec:	6841      	ldr	r1, [r0, #4]
 8004eee:	4b0b      	ldr	r3, [pc, #44]	@ (8004f1c <cleanup_stdio+0x30>)
 8004ef0:	b510      	push	{r4, lr}
 8004ef2:	0004      	movs	r4, r0
 8004ef4:	4299      	cmp	r1, r3
 8004ef6:	d001      	beq.n	8004efc <cleanup_stdio+0x10>
 8004ef8:	f000 fe9a 	bl	8005c30 <_fflush_r>
 8004efc:	68a1      	ldr	r1, [r4, #8]
 8004efe:	4b08      	ldr	r3, [pc, #32]	@ (8004f20 <cleanup_stdio+0x34>)
 8004f00:	4299      	cmp	r1, r3
 8004f02:	d002      	beq.n	8004f0a <cleanup_stdio+0x1e>
 8004f04:	0020      	movs	r0, r4
 8004f06:	f000 fe93 	bl	8005c30 <_fflush_r>
 8004f0a:	68e1      	ldr	r1, [r4, #12]
 8004f0c:	4b05      	ldr	r3, [pc, #20]	@ (8004f24 <cleanup_stdio+0x38>)
 8004f0e:	4299      	cmp	r1, r3
 8004f10:	d002      	beq.n	8004f18 <cleanup_stdio+0x2c>
 8004f12:	0020      	movs	r0, r4
 8004f14:	f000 fe8c 	bl	8005c30 <_fflush_r>
 8004f18:	bd10      	pop	{r4, pc}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	200001e4 	.word	0x200001e4
 8004f20:	2000024c 	.word	0x2000024c
 8004f24:	200002b4 	.word	0x200002b4

08004f28 <global_stdio_init.part.0>:
 8004f28:	b510      	push	{r4, lr}
 8004f2a:	4b09      	ldr	r3, [pc, #36]	@ (8004f50 <global_stdio_init.part.0+0x28>)
 8004f2c:	4a09      	ldr	r2, [pc, #36]	@ (8004f54 <global_stdio_init.part.0+0x2c>)
 8004f2e:	2104      	movs	r1, #4
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	4809      	ldr	r0, [pc, #36]	@ (8004f58 <global_stdio_init.part.0+0x30>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	f7ff ff95 	bl	8004e64 <std>
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	2109      	movs	r1, #9
 8004f3e:	4807      	ldr	r0, [pc, #28]	@ (8004f5c <global_stdio_init.part.0+0x34>)
 8004f40:	f7ff ff90 	bl	8004e64 <std>
 8004f44:	2202      	movs	r2, #2
 8004f46:	2112      	movs	r1, #18
 8004f48:	4805      	ldr	r0, [pc, #20]	@ (8004f60 <global_stdio_init.part.0+0x38>)
 8004f4a:	f7ff ff8b 	bl	8004e64 <std>
 8004f4e:	bd10      	pop	{r4, pc}
 8004f50:	2000031c 	.word	0x2000031c
 8004f54:	08004ed1 	.word	0x08004ed1
 8004f58:	200001e4 	.word	0x200001e4
 8004f5c:	2000024c 	.word	0x2000024c
 8004f60:	200002b4 	.word	0x200002b4

08004f64 <__sfp_lock_acquire>:
 8004f64:	b510      	push	{r4, lr}
 8004f66:	4802      	ldr	r0, [pc, #8]	@ (8004f70 <__sfp_lock_acquire+0xc>)
 8004f68:	f000 fa1d 	bl	80053a6 <__retarget_lock_acquire_recursive>
 8004f6c:	bd10      	pop	{r4, pc}
 8004f6e:	46c0      	nop			@ (mov r8, r8)
 8004f70:	20000325 	.word	0x20000325

08004f74 <__sfp_lock_release>:
 8004f74:	b510      	push	{r4, lr}
 8004f76:	4802      	ldr	r0, [pc, #8]	@ (8004f80 <__sfp_lock_release+0xc>)
 8004f78:	f000 fa16 	bl	80053a8 <__retarget_lock_release_recursive>
 8004f7c:	bd10      	pop	{r4, pc}
 8004f7e:	46c0      	nop			@ (mov r8, r8)
 8004f80:	20000325 	.word	0x20000325

08004f84 <__sinit>:
 8004f84:	b510      	push	{r4, lr}
 8004f86:	0004      	movs	r4, r0
 8004f88:	f7ff ffec 	bl	8004f64 <__sfp_lock_acquire>
 8004f8c:	6a23      	ldr	r3, [r4, #32]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <__sinit+0x14>
 8004f92:	f7ff ffef 	bl	8004f74 <__sfp_lock_release>
 8004f96:	bd10      	pop	{r4, pc}
 8004f98:	4b04      	ldr	r3, [pc, #16]	@ (8004fac <__sinit+0x28>)
 8004f9a:	6223      	str	r3, [r4, #32]
 8004f9c:	4b04      	ldr	r3, [pc, #16]	@ (8004fb0 <__sinit+0x2c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1f6      	bne.n	8004f92 <__sinit+0xe>
 8004fa4:	f7ff ffc0 	bl	8004f28 <global_stdio_init.part.0>
 8004fa8:	e7f3      	b.n	8004f92 <__sinit+0xe>
 8004faa:	46c0      	nop			@ (mov r8, r8)
 8004fac:	08004eed 	.word	0x08004eed
 8004fb0:	2000031c 	.word	0x2000031c

08004fb4 <_fwalk_sglue>:
 8004fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fb6:	0014      	movs	r4, r2
 8004fb8:	2600      	movs	r6, #0
 8004fba:	9000      	str	r0, [sp, #0]
 8004fbc:	9101      	str	r1, [sp, #4]
 8004fbe:	68a5      	ldr	r5, [r4, #8]
 8004fc0:	6867      	ldr	r7, [r4, #4]
 8004fc2:	3f01      	subs	r7, #1
 8004fc4:	d504      	bpl.n	8004fd0 <_fwalk_sglue+0x1c>
 8004fc6:	6824      	ldr	r4, [r4, #0]
 8004fc8:	2c00      	cmp	r4, #0
 8004fca:	d1f8      	bne.n	8004fbe <_fwalk_sglue+0xa>
 8004fcc:	0030      	movs	r0, r6
 8004fce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004fd0:	89ab      	ldrh	r3, [r5, #12]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d908      	bls.n	8004fe8 <_fwalk_sglue+0x34>
 8004fd6:	220e      	movs	r2, #14
 8004fd8:	5eab      	ldrsh	r3, [r5, r2]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	d004      	beq.n	8004fe8 <_fwalk_sglue+0x34>
 8004fde:	0029      	movs	r1, r5
 8004fe0:	9800      	ldr	r0, [sp, #0]
 8004fe2:	9b01      	ldr	r3, [sp, #4]
 8004fe4:	4798      	blx	r3
 8004fe6:	4306      	orrs	r6, r0
 8004fe8:	3568      	adds	r5, #104	@ 0x68
 8004fea:	e7ea      	b.n	8004fc2 <_fwalk_sglue+0xe>

08004fec <iprintf>:
 8004fec:	b40f      	push	{r0, r1, r2, r3}
 8004fee:	b507      	push	{r0, r1, r2, lr}
 8004ff0:	4905      	ldr	r1, [pc, #20]	@ (8005008 <iprintf+0x1c>)
 8004ff2:	ab04      	add	r3, sp, #16
 8004ff4:	6808      	ldr	r0, [r1, #0]
 8004ff6:	cb04      	ldmia	r3!, {r2}
 8004ff8:	6881      	ldr	r1, [r0, #8]
 8004ffa:	9301      	str	r3, [sp, #4]
 8004ffc:	f000 fafa 	bl	80055f4 <_vfiprintf_r>
 8005000:	b003      	add	sp, #12
 8005002:	bc08      	pop	{r3}
 8005004:	b004      	add	sp, #16
 8005006:	4718      	bx	r3
 8005008:	20000018 	.word	0x20000018

0800500c <_puts_r>:
 800500c:	6a03      	ldr	r3, [r0, #32]
 800500e:	b570      	push	{r4, r5, r6, lr}
 8005010:	0005      	movs	r5, r0
 8005012:	000e      	movs	r6, r1
 8005014:	6884      	ldr	r4, [r0, #8]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <_puts_r+0x12>
 800501a:	f7ff ffb3 	bl	8004f84 <__sinit>
 800501e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005020:	07db      	lsls	r3, r3, #31
 8005022:	d405      	bmi.n	8005030 <_puts_r+0x24>
 8005024:	89a3      	ldrh	r3, [r4, #12]
 8005026:	059b      	lsls	r3, r3, #22
 8005028:	d402      	bmi.n	8005030 <_puts_r+0x24>
 800502a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800502c:	f000 f9bb 	bl	80053a6 <__retarget_lock_acquire_recursive>
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	071b      	lsls	r3, r3, #28
 8005034:	d502      	bpl.n	800503c <_puts_r+0x30>
 8005036:	6923      	ldr	r3, [r4, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d11f      	bne.n	800507c <_puts_r+0x70>
 800503c:	0021      	movs	r1, r4
 800503e:	0028      	movs	r0, r5
 8005040:	f000 f8d2 	bl	80051e8 <__swsetup_r>
 8005044:	2800      	cmp	r0, #0
 8005046:	d019      	beq.n	800507c <_puts_r+0x70>
 8005048:	2501      	movs	r5, #1
 800504a:	426d      	negs	r5, r5
 800504c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800504e:	07db      	lsls	r3, r3, #31
 8005050:	d405      	bmi.n	800505e <_puts_r+0x52>
 8005052:	89a3      	ldrh	r3, [r4, #12]
 8005054:	059b      	lsls	r3, r3, #22
 8005056:	d402      	bmi.n	800505e <_puts_r+0x52>
 8005058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800505a:	f000 f9a5 	bl	80053a8 <__retarget_lock_release_recursive>
 800505e:	0028      	movs	r0, r5
 8005060:	bd70      	pop	{r4, r5, r6, pc}
 8005062:	3601      	adds	r6, #1
 8005064:	60a3      	str	r3, [r4, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	da04      	bge.n	8005074 <_puts_r+0x68>
 800506a:	69a2      	ldr	r2, [r4, #24]
 800506c:	429a      	cmp	r2, r3
 800506e:	dc16      	bgt.n	800509e <_puts_r+0x92>
 8005070:	290a      	cmp	r1, #10
 8005072:	d014      	beq.n	800509e <_puts_r+0x92>
 8005074:	6823      	ldr	r3, [r4, #0]
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	6022      	str	r2, [r4, #0]
 800507a:	7019      	strb	r1, [r3, #0]
 800507c:	68a3      	ldr	r3, [r4, #8]
 800507e:	7831      	ldrb	r1, [r6, #0]
 8005080:	3b01      	subs	r3, #1
 8005082:	2900      	cmp	r1, #0
 8005084:	d1ed      	bne.n	8005062 <_puts_r+0x56>
 8005086:	60a3      	str	r3, [r4, #8]
 8005088:	2b00      	cmp	r3, #0
 800508a:	da0f      	bge.n	80050ac <_puts_r+0xa0>
 800508c:	0022      	movs	r2, r4
 800508e:	0028      	movs	r0, r5
 8005090:	310a      	adds	r1, #10
 8005092:	f000 f867 	bl	8005164 <__swbuf_r>
 8005096:	3001      	adds	r0, #1
 8005098:	d0d6      	beq.n	8005048 <_puts_r+0x3c>
 800509a:	250a      	movs	r5, #10
 800509c:	e7d6      	b.n	800504c <_puts_r+0x40>
 800509e:	0022      	movs	r2, r4
 80050a0:	0028      	movs	r0, r5
 80050a2:	f000 f85f 	bl	8005164 <__swbuf_r>
 80050a6:	3001      	adds	r0, #1
 80050a8:	d1e8      	bne.n	800507c <_puts_r+0x70>
 80050aa:	e7cd      	b.n	8005048 <_puts_r+0x3c>
 80050ac:	6823      	ldr	r3, [r4, #0]
 80050ae:	1c5a      	adds	r2, r3, #1
 80050b0:	6022      	str	r2, [r4, #0]
 80050b2:	220a      	movs	r2, #10
 80050b4:	701a      	strb	r2, [r3, #0]
 80050b6:	e7f0      	b.n	800509a <_puts_r+0x8e>

080050b8 <puts>:
 80050b8:	b510      	push	{r4, lr}
 80050ba:	4b03      	ldr	r3, [pc, #12]	@ (80050c8 <puts+0x10>)
 80050bc:	0001      	movs	r1, r0
 80050be:	6818      	ldr	r0, [r3, #0]
 80050c0:	f7ff ffa4 	bl	800500c <_puts_r>
 80050c4:	bd10      	pop	{r4, pc}
 80050c6:	46c0      	nop			@ (mov r8, r8)
 80050c8:	20000018 	.word	0x20000018

080050cc <__sread>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	000c      	movs	r4, r1
 80050d0:	250e      	movs	r5, #14
 80050d2:	5f49      	ldrsh	r1, [r1, r5]
 80050d4:	f000 f914 	bl	8005300 <_read_r>
 80050d8:	2800      	cmp	r0, #0
 80050da:	db03      	blt.n	80050e4 <__sread+0x18>
 80050dc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80050de:	181b      	adds	r3, r3, r0
 80050e0:	6563      	str	r3, [r4, #84]	@ 0x54
 80050e2:	bd70      	pop	{r4, r5, r6, pc}
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	4a02      	ldr	r2, [pc, #8]	@ (80050f0 <__sread+0x24>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	81a3      	strh	r3, [r4, #12]
 80050ec:	e7f9      	b.n	80050e2 <__sread+0x16>
 80050ee:	46c0      	nop			@ (mov r8, r8)
 80050f0:	ffffefff 	.word	0xffffefff

080050f4 <__swrite>:
 80050f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050f6:	001f      	movs	r7, r3
 80050f8:	898b      	ldrh	r3, [r1, #12]
 80050fa:	0005      	movs	r5, r0
 80050fc:	000c      	movs	r4, r1
 80050fe:	0016      	movs	r6, r2
 8005100:	05db      	lsls	r3, r3, #23
 8005102:	d505      	bpl.n	8005110 <__swrite+0x1c>
 8005104:	230e      	movs	r3, #14
 8005106:	5ec9      	ldrsh	r1, [r1, r3]
 8005108:	2200      	movs	r2, #0
 800510a:	2302      	movs	r3, #2
 800510c:	f000 f8e4 	bl	80052d8 <_lseek_r>
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	4a05      	ldr	r2, [pc, #20]	@ (8005128 <__swrite+0x34>)
 8005114:	0028      	movs	r0, r5
 8005116:	4013      	ands	r3, r2
 8005118:	81a3      	strh	r3, [r4, #12]
 800511a:	0032      	movs	r2, r6
 800511c:	230e      	movs	r3, #14
 800511e:	5ee1      	ldrsh	r1, [r4, r3]
 8005120:	003b      	movs	r3, r7
 8005122:	f000 f901 	bl	8005328 <_write_r>
 8005126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005128:	ffffefff 	.word	0xffffefff

0800512c <__sseek>:
 800512c:	b570      	push	{r4, r5, r6, lr}
 800512e:	000c      	movs	r4, r1
 8005130:	250e      	movs	r5, #14
 8005132:	5f49      	ldrsh	r1, [r1, r5]
 8005134:	f000 f8d0 	bl	80052d8 <_lseek_r>
 8005138:	89a3      	ldrh	r3, [r4, #12]
 800513a:	1c42      	adds	r2, r0, #1
 800513c:	d103      	bne.n	8005146 <__sseek+0x1a>
 800513e:	4a05      	ldr	r2, [pc, #20]	@ (8005154 <__sseek+0x28>)
 8005140:	4013      	ands	r3, r2
 8005142:	81a3      	strh	r3, [r4, #12]
 8005144:	bd70      	pop	{r4, r5, r6, pc}
 8005146:	2280      	movs	r2, #128	@ 0x80
 8005148:	0152      	lsls	r2, r2, #5
 800514a:	4313      	orrs	r3, r2
 800514c:	81a3      	strh	r3, [r4, #12]
 800514e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005150:	e7f8      	b.n	8005144 <__sseek+0x18>
 8005152:	46c0      	nop			@ (mov r8, r8)
 8005154:	ffffefff 	.word	0xffffefff

08005158 <__sclose>:
 8005158:	b510      	push	{r4, lr}
 800515a:	230e      	movs	r3, #14
 800515c:	5ec9      	ldrsh	r1, [r1, r3]
 800515e:	f000 f8a9 	bl	80052b4 <_close_r>
 8005162:	bd10      	pop	{r4, pc}

08005164 <__swbuf_r>:
 8005164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005166:	0006      	movs	r6, r0
 8005168:	000d      	movs	r5, r1
 800516a:	0014      	movs	r4, r2
 800516c:	2800      	cmp	r0, #0
 800516e:	d004      	beq.n	800517a <__swbuf_r+0x16>
 8005170:	6a03      	ldr	r3, [r0, #32]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <__swbuf_r+0x16>
 8005176:	f7ff ff05 	bl	8004f84 <__sinit>
 800517a:	69a3      	ldr	r3, [r4, #24]
 800517c:	60a3      	str	r3, [r4, #8]
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	071b      	lsls	r3, r3, #28
 8005182:	d502      	bpl.n	800518a <__swbuf_r+0x26>
 8005184:	6923      	ldr	r3, [r4, #16]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <__swbuf_r+0x3a>
 800518a:	0021      	movs	r1, r4
 800518c:	0030      	movs	r0, r6
 800518e:	f000 f82b 	bl	80051e8 <__swsetup_r>
 8005192:	2800      	cmp	r0, #0
 8005194:	d003      	beq.n	800519e <__swbuf_r+0x3a>
 8005196:	2501      	movs	r5, #1
 8005198:	426d      	negs	r5, r5
 800519a:	0028      	movs	r0, r5
 800519c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800519e:	6923      	ldr	r3, [r4, #16]
 80051a0:	6820      	ldr	r0, [r4, #0]
 80051a2:	b2ef      	uxtb	r7, r5
 80051a4:	1ac0      	subs	r0, r0, r3
 80051a6:	6963      	ldr	r3, [r4, #20]
 80051a8:	b2ed      	uxtb	r5, r5
 80051aa:	4283      	cmp	r3, r0
 80051ac:	dc05      	bgt.n	80051ba <__swbuf_r+0x56>
 80051ae:	0021      	movs	r1, r4
 80051b0:	0030      	movs	r0, r6
 80051b2:	f000 fd3d 	bl	8005c30 <_fflush_r>
 80051b6:	2800      	cmp	r0, #0
 80051b8:	d1ed      	bne.n	8005196 <__swbuf_r+0x32>
 80051ba:	68a3      	ldr	r3, [r4, #8]
 80051bc:	3001      	adds	r0, #1
 80051be:	3b01      	subs	r3, #1
 80051c0:	60a3      	str	r3, [r4, #8]
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	6022      	str	r2, [r4, #0]
 80051c8:	701f      	strb	r7, [r3, #0]
 80051ca:	6963      	ldr	r3, [r4, #20]
 80051cc:	4283      	cmp	r3, r0
 80051ce:	d004      	beq.n	80051da <__swbuf_r+0x76>
 80051d0:	89a3      	ldrh	r3, [r4, #12]
 80051d2:	07db      	lsls	r3, r3, #31
 80051d4:	d5e1      	bpl.n	800519a <__swbuf_r+0x36>
 80051d6:	2d0a      	cmp	r5, #10
 80051d8:	d1df      	bne.n	800519a <__swbuf_r+0x36>
 80051da:	0021      	movs	r1, r4
 80051dc:	0030      	movs	r0, r6
 80051de:	f000 fd27 	bl	8005c30 <_fflush_r>
 80051e2:	2800      	cmp	r0, #0
 80051e4:	d0d9      	beq.n	800519a <__swbuf_r+0x36>
 80051e6:	e7d6      	b.n	8005196 <__swbuf_r+0x32>

080051e8 <__swsetup_r>:
 80051e8:	4b2d      	ldr	r3, [pc, #180]	@ (80052a0 <__swsetup_r+0xb8>)
 80051ea:	b570      	push	{r4, r5, r6, lr}
 80051ec:	0005      	movs	r5, r0
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	000c      	movs	r4, r1
 80051f2:	2800      	cmp	r0, #0
 80051f4:	d004      	beq.n	8005200 <__swsetup_r+0x18>
 80051f6:	6a03      	ldr	r3, [r0, #32]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <__swsetup_r+0x18>
 80051fc:	f7ff fec2 	bl	8004f84 <__sinit>
 8005200:	220c      	movs	r2, #12
 8005202:	5ea3      	ldrsh	r3, [r4, r2]
 8005204:	071a      	lsls	r2, r3, #28
 8005206:	d423      	bmi.n	8005250 <__swsetup_r+0x68>
 8005208:	06da      	lsls	r2, r3, #27
 800520a:	d407      	bmi.n	800521c <__swsetup_r+0x34>
 800520c:	2209      	movs	r2, #9
 800520e:	602a      	str	r2, [r5, #0]
 8005210:	2240      	movs	r2, #64	@ 0x40
 8005212:	2001      	movs	r0, #1
 8005214:	4313      	orrs	r3, r2
 8005216:	81a3      	strh	r3, [r4, #12]
 8005218:	4240      	negs	r0, r0
 800521a:	e03a      	b.n	8005292 <__swsetup_r+0xaa>
 800521c:	075b      	lsls	r3, r3, #29
 800521e:	d513      	bpl.n	8005248 <__swsetup_r+0x60>
 8005220:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005222:	2900      	cmp	r1, #0
 8005224:	d008      	beq.n	8005238 <__swsetup_r+0x50>
 8005226:	0023      	movs	r3, r4
 8005228:	3344      	adds	r3, #68	@ 0x44
 800522a:	4299      	cmp	r1, r3
 800522c:	d002      	beq.n	8005234 <__swsetup_r+0x4c>
 800522e:	0028      	movs	r0, r5
 8005230:	f000 f8bc 	bl	80053ac <_free_r>
 8005234:	2300      	movs	r3, #0
 8005236:	6363      	str	r3, [r4, #52]	@ 0x34
 8005238:	2224      	movs	r2, #36	@ 0x24
 800523a:	89a3      	ldrh	r3, [r4, #12]
 800523c:	4393      	bics	r3, r2
 800523e:	81a3      	strh	r3, [r4, #12]
 8005240:	2300      	movs	r3, #0
 8005242:	6063      	str	r3, [r4, #4]
 8005244:	6923      	ldr	r3, [r4, #16]
 8005246:	6023      	str	r3, [r4, #0]
 8005248:	2308      	movs	r3, #8
 800524a:	89a2      	ldrh	r2, [r4, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	81a3      	strh	r3, [r4, #12]
 8005250:	6923      	ldr	r3, [r4, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10b      	bne.n	800526e <__swsetup_r+0x86>
 8005256:	21a0      	movs	r1, #160	@ 0xa0
 8005258:	2280      	movs	r2, #128	@ 0x80
 800525a:	89a3      	ldrh	r3, [r4, #12]
 800525c:	0089      	lsls	r1, r1, #2
 800525e:	0092      	lsls	r2, r2, #2
 8005260:	400b      	ands	r3, r1
 8005262:	4293      	cmp	r3, r2
 8005264:	d003      	beq.n	800526e <__swsetup_r+0x86>
 8005266:	0021      	movs	r1, r4
 8005268:	0028      	movs	r0, r5
 800526a:	f000 fd37 	bl	8005cdc <__smakebuf_r>
 800526e:	220c      	movs	r2, #12
 8005270:	5ea3      	ldrsh	r3, [r4, r2]
 8005272:	2101      	movs	r1, #1
 8005274:	001a      	movs	r2, r3
 8005276:	400a      	ands	r2, r1
 8005278:	420b      	tst	r3, r1
 800527a:	d00b      	beq.n	8005294 <__swsetup_r+0xac>
 800527c:	2200      	movs	r2, #0
 800527e:	60a2      	str	r2, [r4, #8]
 8005280:	6962      	ldr	r2, [r4, #20]
 8005282:	4252      	negs	r2, r2
 8005284:	61a2      	str	r2, [r4, #24]
 8005286:	2000      	movs	r0, #0
 8005288:	6922      	ldr	r2, [r4, #16]
 800528a:	4282      	cmp	r2, r0
 800528c:	d101      	bne.n	8005292 <__swsetup_r+0xaa>
 800528e:	061a      	lsls	r2, r3, #24
 8005290:	d4be      	bmi.n	8005210 <__swsetup_r+0x28>
 8005292:	bd70      	pop	{r4, r5, r6, pc}
 8005294:	0799      	lsls	r1, r3, #30
 8005296:	d400      	bmi.n	800529a <__swsetup_r+0xb2>
 8005298:	6962      	ldr	r2, [r4, #20]
 800529a:	60a2      	str	r2, [r4, #8]
 800529c:	e7f3      	b.n	8005286 <__swsetup_r+0x9e>
 800529e:	46c0      	nop			@ (mov r8, r8)
 80052a0:	20000018 	.word	0x20000018

080052a4 <memset>:
 80052a4:	0003      	movs	r3, r0
 80052a6:	1882      	adds	r2, r0, r2
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d100      	bne.n	80052ae <memset+0xa>
 80052ac:	4770      	bx	lr
 80052ae:	7019      	strb	r1, [r3, #0]
 80052b0:	3301      	adds	r3, #1
 80052b2:	e7f9      	b.n	80052a8 <memset+0x4>

080052b4 <_close_r>:
 80052b4:	2300      	movs	r3, #0
 80052b6:	b570      	push	{r4, r5, r6, lr}
 80052b8:	4d06      	ldr	r5, [pc, #24]	@ (80052d4 <_close_r+0x20>)
 80052ba:	0004      	movs	r4, r0
 80052bc:	0008      	movs	r0, r1
 80052be:	602b      	str	r3, [r5, #0]
 80052c0:	f7fb fd69 	bl	8000d96 <_close>
 80052c4:	1c43      	adds	r3, r0, #1
 80052c6:	d103      	bne.n	80052d0 <_close_r+0x1c>
 80052c8:	682b      	ldr	r3, [r5, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d000      	beq.n	80052d0 <_close_r+0x1c>
 80052ce:	6023      	str	r3, [r4, #0]
 80052d0:	bd70      	pop	{r4, r5, r6, pc}
 80052d2:	46c0      	nop			@ (mov r8, r8)
 80052d4:	20000320 	.word	0x20000320

080052d8 <_lseek_r>:
 80052d8:	b570      	push	{r4, r5, r6, lr}
 80052da:	0004      	movs	r4, r0
 80052dc:	0008      	movs	r0, r1
 80052de:	0011      	movs	r1, r2
 80052e0:	001a      	movs	r2, r3
 80052e2:	2300      	movs	r3, #0
 80052e4:	4d05      	ldr	r5, [pc, #20]	@ (80052fc <_lseek_r+0x24>)
 80052e6:	602b      	str	r3, [r5, #0]
 80052e8:	f7fb fd76 	bl	8000dd8 <_lseek>
 80052ec:	1c43      	adds	r3, r0, #1
 80052ee:	d103      	bne.n	80052f8 <_lseek_r+0x20>
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d000      	beq.n	80052f8 <_lseek_r+0x20>
 80052f6:	6023      	str	r3, [r4, #0]
 80052f8:	bd70      	pop	{r4, r5, r6, pc}
 80052fa:	46c0      	nop			@ (mov r8, r8)
 80052fc:	20000320 	.word	0x20000320

08005300 <_read_r>:
 8005300:	b570      	push	{r4, r5, r6, lr}
 8005302:	0004      	movs	r4, r0
 8005304:	0008      	movs	r0, r1
 8005306:	0011      	movs	r1, r2
 8005308:	001a      	movs	r2, r3
 800530a:	2300      	movs	r3, #0
 800530c:	4d05      	ldr	r5, [pc, #20]	@ (8005324 <_read_r+0x24>)
 800530e:	602b      	str	r3, [r5, #0]
 8005310:	f7fb fd24 	bl	8000d5c <_read>
 8005314:	1c43      	adds	r3, r0, #1
 8005316:	d103      	bne.n	8005320 <_read_r+0x20>
 8005318:	682b      	ldr	r3, [r5, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d000      	beq.n	8005320 <_read_r+0x20>
 800531e:	6023      	str	r3, [r4, #0]
 8005320:	bd70      	pop	{r4, r5, r6, pc}
 8005322:	46c0      	nop			@ (mov r8, r8)
 8005324:	20000320 	.word	0x20000320

08005328 <_write_r>:
 8005328:	b570      	push	{r4, r5, r6, lr}
 800532a:	0004      	movs	r4, r0
 800532c:	0008      	movs	r0, r1
 800532e:	0011      	movs	r1, r2
 8005330:	001a      	movs	r2, r3
 8005332:	2300      	movs	r3, #0
 8005334:	4d05      	ldr	r5, [pc, #20]	@ (800534c <_write_r+0x24>)
 8005336:	602b      	str	r3, [r5, #0]
 8005338:	f7fb f892 	bl	8000460 <_write>
 800533c:	1c43      	adds	r3, r0, #1
 800533e:	d103      	bne.n	8005348 <_write_r+0x20>
 8005340:	682b      	ldr	r3, [r5, #0]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d000      	beq.n	8005348 <_write_r+0x20>
 8005346:	6023      	str	r3, [r4, #0]
 8005348:	bd70      	pop	{r4, r5, r6, pc}
 800534a:	46c0      	nop			@ (mov r8, r8)
 800534c:	20000320 	.word	0x20000320

08005350 <__errno>:
 8005350:	4b01      	ldr	r3, [pc, #4]	@ (8005358 <__errno+0x8>)
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	4770      	bx	lr
 8005356:	46c0      	nop			@ (mov r8, r8)
 8005358:	20000018 	.word	0x20000018

0800535c <__libc_init_array>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	2600      	movs	r6, #0
 8005360:	4c0c      	ldr	r4, [pc, #48]	@ (8005394 <__libc_init_array+0x38>)
 8005362:	4d0d      	ldr	r5, [pc, #52]	@ (8005398 <__libc_init_array+0x3c>)
 8005364:	1b64      	subs	r4, r4, r5
 8005366:	10a4      	asrs	r4, r4, #2
 8005368:	42a6      	cmp	r6, r4
 800536a:	d109      	bne.n	8005380 <__libc_init_array+0x24>
 800536c:	2600      	movs	r6, #0
 800536e:	f000 fd39 	bl	8005de4 <_init>
 8005372:	4c0a      	ldr	r4, [pc, #40]	@ (800539c <__libc_init_array+0x40>)
 8005374:	4d0a      	ldr	r5, [pc, #40]	@ (80053a0 <__libc_init_array+0x44>)
 8005376:	1b64      	subs	r4, r4, r5
 8005378:	10a4      	asrs	r4, r4, #2
 800537a:	42a6      	cmp	r6, r4
 800537c:	d105      	bne.n	800538a <__libc_init_array+0x2e>
 800537e:	bd70      	pop	{r4, r5, r6, pc}
 8005380:	00b3      	lsls	r3, r6, #2
 8005382:	58eb      	ldr	r3, [r5, r3]
 8005384:	4798      	blx	r3
 8005386:	3601      	adds	r6, #1
 8005388:	e7ee      	b.n	8005368 <__libc_init_array+0xc>
 800538a:	00b3      	lsls	r3, r6, #2
 800538c:	58eb      	ldr	r3, [r5, r3]
 800538e:	4798      	blx	r3
 8005390:	3601      	adds	r6, #1
 8005392:	e7f2      	b.n	800537a <__libc_init_array+0x1e>
 8005394:	08005f74 	.word	0x08005f74
 8005398:	08005f74 	.word	0x08005f74
 800539c:	08005f78 	.word	0x08005f78
 80053a0:	08005f74 	.word	0x08005f74

080053a4 <__retarget_lock_init_recursive>:
 80053a4:	4770      	bx	lr

080053a6 <__retarget_lock_acquire_recursive>:
 80053a6:	4770      	bx	lr

080053a8 <__retarget_lock_release_recursive>:
 80053a8:	4770      	bx	lr
	...

080053ac <_free_r>:
 80053ac:	b570      	push	{r4, r5, r6, lr}
 80053ae:	0005      	movs	r5, r0
 80053b0:	1e0c      	subs	r4, r1, #0
 80053b2:	d010      	beq.n	80053d6 <_free_r+0x2a>
 80053b4:	3c04      	subs	r4, #4
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	da00      	bge.n	80053be <_free_r+0x12>
 80053bc:	18e4      	adds	r4, r4, r3
 80053be:	0028      	movs	r0, r5
 80053c0:	f000 f8e0 	bl	8005584 <__malloc_lock>
 80053c4:	4a1d      	ldr	r2, [pc, #116]	@ (800543c <_free_r+0x90>)
 80053c6:	6813      	ldr	r3, [r2, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d105      	bne.n	80053d8 <_free_r+0x2c>
 80053cc:	6063      	str	r3, [r4, #4]
 80053ce:	6014      	str	r4, [r2, #0]
 80053d0:	0028      	movs	r0, r5
 80053d2:	f000 f8df 	bl	8005594 <__malloc_unlock>
 80053d6:	bd70      	pop	{r4, r5, r6, pc}
 80053d8:	42a3      	cmp	r3, r4
 80053da:	d908      	bls.n	80053ee <_free_r+0x42>
 80053dc:	6820      	ldr	r0, [r4, #0]
 80053de:	1821      	adds	r1, r4, r0
 80053e0:	428b      	cmp	r3, r1
 80053e2:	d1f3      	bne.n	80053cc <_free_r+0x20>
 80053e4:	6819      	ldr	r1, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	1809      	adds	r1, r1, r0
 80053ea:	6021      	str	r1, [r4, #0]
 80053ec:	e7ee      	b.n	80053cc <_free_r+0x20>
 80053ee:	001a      	movs	r2, r3
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <_free_r+0x4e>
 80053f6:	42a3      	cmp	r3, r4
 80053f8:	d9f9      	bls.n	80053ee <_free_r+0x42>
 80053fa:	6811      	ldr	r1, [r2, #0]
 80053fc:	1850      	adds	r0, r2, r1
 80053fe:	42a0      	cmp	r0, r4
 8005400:	d10b      	bne.n	800541a <_free_r+0x6e>
 8005402:	6820      	ldr	r0, [r4, #0]
 8005404:	1809      	adds	r1, r1, r0
 8005406:	1850      	adds	r0, r2, r1
 8005408:	6011      	str	r1, [r2, #0]
 800540a:	4283      	cmp	r3, r0
 800540c:	d1e0      	bne.n	80053d0 <_free_r+0x24>
 800540e:	6818      	ldr	r0, [r3, #0]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	1841      	adds	r1, r0, r1
 8005414:	6011      	str	r1, [r2, #0]
 8005416:	6053      	str	r3, [r2, #4]
 8005418:	e7da      	b.n	80053d0 <_free_r+0x24>
 800541a:	42a0      	cmp	r0, r4
 800541c:	d902      	bls.n	8005424 <_free_r+0x78>
 800541e:	230c      	movs	r3, #12
 8005420:	602b      	str	r3, [r5, #0]
 8005422:	e7d5      	b.n	80053d0 <_free_r+0x24>
 8005424:	6820      	ldr	r0, [r4, #0]
 8005426:	1821      	adds	r1, r4, r0
 8005428:	428b      	cmp	r3, r1
 800542a:	d103      	bne.n	8005434 <_free_r+0x88>
 800542c:	6819      	ldr	r1, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	1809      	adds	r1, r1, r0
 8005432:	6021      	str	r1, [r4, #0]
 8005434:	6063      	str	r3, [r4, #4]
 8005436:	6054      	str	r4, [r2, #4]
 8005438:	e7ca      	b.n	80053d0 <_free_r+0x24>
 800543a:	46c0      	nop			@ (mov r8, r8)
 800543c:	2000032c 	.word	0x2000032c

08005440 <sbrk_aligned>:
 8005440:	b570      	push	{r4, r5, r6, lr}
 8005442:	4e0f      	ldr	r6, [pc, #60]	@ (8005480 <sbrk_aligned+0x40>)
 8005444:	000d      	movs	r5, r1
 8005446:	6831      	ldr	r1, [r6, #0]
 8005448:	0004      	movs	r4, r0
 800544a:	2900      	cmp	r1, #0
 800544c:	d102      	bne.n	8005454 <sbrk_aligned+0x14>
 800544e:	f000 fcab 	bl	8005da8 <_sbrk_r>
 8005452:	6030      	str	r0, [r6, #0]
 8005454:	0029      	movs	r1, r5
 8005456:	0020      	movs	r0, r4
 8005458:	f000 fca6 	bl	8005da8 <_sbrk_r>
 800545c:	1c43      	adds	r3, r0, #1
 800545e:	d103      	bne.n	8005468 <sbrk_aligned+0x28>
 8005460:	2501      	movs	r5, #1
 8005462:	426d      	negs	r5, r5
 8005464:	0028      	movs	r0, r5
 8005466:	bd70      	pop	{r4, r5, r6, pc}
 8005468:	2303      	movs	r3, #3
 800546a:	1cc5      	adds	r5, r0, #3
 800546c:	439d      	bics	r5, r3
 800546e:	42a8      	cmp	r0, r5
 8005470:	d0f8      	beq.n	8005464 <sbrk_aligned+0x24>
 8005472:	1a29      	subs	r1, r5, r0
 8005474:	0020      	movs	r0, r4
 8005476:	f000 fc97 	bl	8005da8 <_sbrk_r>
 800547a:	3001      	adds	r0, #1
 800547c:	d1f2      	bne.n	8005464 <sbrk_aligned+0x24>
 800547e:	e7ef      	b.n	8005460 <sbrk_aligned+0x20>
 8005480:	20000328 	.word	0x20000328

08005484 <_malloc_r>:
 8005484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005486:	2203      	movs	r2, #3
 8005488:	1ccb      	adds	r3, r1, #3
 800548a:	4393      	bics	r3, r2
 800548c:	3308      	adds	r3, #8
 800548e:	0005      	movs	r5, r0
 8005490:	001f      	movs	r7, r3
 8005492:	2b0c      	cmp	r3, #12
 8005494:	d234      	bcs.n	8005500 <_malloc_r+0x7c>
 8005496:	270c      	movs	r7, #12
 8005498:	42b9      	cmp	r1, r7
 800549a:	d833      	bhi.n	8005504 <_malloc_r+0x80>
 800549c:	0028      	movs	r0, r5
 800549e:	f000 f871 	bl	8005584 <__malloc_lock>
 80054a2:	4e37      	ldr	r6, [pc, #220]	@ (8005580 <_malloc_r+0xfc>)
 80054a4:	6833      	ldr	r3, [r6, #0]
 80054a6:	001c      	movs	r4, r3
 80054a8:	2c00      	cmp	r4, #0
 80054aa:	d12f      	bne.n	800550c <_malloc_r+0x88>
 80054ac:	0039      	movs	r1, r7
 80054ae:	0028      	movs	r0, r5
 80054b0:	f7ff ffc6 	bl	8005440 <sbrk_aligned>
 80054b4:	0004      	movs	r4, r0
 80054b6:	1c43      	adds	r3, r0, #1
 80054b8:	d15f      	bne.n	800557a <_malloc_r+0xf6>
 80054ba:	6834      	ldr	r4, [r6, #0]
 80054bc:	9400      	str	r4, [sp, #0]
 80054be:	9b00      	ldr	r3, [sp, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d14a      	bne.n	800555a <_malloc_r+0xd6>
 80054c4:	2c00      	cmp	r4, #0
 80054c6:	d052      	beq.n	800556e <_malloc_r+0xea>
 80054c8:	6823      	ldr	r3, [r4, #0]
 80054ca:	0028      	movs	r0, r5
 80054cc:	18e3      	adds	r3, r4, r3
 80054ce:	9900      	ldr	r1, [sp, #0]
 80054d0:	9301      	str	r3, [sp, #4]
 80054d2:	f000 fc69 	bl	8005da8 <_sbrk_r>
 80054d6:	9b01      	ldr	r3, [sp, #4]
 80054d8:	4283      	cmp	r3, r0
 80054da:	d148      	bne.n	800556e <_malloc_r+0xea>
 80054dc:	6823      	ldr	r3, [r4, #0]
 80054de:	0028      	movs	r0, r5
 80054e0:	1aff      	subs	r7, r7, r3
 80054e2:	0039      	movs	r1, r7
 80054e4:	f7ff ffac 	bl	8005440 <sbrk_aligned>
 80054e8:	3001      	adds	r0, #1
 80054ea:	d040      	beq.n	800556e <_malloc_r+0xea>
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	19db      	adds	r3, r3, r7
 80054f0:	6023      	str	r3, [r4, #0]
 80054f2:	6833      	ldr	r3, [r6, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	2a00      	cmp	r2, #0
 80054f8:	d133      	bne.n	8005562 <_malloc_r+0xde>
 80054fa:	9b00      	ldr	r3, [sp, #0]
 80054fc:	6033      	str	r3, [r6, #0]
 80054fe:	e019      	b.n	8005534 <_malloc_r+0xb0>
 8005500:	2b00      	cmp	r3, #0
 8005502:	dac9      	bge.n	8005498 <_malloc_r+0x14>
 8005504:	230c      	movs	r3, #12
 8005506:	602b      	str	r3, [r5, #0]
 8005508:	2000      	movs	r0, #0
 800550a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800550c:	6821      	ldr	r1, [r4, #0]
 800550e:	1bc9      	subs	r1, r1, r7
 8005510:	d420      	bmi.n	8005554 <_malloc_r+0xd0>
 8005512:	290b      	cmp	r1, #11
 8005514:	d90a      	bls.n	800552c <_malloc_r+0xa8>
 8005516:	19e2      	adds	r2, r4, r7
 8005518:	6027      	str	r7, [r4, #0]
 800551a:	42a3      	cmp	r3, r4
 800551c:	d104      	bne.n	8005528 <_malloc_r+0xa4>
 800551e:	6032      	str	r2, [r6, #0]
 8005520:	6863      	ldr	r3, [r4, #4]
 8005522:	6011      	str	r1, [r2, #0]
 8005524:	6053      	str	r3, [r2, #4]
 8005526:	e005      	b.n	8005534 <_malloc_r+0xb0>
 8005528:	605a      	str	r2, [r3, #4]
 800552a:	e7f9      	b.n	8005520 <_malloc_r+0x9c>
 800552c:	6862      	ldr	r2, [r4, #4]
 800552e:	42a3      	cmp	r3, r4
 8005530:	d10e      	bne.n	8005550 <_malloc_r+0xcc>
 8005532:	6032      	str	r2, [r6, #0]
 8005534:	0028      	movs	r0, r5
 8005536:	f000 f82d 	bl	8005594 <__malloc_unlock>
 800553a:	0020      	movs	r0, r4
 800553c:	2207      	movs	r2, #7
 800553e:	300b      	adds	r0, #11
 8005540:	1d23      	adds	r3, r4, #4
 8005542:	4390      	bics	r0, r2
 8005544:	1ac2      	subs	r2, r0, r3
 8005546:	4298      	cmp	r0, r3
 8005548:	d0df      	beq.n	800550a <_malloc_r+0x86>
 800554a:	1a1b      	subs	r3, r3, r0
 800554c:	50a3      	str	r3, [r4, r2]
 800554e:	e7dc      	b.n	800550a <_malloc_r+0x86>
 8005550:	605a      	str	r2, [r3, #4]
 8005552:	e7ef      	b.n	8005534 <_malloc_r+0xb0>
 8005554:	0023      	movs	r3, r4
 8005556:	6864      	ldr	r4, [r4, #4]
 8005558:	e7a6      	b.n	80054a8 <_malloc_r+0x24>
 800555a:	9c00      	ldr	r4, [sp, #0]
 800555c:	6863      	ldr	r3, [r4, #4]
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	e7ad      	b.n	80054be <_malloc_r+0x3a>
 8005562:	001a      	movs	r2, r3
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	42a3      	cmp	r3, r4
 8005568:	d1fb      	bne.n	8005562 <_malloc_r+0xde>
 800556a:	2300      	movs	r3, #0
 800556c:	e7da      	b.n	8005524 <_malloc_r+0xa0>
 800556e:	230c      	movs	r3, #12
 8005570:	0028      	movs	r0, r5
 8005572:	602b      	str	r3, [r5, #0]
 8005574:	f000 f80e 	bl	8005594 <__malloc_unlock>
 8005578:	e7c6      	b.n	8005508 <_malloc_r+0x84>
 800557a:	6007      	str	r7, [r0, #0]
 800557c:	e7da      	b.n	8005534 <_malloc_r+0xb0>
 800557e:	46c0      	nop			@ (mov r8, r8)
 8005580:	2000032c 	.word	0x2000032c

08005584 <__malloc_lock>:
 8005584:	b510      	push	{r4, lr}
 8005586:	4802      	ldr	r0, [pc, #8]	@ (8005590 <__malloc_lock+0xc>)
 8005588:	f7ff ff0d 	bl	80053a6 <__retarget_lock_acquire_recursive>
 800558c:	bd10      	pop	{r4, pc}
 800558e:	46c0      	nop			@ (mov r8, r8)
 8005590:	20000324 	.word	0x20000324

08005594 <__malloc_unlock>:
 8005594:	b510      	push	{r4, lr}
 8005596:	4802      	ldr	r0, [pc, #8]	@ (80055a0 <__malloc_unlock+0xc>)
 8005598:	f7ff ff06 	bl	80053a8 <__retarget_lock_release_recursive>
 800559c:	bd10      	pop	{r4, pc}
 800559e:	46c0      	nop			@ (mov r8, r8)
 80055a0:	20000324 	.word	0x20000324

080055a4 <__sfputc_r>:
 80055a4:	6893      	ldr	r3, [r2, #8]
 80055a6:	b510      	push	{r4, lr}
 80055a8:	3b01      	subs	r3, #1
 80055aa:	6093      	str	r3, [r2, #8]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	da04      	bge.n	80055ba <__sfputc_r+0x16>
 80055b0:	6994      	ldr	r4, [r2, #24]
 80055b2:	42a3      	cmp	r3, r4
 80055b4:	db07      	blt.n	80055c6 <__sfputc_r+0x22>
 80055b6:	290a      	cmp	r1, #10
 80055b8:	d005      	beq.n	80055c6 <__sfputc_r+0x22>
 80055ba:	6813      	ldr	r3, [r2, #0]
 80055bc:	1c58      	adds	r0, r3, #1
 80055be:	6010      	str	r0, [r2, #0]
 80055c0:	7019      	strb	r1, [r3, #0]
 80055c2:	0008      	movs	r0, r1
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	f7ff fdcd 	bl	8005164 <__swbuf_r>
 80055ca:	0001      	movs	r1, r0
 80055cc:	e7f9      	b.n	80055c2 <__sfputc_r+0x1e>

080055ce <__sfputs_r>:
 80055ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d0:	0006      	movs	r6, r0
 80055d2:	000f      	movs	r7, r1
 80055d4:	0014      	movs	r4, r2
 80055d6:	18d5      	adds	r5, r2, r3
 80055d8:	42ac      	cmp	r4, r5
 80055da:	d101      	bne.n	80055e0 <__sfputs_r+0x12>
 80055dc:	2000      	movs	r0, #0
 80055de:	e007      	b.n	80055f0 <__sfputs_r+0x22>
 80055e0:	7821      	ldrb	r1, [r4, #0]
 80055e2:	003a      	movs	r2, r7
 80055e4:	0030      	movs	r0, r6
 80055e6:	f7ff ffdd 	bl	80055a4 <__sfputc_r>
 80055ea:	3401      	adds	r4, #1
 80055ec:	1c43      	adds	r3, r0, #1
 80055ee:	d1f3      	bne.n	80055d8 <__sfputs_r+0xa>
 80055f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055f4 <_vfiprintf_r>:
 80055f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055f6:	b0a1      	sub	sp, #132	@ 0x84
 80055f8:	000f      	movs	r7, r1
 80055fa:	0015      	movs	r5, r2
 80055fc:	001e      	movs	r6, r3
 80055fe:	9003      	str	r0, [sp, #12]
 8005600:	2800      	cmp	r0, #0
 8005602:	d004      	beq.n	800560e <_vfiprintf_r+0x1a>
 8005604:	6a03      	ldr	r3, [r0, #32]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <_vfiprintf_r+0x1a>
 800560a:	f7ff fcbb 	bl	8004f84 <__sinit>
 800560e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005610:	07db      	lsls	r3, r3, #31
 8005612:	d405      	bmi.n	8005620 <_vfiprintf_r+0x2c>
 8005614:	89bb      	ldrh	r3, [r7, #12]
 8005616:	059b      	lsls	r3, r3, #22
 8005618:	d402      	bmi.n	8005620 <_vfiprintf_r+0x2c>
 800561a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800561c:	f7ff fec3 	bl	80053a6 <__retarget_lock_acquire_recursive>
 8005620:	89bb      	ldrh	r3, [r7, #12]
 8005622:	071b      	lsls	r3, r3, #28
 8005624:	d502      	bpl.n	800562c <_vfiprintf_r+0x38>
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d113      	bne.n	8005654 <_vfiprintf_r+0x60>
 800562c:	0039      	movs	r1, r7
 800562e:	9803      	ldr	r0, [sp, #12]
 8005630:	f7ff fdda 	bl	80051e8 <__swsetup_r>
 8005634:	2800      	cmp	r0, #0
 8005636:	d00d      	beq.n	8005654 <_vfiprintf_r+0x60>
 8005638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800563a:	07db      	lsls	r3, r3, #31
 800563c:	d503      	bpl.n	8005646 <_vfiprintf_r+0x52>
 800563e:	2001      	movs	r0, #1
 8005640:	4240      	negs	r0, r0
 8005642:	b021      	add	sp, #132	@ 0x84
 8005644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005646:	89bb      	ldrh	r3, [r7, #12]
 8005648:	059b      	lsls	r3, r3, #22
 800564a:	d4f8      	bmi.n	800563e <_vfiprintf_r+0x4a>
 800564c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800564e:	f7ff feab 	bl	80053a8 <__retarget_lock_release_recursive>
 8005652:	e7f4      	b.n	800563e <_vfiprintf_r+0x4a>
 8005654:	2300      	movs	r3, #0
 8005656:	ac08      	add	r4, sp, #32
 8005658:	6163      	str	r3, [r4, #20]
 800565a:	3320      	adds	r3, #32
 800565c:	7663      	strb	r3, [r4, #25]
 800565e:	3310      	adds	r3, #16
 8005660:	76a3      	strb	r3, [r4, #26]
 8005662:	9607      	str	r6, [sp, #28]
 8005664:	002e      	movs	r6, r5
 8005666:	7833      	ldrb	r3, [r6, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <_vfiprintf_r+0x7c>
 800566c:	2b25      	cmp	r3, #37	@ 0x25
 800566e:	d148      	bne.n	8005702 <_vfiprintf_r+0x10e>
 8005670:	1b73      	subs	r3, r6, r5
 8005672:	9305      	str	r3, [sp, #20]
 8005674:	42ae      	cmp	r6, r5
 8005676:	d00b      	beq.n	8005690 <_vfiprintf_r+0x9c>
 8005678:	002a      	movs	r2, r5
 800567a:	0039      	movs	r1, r7
 800567c:	9803      	ldr	r0, [sp, #12]
 800567e:	f7ff ffa6 	bl	80055ce <__sfputs_r>
 8005682:	3001      	adds	r0, #1
 8005684:	d100      	bne.n	8005688 <_vfiprintf_r+0x94>
 8005686:	e0ae      	b.n	80057e6 <_vfiprintf_r+0x1f2>
 8005688:	6963      	ldr	r3, [r4, #20]
 800568a:	9a05      	ldr	r2, [sp, #20]
 800568c:	189b      	adds	r3, r3, r2
 800568e:	6163      	str	r3, [r4, #20]
 8005690:	7833      	ldrb	r3, [r6, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d100      	bne.n	8005698 <_vfiprintf_r+0xa4>
 8005696:	e0a6      	b.n	80057e6 <_vfiprintf_r+0x1f2>
 8005698:	2201      	movs	r2, #1
 800569a:	2300      	movs	r3, #0
 800569c:	4252      	negs	r2, r2
 800569e:	6062      	str	r2, [r4, #4]
 80056a0:	a904      	add	r1, sp, #16
 80056a2:	3254      	adds	r2, #84	@ 0x54
 80056a4:	1852      	adds	r2, r2, r1
 80056a6:	1c75      	adds	r5, r6, #1
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	60e3      	str	r3, [r4, #12]
 80056ac:	60a3      	str	r3, [r4, #8]
 80056ae:	7013      	strb	r3, [r2, #0]
 80056b0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80056b2:	4b59      	ldr	r3, [pc, #356]	@ (8005818 <_vfiprintf_r+0x224>)
 80056b4:	2205      	movs	r2, #5
 80056b6:	0018      	movs	r0, r3
 80056b8:	7829      	ldrb	r1, [r5, #0]
 80056ba:	9305      	str	r3, [sp, #20]
 80056bc:	f000 fb86 	bl	8005dcc <memchr>
 80056c0:	1c6e      	adds	r6, r5, #1
 80056c2:	2800      	cmp	r0, #0
 80056c4:	d11f      	bne.n	8005706 <_vfiprintf_r+0x112>
 80056c6:	6822      	ldr	r2, [r4, #0]
 80056c8:	06d3      	lsls	r3, r2, #27
 80056ca:	d504      	bpl.n	80056d6 <_vfiprintf_r+0xe2>
 80056cc:	2353      	movs	r3, #83	@ 0x53
 80056ce:	a904      	add	r1, sp, #16
 80056d0:	185b      	adds	r3, r3, r1
 80056d2:	2120      	movs	r1, #32
 80056d4:	7019      	strb	r1, [r3, #0]
 80056d6:	0713      	lsls	r3, r2, #28
 80056d8:	d504      	bpl.n	80056e4 <_vfiprintf_r+0xf0>
 80056da:	2353      	movs	r3, #83	@ 0x53
 80056dc:	a904      	add	r1, sp, #16
 80056de:	185b      	adds	r3, r3, r1
 80056e0:	212b      	movs	r1, #43	@ 0x2b
 80056e2:	7019      	strb	r1, [r3, #0]
 80056e4:	782b      	ldrb	r3, [r5, #0]
 80056e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80056e8:	d016      	beq.n	8005718 <_vfiprintf_r+0x124>
 80056ea:	002e      	movs	r6, r5
 80056ec:	2100      	movs	r1, #0
 80056ee:	200a      	movs	r0, #10
 80056f0:	68e3      	ldr	r3, [r4, #12]
 80056f2:	7832      	ldrb	r2, [r6, #0]
 80056f4:	1c75      	adds	r5, r6, #1
 80056f6:	3a30      	subs	r2, #48	@ 0x30
 80056f8:	2a09      	cmp	r2, #9
 80056fa:	d950      	bls.n	800579e <_vfiprintf_r+0x1aa>
 80056fc:	2900      	cmp	r1, #0
 80056fe:	d111      	bne.n	8005724 <_vfiprintf_r+0x130>
 8005700:	e017      	b.n	8005732 <_vfiprintf_r+0x13e>
 8005702:	3601      	adds	r6, #1
 8005704:	e7af      	b.n	8005666 <_vfiprintf_r+0x72>
 8005706:	9b05      	ldr	r3, [sp, #20]
 8005708:	6822      	ldr	r2, [r4, #0]
 800570a:	1ac0      	subs	r0, r0, r3
 800570c:	2301      	movs	r3, #1
 800570e:	4083      	lsls	r3, r0
 8005710:	4313      	orrs	r3, r2
 8005712:	0035      	movs	r5, r6
 8005714:	6023      	str	r3, [r4, #0]
 8005716:	e7cc      	b.n	80056b2 <_vfiprintf_r+0xbe>
 8005718:	9b07      	ldr	r3, [sp, #28]
 800571a:	1d19      	adds	r1, r3, #4
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	9107      	str	r1, [sp, #28]
 8005720:	2b00      	cmp	r3, #0
 8005722:	db01      	blt.n	8005728 <_vfiprintf_r+0x134>
 8005724:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005726:	e004      	b.n	8005732 <_vfiprintf_r+0x13e>
 8005728:	425b      	negs	r3, r3
 800572a:	60e3      	str	r3, [r4, #12]
 800572c:	2302      	movs	r3, #2
 800572e:	4313      	orrs	r3, r2
 8005730:	6023      	str	r3, [r4, #0]
 8005732:	7833      	ldrb	r3, [r6, #0]
 8005734:	2b2e      	cmp	r3, #46	@ 0x2e
 8005736:	d10c      	bne.n	8005752 <_vfiprintf_r+0x15e>
 8005738:	7873      	ldrb	r3, [r6, #1]
 800573a:	2b2a      	cmp	r3, #42	@ 0x2a
 800573c:	d134      	bne.n	80057a8 <_vfiprintf_r+0x1b4>
 800573e:	9b07      	ldr	r3, [sp, #28]
 8005740:	3602      	adds	r6, #2
 8005742:	1d1a      	adds	r2, r3, #4
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	9207      	str	r2, [sp, #28]
 8005748:	2b00      	cmp	r3, #0
 800574a:	da01      	bge.n	8005750 <_vfiprintf_r+0x15c>
 800574c:	2301      	movs	r3, #1
 800574e:	425b      	negs	r3, r3
 8005750:	9309      	str	r3, [sp, #36]	@ 0x24
 8005752:	4d32      	ldr	r5, [pc, #200]	@ (800581c <_vfiprintf_r+0x228>)
 8005754:	2203      	movs	r2, #3
 8005756:	0028      	movs	r0, r5
 8005758:	7831      	ldrb	r1, [r6, #0]
 800575a:	f000 fb37 	bl	8005dcc <memchr>
 800575e:	2800      	cmp	r0, #0
 8005760:	d006      	beq.n	8005770 <_vfiprintf_r+0x17c>
 8005762:	2340      	movs	r3, #64	@ 0x40
 8005764:	1b40      	subs	r0, r0, r5
 8005766:	4083      	lsls	r3, r0
 8005768:	6822      	ldr	r2, [r4, #0]
 800576a:	3601      	adds	r6, #1
 800576c:	4313      	orrs	r3, r2
 800576e:	6023      	str	r3, [r4, #0]
 8005770:	7831      	ldrb	r1, [r6, #0]
 8005772:	2206      	movs	r2, #6
 8005774:	482a      	ldr	r0, [pc, #168]	@ (8005820 <_vfiprintf_r+0x22c>)
 8005776:	1c75      	adds	r5, r6, #1
 8005778:	7621      	strb	r1, [r4, #24]
 800577a:	f000 fb27 	bl	8005dcc <memchr>
 800577e:	2800      	cmp	r0, #0
 8005780:	d040      	beq.n	8005804 <_vfiprintf_r+0x210>
 8005782:	4b28      	ldr	r3, [pc, #160]	@ (8005824 <_vfiprintf_r+0x230>)
 8005784:	2b00      	cmp	r3, #0
 8005786:	d122      	bne.n	80057ce <_vfiprintf_r+0x1da>
 8005788:	2207      	movs	r2, #7
 800578a:	9b07      	ldr	r3, [sp, #28]
 800578c:	3307      	adds	r3, #7
 800578e:	4393      	bics	r3, r2
 8005790:	3308      	adds	r3, #8
 8005792:	9307      	str	r3, [sp, #28]
 8005794:	6963      	ldr	r3, [r4, #20]
 8005796:	9a04      	ldr	r2, [sp, #16]
 8005798:	189b      	adds	r3, r3, r2
 800579a:	6163      	str	r3, [r4, #20]
 800579c:	e762      	b.n	8005664 <_vfiprintf_r+0x70>
 800579e:	4343      	muls	r3, r0
 80057a0:	002e      	movs	r6, r5
 80057a2:	2101      	movs	r1, #1
 80057a4:	189b      	adds	r3, r3, r2
 80057a6:	e7a4      	b.n	80056f2 <_vfiprintf_r+0xfe>
 80057a8:	2300      	movs	r3, #0
 80057aa:	200a      	movs	r0, #10
 80057ac:	0019      	movs	r1, r3
 80057ae:	3601      	adds	r6, #1
 80057b0:	6063      	str	r3, [r4, #4]
 80057b2:	7832      	ldrb	r2, [r6, #0]
 80057b4:	1c75      	adds	r5, r6, #1
 80057b6:	3a30      	subs	r2, #48	@ 0x30
 80057b8:	2a09      	cmp	r2, #9
 80057ba:	d903      	bls.n	80057c4 <_vfiprintf_r+0x1d0>
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d0c8      	beq.n	8005752 <_vfiprintf_r+0x15e>
 80057c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80057c2:	e7c6      	b.n	8005752 <_vfiprintf_r+0x15e>
 80057c4:	4341      	muls	r1, r0
 80057c6:	002e      	movs	r6, r5
 80057c8:	2301      	movs	r3, #1
 80057ca:	1889      	adds	r1, r1, r2
 80057cc:	e7f1      	b.n	80057b2 <_vfiprintf_r+0x1be>
 80057ce:	aa07      	add	r2, sp, #28
 80057d0:	9200      	str	r2, [sp, #0]
 80057d2:	0021      	movs	r1, r4
 80057d4:	003a      	movs	r2, r7
 80057d6:	4b14      	ldr	r3, [pc, #80]	@ (8005828 <_vfiprintf_r+0x234>)
 80057d8:	9803      	ldr	r0, [sp, #12]
 80057da:	e000      	b.n	80057de <_vfiprintf_r+0x1ea>
 80057dc:	bf00      	nop
 80057de:	9004      	str	r0, [sp, #16]
 80057e0:	9b04      	ldr	r3, [sp, #16]
 80057e2:	3301      	adds	r3, #1
 80057e4:	d1d6      	bne.n	8005794 <_vfiprintf_r+0x1a0>
 80057e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057e8:	07db      	lsls	r3, r3, #31
 80057ea:	d405      	bmi.n	80057f8 <_vfiprintf_r+0x204>
 80057ec:	89bb      	ldrh	r3, [r7, #12]
 80057ee:	059b      	lsls	r3, r3, #22
 80057f0:	d402      	bmi.n	80057f8 <_vfiprintf_r+0x204>
 80057f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80057f4:	f7ff fdd8 	bl	80053a8 <__retarget_lock_release_recursive>
 80057f8:	89bb      	ldrh	r3, [r7, #12]
 80057fa:	065b      	lsls	r3, r3, #25
 80057fc:	d500      	bpl.n	8005800 <_vfiprintf_r+0x20c>
 80057fe:	e71e      	b.n	800563e <_vfiprintf_r+0x4a>
 8005800:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005802:	e71e      	b.n	8005642 <_vfiprintf_r+0x4e>
 8005804:	aa07      	add	r2, sp, #28
 8005806:	9200      	str	r2, [sp, #0]
 8005808:	0021      	movs	r1, r4
 800580a:	003a      	movs	r2, r7
 800580c:	4b06      	ldr	r3, [pc, #24]	@ (8005828 <_vfiprintf_r+0x234>)
 800580e:	9803      	ldr	r0, [sp, #12]
 8005810:	f000 f87c 	bl	800590c <_printf_i>
 8005814:	e7e3      	b.n	80057de <_vfiprintf_r+0x1ea>
 8005816:	46c0      	nop			@ (mov r8, r8)
 8005818:	08005f38 	.word	0x08005f38
 800581c:	08005f3e 	.word	0x08005f3e
 8005820:	08005f42 	.word	0x08005f42
 8005824:	00000000 	.word	0x00000000
 8005828:	080055cf 	.word	0x080055cf

0800582c <_printf_common>:
 800582c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800582e:	0016      	movs	r6, r2
 8005830:	9301      	str	r3, [sp, #4]
 8005832:	688a      	ldr	r2, [r1, #8]
 8005834:	690b      	ldr	r3, [r1, #16]
 8005836:	000c      	movs	r4, r1
 8005838:	9000      	str	r0, [sp, #0]
 800583a:	4293      	cmp	r3, r2
 800583c:	da00      	bge.n	8005840 <_printf_common+0x14>
 800583e:	0013      	movs	r3, r2
 8005840:	0022      	movs	r2, r4
 8005842:	6033      	str	r3, [r6, #0]
 8005844:	3243      	adds	r2, #67	@ 0x43
 8005846:	7812      	ldrb	r2, [r2, #0]
 8005848:	2a00      	cmp	r2, #0
 800584a:	d001      	beq.n	8005850 <_printf_common+0x24>
 800584c:	3301      	adds	r3, #1
 800584e:	6033      	str	r3, [r6, #0]
 8005850:	6823      	ldr	r3, [r4, #0]
 8005852:	069b      	lsls	r3, r3, #26
 8005854:	d502      	bpl.n	800585c <_printf_common+0x30>
 8005856:	6833      	ldr	r3, [r6, #0]
 8005858:	3302      	adds	r3, #2
 800585a:	6033      	str	r3, [r6, #0]
 800585c:	6822      	ldr	r2, [r4, #0]
 800585e:	2306      	movs	r3, #6
 8005860:	0015      	movs	r5, r2
 8005862:	401d      	ands	r5, r3
 8005864:	421a      	tst	r2, r3
 8005866:	d027      	beq.n	80058b8 <_printf_common+0x8c>
 8005868:	0023      	movs	r3, r4
 800586a:	3343      	adds	r3, #67	@ 0x43
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	1e5a      	subs	r2, r3, #1
 8005870:	4193      	sbcs	r3, r2
 8005872:	6822      	ldr	r2, [r4, #0]
 8005874:	0692      	lsls	r2, r2, #26
 8005876:	d430      	bmi.n	80058da <_printf_common+0xae>
 8005878:	0022      	movs	r2, r4
 800587a:	9901      	ldr	r1, [sp, #4]
 800587c:	9800      	ldr	r0, [sp, #0]
 800587e:	9d08      	ldr	r5, [sp, #32]
 8005880:	3243      	adds	r2, #67	@ 0x43
 8005882:	47a8      	blx	r5
 8005884:	3001      	adds	r0, #1
 8005886:	d025      	beq.n	80058d4 <_printf_common+0xa8>
 8005888:	2206      	movs	r2, #6
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	2500      	movs	r5, #0
 800588e:	4013      	ands	r3, r2
 8005890:	2b04      	cmp	r3, #4
 8005892:	d105      	bne.n	80058a0 <_printf_common+0x74>
 8005894:	6833      	ldr	r3, [r6, #0]
 8005896:	68e5      	ldr	r5, [r4, #12]
 8005898:	1aed      	subs	r5, r5, r3
 800589a:	43eb      	mvns	r3, r5
 800589c:	17db      	asrs	r3, r3, #31
 800589e:	401d      	ands	r5, r3
 80058a0:	68a3      	ldr	r3, [r4, #8]
 80058a2:	6922      	ldr	r2, [r4, #16]
 80058a4:	4293      	cmp	r3, r2
 80058a6:	dd01      	ble.n	80058ac <_printf_common+0x80>
 80058a8:	1a9b      	subs	r3, r3, r2
 80058aa:	18ed      	adds	r5, r5, r3
 80058ac:	2600      	movs	r6, #0
 80058ae:	42b5      	cmp	r5, r6
 80058b0:	d120      	bne.n	80058f4 <_printf_common+0xc8>
 80058b2:	2000      	movs	r0, #0
 80058b4:	e010      	b.n	80058d8 <_printf_common+0xac>
 80058b6:	3501      	adds	r5, #1
 80058b8:	68e3      	ldr	r3, [r4, #12]
 80058ba:	6832      	ldr	r2, [r6, #0]
 80058bc:	1a9b      	subs	r3, r3, r2
 80058be:	42ab      	cmp	r3, r5
 80058c0:	ddd2      	ble.n	8005868 <_printf_common+0x3c>
 80058c2:	0022      	movs	r2, r4
 80058c4:	2301      	movs	r3, #1
 80058c6:	9901      	ldr	r1, [sp, #4]
 80058c8:	9800      	ldr	r0, [sp, #0]
 80058ca:	9f08      	ldr	r7, [sp, #32]
 80058cc:	3219      	adds	r2, #25
 80058ce:	47b8      	blx	r7
 80058d0:	3001      	adds	r0, #1
 80058d2:	d1f0      	bne.n	80058b6 <_printf_common+0x8a>
 80058d4:	2001      	movs	r0, #1
 80058d6:	4240      	negs	r0, r0
 80058d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058da:	2030      	movs	r0, #48	@ 0x30
 80058dc:	18e1      	adds	r1, r4, r3
 80058de:	3143      	adds	r1, #67	@ 0x43
 80058e0:	7008      	strb	r0, [r1, #0]
 80058e2:	0021      	movs	r1, r4
 80058e4:	1c5a      	adds	r2, r3, #1
 80058e6:	3145      	adds	r1, #69	@ 0x45
 80058e8:	7809      	ldrb	r1, [r1, #0]
 80058ea:	18a2      	adds	r2, r4, r2
 80058ec:	3243      	adds	r2, #67	@ 0x43
 80058ee:	3302      	adds	r3, #2
 80058f0:	7011      	strb	r1, [r2, #0]
 80058f2:	e7c1      	b.n	8005878 <_printf_common+0x4c>
 80058f4:	0022      	movs	r2, r4
 80058f6:	2301      	movs	r3, #1
 80058f8:	9901      	ldr	r1, [sp, #4]
 80058fa:	9800      	ldr	r0, [sp, #0]
 80058fc:	9f08      	ldr	r7, [sp, #32]
 80058fe:	321a      	adds	r2, #26
 8005900:	47b8      	blx	r7
 8005902:	3001      	adds	r0, #1
 8005904:	d0e6      	beq.n	80058d4 <_printf_common+0xa8>
 8005906:	3601      	adds	r6, #1
 8005908:	e7d1      	b.n	80058ae <_printf_common+0x82>
	...

0800590c <_printf_i>:
 800590c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800590e:	b08b      	sub	sp, #44	@ 0x2c
 8005910:	9206      	str	r2, [sp, #24]
 8005912:	000a      	movs	r2, r1
 8005914:	3243      	adds	r2, #67	@ 0x43
 8005916:	9307      	str	r3, [sp, #28]
 8005918:	9005      	str	r0, [sp, #20]
 800591a:	9203      	str	r2, [sp, #12]
 800591c:	7e0a      	ldrb	r2, [r1, #24]
 800591e:	000c      	movs	r4, r1
 8005920:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005922:	2a78      	cmp	r2, #120	@ 0x78
 8005924:	d809      	bhi.n	800593a <_printf_i+0x2e>
 8005926:	2a62      	cmp	r2, #98	@ 0x62
 8005928:	d80b      	bhi.n	8005942 <_printf_i+0x36>
 800592a:	2a00      	cmp	r2, #0
 800592c:	d100      	bne.n	8005930 <_printf_i+0x24>
 800592e:	e0ba      	b.n	8005aa6 <_printf_i+0x19a>
 8005930:	497a      	ldr	r1, [pc, #488]	@ (8005b1c <_printf_i+0x210>)
 8005932:	9104      	str	r1, [sp, #16]
 8005934:	2a58      	cmp	r2, #88	@ 0x58
 8005936:	d100      	bne.n	800593a <_printf_i+0x2e>
 8005938:	e08e      	b.n	8005a58 <_printf_i+0x14c>
 800593a:	0025      	movs	r5, r4
 800593c:	3542      	adds	r5, #66	@ 0x42
 800593e:	702a      	strb	r2, [r5, #0]
 8005940:	e022      	b.n	8005988 <_printf_i+0x7c>
 8005942:	0010      	movs	r0, r2
 8005944:	3863      	subs	r0, #99	@ 0x63
 8005946:	2815      	cmp	r0, #21
 8005948:	d8f7      	bhi.n	800593a <_printf_i+0x2e>
 800594a:	f7fa fbdd 	bl	8000108 <__gnu_thumb1_case_shi>
 800594e:	0016      	.short	0x0016
 8005950:	fff6001f 	.word	0xfff6001f
 8005954:	fff6fff6 	.word	0xfff6fff6
 8005958:	001ffff6 	.word	0x001ffff6
 800595c:	fff6fff6 	.word	0xfff6fff6
 8005960:	fff6fff6 	.word	0xfff6fff6
 8005964:	0036009f 	.word	0x0036009f
 8005968:	fff6007e 	.word	0xfff6007e
 800596c:	00b0fff6 	.word	0x00b0fff6
 8005970:	0036fff6 	.word	0x0036fff6
 8005974:	fff6fff6 	.word	0xfff6fff6
 8005978:	0082      	.short	0x0082
 800597a:	0025      	movs	r5, r4
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	3542      	adds	r5, #66	@ 0x42
 8005980:	1d11      	adds	r1, r2, #4
 8005982:	6019      	str	r1, [r3, #0]
 8005984:	6813      	ldr	r3, [r2, #0]
 8005986:	702b      	strb	r3, [r5, #0]
 8005988:	2301      	movs	r3, #1
 800598a:	e09e      	b.n	8005aca <_printf_i+0x1be>
 800598c:	6818      	ldr	r0, [r3, #0]
 800598e:	6809      	ldr	r1, [r1, #0]
 8005990:	1d02      	adds	r2, r0, #4
 8005992:	060d      	lsls	r5, r1, #24
 8005994:	d50b      	bpl.n	80059ae <_printf_i+0xa2>
 8005996:	6806      	ldr	r6, [r0, #0]
 8005998:	601a      	str	r2, [r3, #0]
 800599a:	2e00      	cmp	r6, #0
 800599c:	da03      	bge.n	80059a6 <_printf_i+0x9a>
 800599e:	232d      	movs	r3, #45	@ 0x2d
 80059a0:	9a03      	ldr	r2, [sp, #12]
 80059a2:	4276      	negs	r6, r6
 80059a4:	7013      	strb	r3, [r2, #0]
 80059a6:	4b5d      	ldr	r3, [pc, #372]	@ (8005b1c <_printf_i+0x210>)
 80059a8:	270a      	movs	r7, #10
 80059aa:	9304      	str	r3, [sp, #16]
 80059ac:	e018      	b.n	80059e0 <_printf_i+0xd4>
 80059ae:	6806      	ldr	r6, [r0, #0]
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	0649      	lsls	r1, r1, #25
 80059b4:	d5f1      	bpl.n	800599a <_printf_i+0x8e>
 80059b6:	b236      	sxth	r6, r6
 80059b8:	e7ef      	b.n	800599a <_printf_i+0x8e>
 80059ba:	6808      	ldr	r0, [r1, #0]
 80059bc:	6819      	ldr	r1, [r3, #0]
 80059be:	c940      	ldmia	r1!, {r6}
 80059c0:	0605      	lsls	r5, r0, #24
 80059c2:	d402      	bmi.n	80059ca <_printf_i+0xbe>
 80059c4:	0640      	lsls	r0, r0, #25
 80059c6:	d500      	bpl.n	80059ca <_printf_i+0xbe>
 80059c8:	b2b6      	uxth	r6, r6
 80059ca:	6019      	str	r1, [r3, #0]
 80059cc:	4b53      	ldr	r3, [pc, #332]	@ (8005b1c <_printf_i+0x210>)
 80059ce:	270a      	movs	r7, #10
 80059d0:	9304      	str	r3, [sp, #16]
 80059d2:	2a6f      	cmp	r2, #111	@ 0x6f
 80059d4:	d100      	bne.n	80059d8 <_printf_i+0xcc>
 80059d6:	3f02      	subs	r7, #2
 80059d8:	0023      	movs	r3, r4
 80059da:	2200      	movs	r2, #0
 80059dc:	3343      	adds	r3, #67	@ 0x43
 80059de:	701a      	strb	r2, [r3, #0]
 80059e0:	6863      	ldr	r3, [r4, #4]
 80059e2:	60a3      	str	r3, [r4, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	db06      	blt.n	80059f6 <_printf_i+0xea>
 80059e8:	2104      	movs	r1, #4
 80059ea:	6822      	ldr	r2, [r4, #0]
 80059ec:	9d03      	ldr	r5, [sp, #12]
 80059ee:	438a      	bics	r2, r1
 80059f0:	6022      	str	r2, [r4, #0]
 80059f2:	4333      	orrs	r3, r6
 80059f4:	d00c      	beq.n	8005a10 <_printf_i+0x104>
 80059f6:	9d03      	ldr	r5, [sp, #12]
 80059f8:	0030      	movs	r0, r6
 80059fa:	0039      	movs	r1, r7
 80059fc:	f7fa fc14 	bl	8000228 <__aeabi_uidivmod>
 8005a00:	9b04      	ldr	r3, [sp, #16]
 8005a02:	3d01      	subs	r5, #1
 8005a04:	5c5b      	ldrb	r3, [r3, r1]
 8005a06:	702b      	strb	r3, [r5, #0]
 8005a08:	0033      	movs	r3, r6
 8005a0a:	0006      	movs	r6, r0
 8005a0c:	429f      	cmp	r7, r3
 8005a0e:	d9f3      	bls.n	80059f8 <_printf_i+0xec>
 8005a10:	2f08      	cmp	r7, #8
 8005a12:	d109      	bne.n	8005a28 <_printf_i+0x11c>
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	07db      	lsls	r3, r3, #31
 8005a18:	d506      	bpl.n	8005a28 <_printf_i+0x11c>
 8005a1a:	6862      	ldr	r2, [r4, #4]
 8005a1c:	6923      	ldr	r3, [r4, #16]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	dc02      	bgt.n	8005a28 <_printf_i+0x11c>
 8005a22:	2330      	movs	r3, #48	@ 0x30
 8005a24:	3d01      	subs	r5, #1
 8005a26:	702b      	strb	r3, [r5, #0]
 8005a28:	9b03      	ldr	r3, [sp, #12]
 8005a2a:	1b5b      	subs	r3, r3, r5
 8005a2c:	6123      	str	r3, [r4, #16]
 8005a2e:	9b07      	ldr	r3, [sp, #28]
 8005a30:	0021      	movs	r1, r4
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	9805      	ldr	r0, [sp, #20]
 8005a36:	9b06      	ldr	r3, [sp, #24]
 8005a38:	aa09      	add	r2, sp, #36	@ 0x24
 8005a3a:	f7ff fef7 	bl	800582c <_printf_common>
 8005a3e:	3001      	adds	r0, #1
 8005a40:	d148      	bne.n	8005ad4 <_printf_i+0x1c8>
 8005a42:	2001      	movs	r0, #1
 8005a44:	4240      	negs	r0, r0
 8005a46:	b00b      	add	sp, #44	@ 0x2c
 8005a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	6809      	ldr	r1, [r1, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	6022      	str	r2, [r4, #0]
 8005a52:	2278      	movs	r2, #120	@ 0x78
 8005a54:	4932      	ldr	r1, [pc, #200]	@ (8005b20 <_printf_i+0x214>)
 8005a56:	9104      	str	r1, [sp, #16]
 8005a58:	0021      	movs	r1, r4
 8005a5a:	3145      	adds	r1, #69	@ 0x45
 8005a5c:	700a      	strb	r2, [r1, #0]
 8005a5e:	6819      	ldr	r1, [r3, #0]
 8005a60:	6822      	ldr	r2, [r4, #0]
 8005a62:	c940      	ldmia	r1!, {r6}
 8005a64:	0610      	lsls	r0, r2, #24
 8005a66:	d402      	bmi.n	8005a6e <_printf_i+0x162>
 8005a68:	0650      	lsls	r0, r2, #25
 8005a6a:	d500      	bpl.n	8005a6e <_printf_i+0x162>
 8005a6c:	b2b6      	uxth	r6, r6
 8005a6e:	6019      	str	r1, [r3, #0]
 8005a70:	07d3      	lsls	r3, r2, #31
 8005a72:	d502      	bpl.n	8005a7a <_printf_i+0x16e>
 8005a74:	2320      	movs	r3, #32
 8005a76:	4313      	orrs	r3, r2
 8005a78:	6023      	str	r3, [r4, #0]
 8005a7a:	2e00      	cmp	r6, #0
 8005a7c:	d001      	beq.n	8005a82 <_printf_i+0x176>
 8005a7e:	2710      	movs	r7, #16
 8005a80:	e7aa      	b.n	80059d8 <_printf_i+0xcc>
 8005a82:	2220      	movs	r2, #32
 8005a84:	6823      	ldr	r3, [r4, #0]
 8005a86:	4393      	bics	r3, r2
 8005a88:	6023      	str	r3, [r4, #0]
 8005a8a:	e7f8      	b.n	8005a7e <_printf_i+0x172>
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	680d      	ldr	r5, [r1, #0]
 8005a90:	1d10      	adds	r0, r2, #4
 8005a92:	6949      	ldr	r1, [r1, #20]
 8005a94:	6018      	str	r0, [r3, #0]
 8005a96:	6813      	ldr	r3, [r2, #0]
 8005a98:	062e      	lsls	r6, r5, #24
 8005a9a:	d501      	bpl.n	8005aa0 <_printf_i+0x194>
 8005a9c:	6019      	str	r1, [r3, #0]
 8005a9e:	e002      	b.n	8005aa6 <_printf_i+0x19a>
 8005aa0:	066d      	lsls	r5, r5, #25
 8005aa2:	d5fb      	bpl.n	8005a9c <_printf_i+0x190>
 8005aa4:	8019      	strh	r1, [r3, #0]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	9d03      	ldr	r5, [sp, #12]
 8005aaa:	6123      	str	r3, [r4, #16]
 8005aac:	e7bf      	b.n	8005a2e <_printf_i+0x122>
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	1d11      	adds	r1, r2, #4
 8005ab2:	6019      	str	r1, [r3, #0]
 8005ab4:	6815      	ldr	r5, [r2, #0]
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	0028      	movs	r0, r5
 8005aba:	6862      	ldr	r2, [r4, #4]
 8005abc:	f000 f986 	bl	8005dcc <memchr>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	d001      	beq.n	8005ac8 <_printf_i+0x1bc>
 8005ac4:	1b40      	subs	r0, r0, r5
 8005ac6:	6060      	str	r0, [r4, #4]
 8005ac8:	6863      	ldr	r3, [r4, #4]
 8005aca:	6123      	str	r3, [r4, #16]
 8005acc:	2300      	movs	r3, #0
 8005ace:	9a03      	ldr	r2, [sp, #12]
 8005ad0:	7013      	strb	r3, [r2, #0]
 8005ad2:	e7ac      	b.n	8005a2e <_printf_i+0x122>
 8005ad4:	002a      	movs	r2, r5
 8005ad6:	6923      	ldr	r3, [r4, #16]
 8005ad8:	9906      	ldr	r1, [sp, #24]
 8005ada:	9805      	ldr	r0, [sp, #20]
 8005adc:	9d07      	ldr	r5, [sp, #28]
 8005ade:	47a8      	blx	r5
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d0ae      	beq.n	8005a42 <_printf_i+0x136>
 8005ae4:	6823      	ldr	r3, [r4, #0]
 8005ae6:	079b      	lsls	r3, r3, #30
 8005ae8:	d415      	bmi.n	8005b16 <_printf_i+0x20a>
 8005aea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aec:	68e0      	ldr	r0, [r4, #12]
 8005aee:	4298      	cmp	r0, r3
 8005af0:	daa9      	bge.n	8005a46 <_printf_i+0x13a>
 8005af2:	0018      	movs	r0, r3
 8005af4:	e7a7      	b.n	8005a46 <_printf_i+0x13a>
 8005af6:	0022      	movs	r2, r4
 8005af8:	2301      	movs	r3, #1
 8005afa:	9906      	ldr	r1, [sp, #24]
 8005afc:	9805      	ldr	r0, [sp, #20]
 8005afe:	9e07      	ldr	r6, [sp, #28]
 8005b00:	3219      	adds	r2, #25
 8005b02:	47b0      	blx	r6
 8005b04:	3001      	adds	r0, #1
 8005b06:	d09c      	beq.n	8005a42 <_printf_i+0x136>
 8005b08:	3501      	adds	r5, #1
 8005b0a:	68e3      	ldr	r3, [r4, #12]
 8005b0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b0e:	1a9b      	subs	r3, r3, r2
 8005b10:	42ab      	cmp	r3, r5
 8005b12:	dcf0      	bgt.n	8005af6 <_printf_i+0x1ea>
 8005b14:	e7e9      	b.n	8005aea <_printf_i+0x1de>
 8005b16:	2500      	movs	r5, #0
 8005b18:	e7f7      	b.n	8005b0a <_printf_i+0x1fe>
 8005b1a:	46c0      	nop			@ (mov r8, r8)
 8005b1c:	08005f49 	.word	0x08005f49
 8005b20:	08005f5a 	.word	0x08005f5a

08005b24 <__sflush_r>:
 8005b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b26:	220c      	movs	r2, #12
 8005b28:	5e8b      	ldrsh	r3, [r1, r2]
 8005b2a:	0005      	movs	r5, r0
 8005b2c:	000c      	movs	r4, r1
 8005b2e:	071a      	lsls	r2, r3, #28
 8005b30:	d456      	bmi.n	8005be0 <__sflush_r+0xbc>
 8005b32:	684a      	ldr	r2, [r1, #4]
 8005b34:	2a00      	cmp	r2, #0
 8005b36:	dc02      	bgt.n	8005b3e <__sflush_r+0x1a>
 8005b38:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005b3a:	2a00      	cmp	r2, #0
 8005b3c:	dd4e      	ble.n	8005bdc <__sflush_r+0xb8>
 8005b3e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005b40:	2f00      	cmp	r7, #0
 8005b42:	d04b      	beq.n	8005bdc <__sflush_r+0xb8>
 8005b44:	2200      	movs	r2, #0
 8005b46:	2080      	movs	r0, #128	@ 0x80
 8005b48:	682e      	ldr	r6, [r5, #0]
 8005b4a:	602a      	str	r2, [r5, #0]
 8005b4c:	001a      	movs	r2, r3
 8005b4e:	0140      	lsls	r0, r0, #5
 8005b50:	6a21      	ldr	r1, [r4, #32]
 8005b52:	4002      	ands	r2, r0
 8005b54:	4203      	tst	r3, r0
 8005b56:	d033      	beq.n	8005bc0 <__sflush_r+0x9c>
 8005b58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b5a:	89a3      	ldrh	r3, [r4, #12]
 8005b5c:	075b      	lsls	r3, r3, #29
 8005b5e:	d506      	bpl.n	8005b6e <__sflush_r+0x4a>
 8005b60:	6863      	ldr	r3, [r4, #4]
 8005b62:	1ad2      	subs	r2, r2, r3
 8005b64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <__sflush_r+0x4a>
 8005b6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b6c:	1ad2      	subs	r2, r2, r3
 8005b6e:	2300      	movs	r3, #0
 8005b70:	0028      	movs	r0, r5
 8005b72:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005b74:	6a21      	ldr	r1, [r4, #32]
 8005b76:	47b8      	blx	r7
 8005b78:	89a2      	ldrh	r2, [r4, #12]
 8005b7a:	1c43      	adds	r3, r0, #1
 8005b7c:	d106      	bne.n	8005b8c <__sflush_r+0x68>
 8005b7e:	6829      	ldr	r1, [r5, #0]
 8005b80:	291d      	cmp	r1, #29
 8005b82:	d846      	bhi.n	8005c12 <__sflush_r+0xee>
 8005b84:	4b29      	ldr	r3, [pc, #164]	@ (8005c2c <__sflush_r+0x108>)
 8005b86:	40cb      	lsrs	r3, r1
 8005b88:	07db      	lsls	r3, r3, #31
 8005b8a:	d542      	bpl.n	8005c12 <__sflush_r+0xee>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	6063      	str	r3, [r4, #4]
 8005b90:	6923      	ldr	r3, [r4, #16]
 8005b92:	6023      	str	r3, [r4, #0]
 8005b94:	04d2      	lsls	r2, r2, #19
 8005b96:	d505      	bpl.n	8005ba4 <__sflush_r+0x80>
 8005b98:	1c43      	adds	r3, r0, #1
 8005b9a:	d102      	bne.n	8005ba2 <__sflush_r+0x7e>
 8005b9c:	682b      	ldr	r3, [r5, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d100      	bne.n	8005ba4 <__sflush_r+0x80>
 8005ba2:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ba4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ba6:	602e      	str	r6, [r5, #0]
 8005ba8:	2900      	cmp	r1, #0
 8005baa:	d017      	beq.n	8005bdc <__sflush_r+0xb8>
 8005bac:	0023      	movs	r3, r4
 8005bae:	3344      	adds	r3, #68	@ 0x44
 8005bb0:	4299      	cmp	r1, r3
 8005bb2:	d002      	beq.n	8005bba <__sflush_r+0x96>
 8005bb4:	0028      	movs	r0, r5
 8005bb6:	f7ff fbf9 	bl	80053ac <_free_r>
 8005bba:	2300      	movs	r3, #0
 8005bbc:	6363      	str	r3, [r4, #52]	@ 0x34
 8005bbe:	e00d      	b.n	8005bdc <__sflush_r+0xb8>
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	0028      	movs	r0, r5
 8005bc4:	47b8      	blx	r7
 8005bc6:	0002      	movs	r2, r0
 8005bc8:	1c43      	adds	r3, r0, #1
 8005bca:	d1c6      	bne.n	8005b5a <__sflush_r+0x36>
 8005bcc:	682b      	ldr	r3, [r5, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d0c3      	beq.n	8005b5a <__sflush_r+0x36>
 8005bd2:	2b1d      	cmp	r3, #29
 8005bd4:	d001      	beq.n	8005bda <__sflush_r+0xb6>
 8005bd6:	2b16      	cmp	r3, #22
 8005bd8:	d11a      	bne.n	8005c10 <__sflush_r+0xec>
 8005bda:	602e      	str	r6, [r5, #0]
 8005bdc:	2000      	movs	r0, #0
 8005bde:	e01e      	b.n	8005c1e <__sflush_r+0xfa>
 8005be0:	690e      	ldr	r6, [r1, #16]
 8005be2:	2e00      	cmp	r6, #0
 8005be4:	d0fa      	beq.n	8005bdc <__sflush_r+0xb8>
 8005be6:	680f      	ldr	r7, [r1, #0]
 8005be8:	600e      	str	r6, [r1, #0]
 8005bea:	1bba      	subs	r2, r7, r6
 8005bec:	9201      	str	r2, [sp, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	079b      	lsls	r3, r3, #30
 8005bf2:	d100      	bne.n	8005bf6 <__sflush_r+0xd2>
 8005bf4:	694a      	ldr	r2, [r1, #20]
 8005bf6:	60a2      	str	r2, [r4, #8]
 8005bf8:	9b01      	ldr	r3, [sp, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	ddee      	ble.n	8005bdc <__sflush_r+0xb8>
 8005bfe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005c00:	0032      	movs	r2, r6
 8005c02:	001f      	movs	r7, r3
 8005c04:	0028      	movs	r0, r5
 8005c06:	9b01      	ldr	r3, [sp, #4]
 8005c08:	6a21      	ldr	r1, [r4, #32]
 8005c0a:	47b8      	blx	r7
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	dc07      	bgt.n	8005c20 <__sflush_r+0xfc>
 8005c10:	89a2      	ldrh	r2, [r4, #12]
 8005c12:	2340      	movs	r3, #64	@ 0x40
 8005c14:	2001      	movs	r0, #1
 8005c16:	4313      	orrs	r3, r2
 8005c18:	b21b      	sxth	r3, r3
 8005c1a:	81a3      	strh	r3, [r4, #12]
 8005c1c:	4240      	negs	r0, r0
 8005c1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005c20:	9b01      	ldr	r3, [sp, #4]
 8005c22:	1836      	adds	r6, r6, r0
 8005c24:	1a1b      	subs	r3, r3, r0
 8005c26:	9301      	str	r3, [sp, #4]
 8005c28:	e7e6      	b.n	8005bf8 <__sflush_r+0xd4>
 8005c2a:	46c0      	nop			@ (mov r8, r8)
 8005c2c:	20400001 	.word	0x20400001

08005c30 <_fflush_r>:
 8005c30:	690b      	ldr	r3, [r1, #16]
 8005c32:	b570      	push	{r4, r5, r6, lr}
 8005c34:	0005      	movs	r5, r0
 8005c36:	000c      	movs	r4, r1
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d102      	bne.n	8005c42 <_fflush_r+0x12>
 8005c3c:	2500      	movs	r5, #0
 8005c3e:	0028      	movs	r0, r5
 8005c40:	bd70      	pop	{r4, r5, r6, pc}
 8005c42:	2800      	cmp	r0, #0
 8005c44:	d004      	beq.n	8005c50 <_fflush_r+0x20>
 8005c46:	6a03      	ldr	r3, [r0, #32]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d101      	bne.n	8005c50 <_fflush_r+0x20>
 8005c4c:	f7ff f99a 	bl	8004f84 <__sinit>
 8005c50:	220c      	movs	r2, #12
 8005c52:	5ea3      	ldrsh	r3, [r4, r2]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0f1      	beq.n	8005c3c <_fflush_r+0xc>
 8005c58:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c5a:	07d2      	lsls	r2, r2, #31
 8005c5c:	d404      	bmi.n	8005c68 <_fflush_r+0x38>
 8005c5e:	059b      	lsls	r3, r3, #22
 8005c60:	d402      	bmi.n	8005c68 <_fflush_r+0x38>
 8005c62:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c64:	f7ff fb9f 	bl	80053a6 <__retarget_lock_acquire_recursive>
 8005c68:	0028      	movs	r0, r5
 8005c6a:	0021      	movs	r1, r4
 8005c6c:	f7ff ff5a 	bl	8005b24 <__sflush_r>
 8005c70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c72:	0005      	movs	r5, r0
 8005c74:	07db      	lsls	r3, r3, #31
 8005c76:	d4e2      	bmi.n	8005c3e <_fflush_r+0xe>
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	059b      	lsls	r3, r3, #22
 8005c7c:	d4df      	bmi.n	8005c3e <_fflush_r+0xe>
 8005c7e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c80:	f7ff fb92 	bl	80053a8 <__retarget_lock_release_recursive>
 8005c84:	e7db      	b.n	8005c3e <_fflush_r+0xe>
	...

08005c88 <__swhatbuf_r>:
 8005c88:	b570      	push	{r4, r5, r6, lr}
 8005c8a:	000e      	movs	r6, r1
 8005c8c:	001d      	movs	r5, r3
 8005c8e:	230e      	movs	r3, #14
 8005c90:	5ec9      	ldrsh	r1, [r1, r3]
 8005c92:	0014      	movs	r4, r2
 8005c94:	b096      	sub	sp, #88	@ 0x58
 8005c96:	2900      	cmp	r1, #0
 8005c98:	da0c      	bge.n	8005cb4 <__swhatbuf_r+0x2c>
 8005c9a:	89b2      	ldrh	r2, [r6, #12]
 8005c9c:	2380      	movs	r3, #128	@ 0x80
 8005c9e:	0011      	movs	r1, r2
 8005ca0:	4019      	ands	r1, r3
 8005ca2:	421a      	tst	r2, r3
 8005ca4:	d114      	bne.n	8005cd0 <__swhatbuf_r+0x48>
 8005ca6:	2380      	movs	r3, #128	@ 0x80
 8005ca8:	00db      	lsls	r3, r3, #3
 8005caa:	2000      	movs	r0, #0
 8005cac:	6029      	str	r1, [r5, #0]
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	b016      	add	sp, #88	@ 0x58
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}
 8005cb4:	466a      	mov	r2, sp
 8005cb6:	f000 f853 	bl	8005d60 <_fstat_r>
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	dbed      	blt.n	8005c9a <__swhatbuf_r+0x12>
 8005cbe:	23f0      	movs	r3, #240	@ 0xf0
 8005cc0:	9901      	ldr	r1, [sp, #4]
 8005cc2:	021b      	lsls	r3, r3, #8
 8005cc4:	4019      	ands	r1, r3
 8005cc6:	4b04      	ldr	r3, [pc, #16]	@ (8005cd8 <__swhatbuf_r+0x50>)
 8005cc8:	18c9      	adds	r1, r1, r3
 8005cca:	424b      	negs	r3, r1
 8005ccc:	4159      	adcs	r1, r3
 8005cce:	e7ea      	b.n	8005ca6 <__swhatbuf_r+0x1e>
 8005cd0:	2100      	movs	r1, #0
 8005cd2:	2340      	movs	r3, #64	@ 0x40
 8005cd4:	e7e9      	b.n	8005caa <__swhatbuf_r+0x22>
 8005cd6:	46c0      	nop			@ (mov r8, r8)
 8005cd8:	ffffe000 	.word	0xffffe000

08005cdc <__smakebuf_r>:
 8005cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cde:	2602      	movs	r6, #2
 8005ce0:	898b      	ldrh	r3, [r1, #12]
 8005ce2:	0005      	movs	r5, r0
 8005ce4:	000c      	movs	r4, r1
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	4233      	tst	r3, r6
 8005cea:	d007      	beq.n	8005cfc <__smakebuf_r+0x20>
 8005cec:	0023      	movs	r3, r4
 8005cee:	3347      	adds	r3, #71	@ 0x47
 8005cf0:	6023      	str	r3, [r4, #0]
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	6163      	str	r3, [r4, #20]
 8005cf8:	b005      	add	sp, #20
 8005cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cfc:	ab03      	add	r3, sp, #12
 8005cfe:	aa02      	add	r2, sp, #8
 8005d00:	f7ff ffc2 	bl	8005c88 <__swhatbuf_r>
 8005d04:	9f02      	ldr	r7, [sp, #8]
 8005d06:	9001      	str	r0, [sp, #4]
 8005d08:	0039      	movs	r1, r7
 8005d0a:	0028      	movs	r0, r5
 8005d0c:	f7ff fbba 	bl	8005484 <_malloc_r>
 8005d10:	2800      	cmp	r0, #0
 8005d12:	d108      	bne.n	8005d26 <__smakebuf_r+0x4a>
 8005d14:	220c      	movs	r2, #12
 8005d16:	5ea3      	ldrsh	r3, [r4, r2]
 8005d18:	059a      	lsls	r2, r3, #22
 8005d1a:	d4ed      	bmi.n	8005cf8 <__smakebuf_r+0x1c>
 8005d1c:	2203      	movs	r2, #3
 8005d1e:	4393      	bics	r3, r2
 8005d20:	431e      	orrs	r6, r3
 8005d22:	81a6      	strh	r6, [r4, #12]
 8005d24:	e7e2      	b.n	8005cec <__smakebuf_r+0x10>
 8005d26:	2380      	movs	r3, #128	@ 0x80
 8005d28:	89a2      	ldrh	r2, [r4, #12]
 8005d2a:	6020      	str	r0, [r4, #0]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	81a3      	strh	r3, [r4, #12]
 8005d30:	9b03      	ldr	r3, [sp, #12]
 8005d32:	6120      	str	r0, [r4, #16]
 8005d34:	6167      	str	r7, [r4, #20]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00c      	beq.n	8005d54 <__smakebuf_r+0x78>
 8005d3a:	0028      	movs	r0, r5
 8005d3c:	230e      	movs	r3, #14
 8005d3e:	5ee1      	ldrsh	r1, [r4, r3]
 8005d40:	f000 f820 	bl	8005d84 <_isatty_r>
 8005d44:	2800      	cmp	r0, #0
 8005d46:	d005      	beq.n	8005d54 <__smakebuf_r+0x78>
 8005d48:	2303      	movs	r3, #3
 8005d4a:	89a2      	ldrh	r2, [r4, #12]
 8005d4c:	439a      	bics	r2, r3
 8005d4e:	3b02      	subs	r3, #2
 8005d50:	4313      	orrs	r3, r2
 8005d52:	81a3      	strh	r3, [r4, #12]
 8005d54:	89a3      	ldrh	r3, [r4, #12]
 8005d56:	9a01      	ldr	r2, [sp, #4]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	81a3      	strh	r3, [r4, #12]
 8005d5c:	e7cc      	b.n	8005cf8 <__smakebuf_r+0x1c>
	...

08005d60 <_fstat_r>:
 8005d60:	2300      	movs	r3, #0
 8005d62:	b570      	push	{r4, r5, r6, lr}
 8005d64:	4d06      	ldr	r5, [pc, #24]	@ (8005d80 <_fstat_r+0x20>)
 8005d66:	0004      	movs	r4, r0
 8005d68:	0008      	movs	r0, r1
 8005d6a:	0011      	movs	r1, r2
 8005d6c:	602b      	str	r3, [r5, #0]
 8005d6e:	f7fb f81c 	bl	8000daa <_fstat>
 8005d72:	1c43      	adds	r3, r0, #1
 8005d74:	d103      	bne.n	8005d7e <_fstat_r+0x1e>
 8005d76:	682b      	ldr	r3, [r5, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d000      	beq.n	8005d7e <_fstat_r+0x1e>
 8005d7c:	6023      	str	r3, [r4, #0]
 8005d7e:	bd70      	pop	{r4, r5, r6, pc}
 8005d80:	20000320 	.word	0x20000320

08005d84 <_isatty_r>:
 8005d84:	2300      	movs	r3, #0
 8005d86:	b570      	push	{r4, r5, r6, lr}
 8005d88:	4d06      	ldr	r5, [pc, #24]	@ (8005da4 <_isatty_r+0x20>)
 8005d8a:	0004      	movs	r4, r0
 8005d8c:	0008      	movs	r0, r1
 8005d8e:	602b      	str	r3, [r5, #0]
 8005d90:	f7fb f819 	bl	8000dc6 <_isatty>
 8005d94:	1c43      	adds	r3, r0, #1
 8005d96:	d103      	bne.n	8005da0 <_isatty_r+0x1c>
 8005d98:	682b      	ldr	r3, [r5, #0]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d000      	beq.n	8005da0 <_isatty_r+0x1c>
 8005d9e:	6023      	str	r3, [r4, #0]
 8005da0:	bd70      	pop	{r4, r5, r6, pc}
 8005da2:	46c0      	nop			@ (mov r8, r8)
 8005da4:	20000320 	.word	0x20000320

08005da8 <_sbrk_r>:
 8005da8:	2300      	movs	r3, #0
 8005daa:	b570      	push	{r4, r5, r6, lr}
 8005dac:	4d06      	ldr	r5, [pc, #24]	@ (8005dc8 <_sbrk_r+0x20>)
 8005dae:	0004      	movs	r4, r0
 8005db0:	0008      	movs	r0, r1
 8005db2:	602b      	str	r3, [r5, #0]
 8005db4:	f7fb f81c 	bl	8000df0 <_sbrk>
 8005db8:	1c43      	adds	r3, r0, #1
 8005dba:	d103      	bne.n	8005dc4 <_sbrk_r+0x1c>
 8005dbc:	682b      	ldr	r3, [r5, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d000      	beq.n	8005dc4 <_sbrk_r+0x1c>
 8005dc2:	6023      	str	r3, [r4, #0]
 8005dc4:	bd70      	pop	{r4, r5, r6, pc}
 8005dc6:	46c0      	nop			@ (mov r8, r8)
 8005dc8:	20000320 	.word	0x20000320

08005dcc <memchr>:
 8005dcc:	b2c9      	uxtb	r1, r1
 8005dce:	1882      	adds	r2, r0, r2
 8005dd0:	4290      	cmp	r0, r2
 8005dd2:	d101      	bne.n	8005dd8 <memchr+0xc>
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	4770      	bx	lr
 8005dd8:	7803      	ldrb	r3, [r0, #0]
 8005dda:	428b      	cmp	r3, r1
 8005ddc:	d0fb      	beq.n	8005dd6 <memchr+0xa>
 8005dde:	3001      	adds	r0, #1
 8005de0:	e7f6      	b.n	8005dd0 <memchr+0x4>
	...

08005de4 <_init>:
 8005de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de6:	46c0      	nop			@ (mov r8, r8)
 8005de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dea:	bc08      	pop	{r3}
 8005dec:	469e      	mov	lr, r3
 8005dee:	4770      	bx	lr

08005df0 <_fini>:
 8005df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df2:	46c0      	nop			@ (mov r8, r8)
 8005df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005df6:	bc08      	pop	{r3}
 8005df8:	469e      	mov	lr, r3
 8005dfa:	4770      	bx	lr
