INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/AWS_aes.srcs/sources_1/ip/blk_mem_gen_1_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/AWS_aes.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/AWS_aes.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/qspi/QSPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QSPI_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/light_sensor/ad_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_drive
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data128' is not allowed [G:/aes/verilog/light_sensor/ad_drive.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/aes_cipher_core/aes_cipher_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_cipher_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/aes_cipher_core/aes_key_expand_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/aes_cipher_core/aes_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/aes_cipher_core/aes_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/key_128test/key_128test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_128test
WARNING: [VRFC 10-3676] redeclaration of ansi port 'en' is not allowed [G:/aes/verilog/key_128test/key_128test.v:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'key_data' is not allowed [G:/aes/verilog/key_128test/key_128test.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/light_sensor/light_sensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_sensor
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/verilog/ram_count/ram_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_count
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/aes/AWS_aes.srcs/sim_1/new/AWS_aes_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWS_aes_top_tb
